

================================================================
== Vitis HLS Report for 'pe'
================================================================
* Date:           Thu Oct 15 02:32:39 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       refined (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.846 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      191|      191| 1.910 us | 1.910 us |  192|  192|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_3_VITIS_LOOP_30_2_PIPELINE  |      189|      189|        14|          5|          1|    36|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 5, D = 14, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 16 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_registers_0_2_V = alloca i32"   --->   Operation 17 'alloca' 'input_registers_0_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_registers_1_2_V = alloca i32"   --->   Operation 18 'alloca' 'input_registers_1_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_registers_V_2_0_3 = alloca i32"   --->   Operation 19 'alloca' 'input_registers_V_2_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_registers_2_0_V = alloca i32"   --->   Operation 20 'alloca' 'input_registers_2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_registers_2_1_V = alloca i32"   --->   Operation 21 'alloca' 'input_registers_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_registers_2_2_V = alloca i32"   --->   Operation 22 'alloca' 'input_registers_2_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_registers_0_0_V_1 = alloca i32"   --->   Operation 23 'alloca' 'input_registers_0_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_registers_0_0_V = alloca i32"   --->   Operation 24 'alloca' 'input_registers_0_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_registers_0_1_V = alloca i32"   --->   Operation 25 'alloca' 'input_registers_0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1 = alloca i32"   --->   Operation 26 'alloca' 'input_registers_1_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_registers_1_0_V = alloca i32"   --->   Operation 27 'alloca' 'input_registers_1_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_registers_1_1_V = alloca i32"   --->   Operation 28 'alloca' 'input_registers_1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_8"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_7"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_6"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_5"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_4"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_3"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_2"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_1"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_0"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 47 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_buffers, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_buffers"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_stream_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_weight_stream_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weight_registers_V = alloca i64" [CONV_LAYER/buf2pe.cpp:17]   --->   Operation 54 'alloca' 'weight_registers_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inner_fifos_0_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 55 'alloca' 'inner_fifos_0_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V"   --->   Operation 56 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inner_fifos_0_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 58 'alloca' 'inner_fifos_0_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_8 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V"   --->   Operation 59 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inner_fifos_0_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 61 'alloca' 'inner_fifos_0_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_9 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V"   --->   Operation 62 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inner_fifos_1_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 64 'alloca' 'inner_fifos_1_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_10 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V"   --->   Operation 65 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inner_fifos_1_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 67 'alloca' 'inner_fifos_1_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V"   --->   Operation 68 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inner_fifos_1_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 70 'alloca' 'inner_fifos_1_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_12 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V"   --->   Operation 71 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.61ns)   --->   "%store_ln25 = store i8, i8 %input_registers_0_0_V_1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 73 'store' 'store_ln25' <Predicate = true> <Delay = 0.61>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%br_ln25 = br void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 74 'br' 'br_ln25' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.11>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten209 = phi i6, void %bb156, i6 %add_ln25, void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 75 'phi' 'indvar_flatten209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%output_x = phi i2, void %bb156, i2 %select_ln25_3, void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 76 'phi' 'output_x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten97 = phi i6, void %bb156, i6 %select_ln27_7, void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 77 'phi' 'indvar_flatten97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%output_y = phi i2, void %bb156, i2 %select_ln27_6, void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 78 'phi' 'output_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %bb156, i4 %select_ln30_9, void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 79 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_y = phi i2, void %bb156, i2 %select_ln30_8, void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 80 'phi' 'kernel_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%empty_13 = shl i2 %output_x, i2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 81 'shl' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node cmp28)   --->   "%zext_ln27 = zext i2 %empty_13" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 82 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node cmp28)   --->   "%trunc_ln27 = trunc i2 %output_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 83 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node cmp28)   --->   "%add_cast = select i1 %trunc_ln27, i3, i3" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 84 'select' 'add_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.49ns) (out node of the LUT)   --->   "%cmp28 = icmp_eq  i3 %zext_ln27, i3 %add_cast" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 85 'icmp' 'cmp28' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_y_cast1 = zext i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 86 'zext' 'kernel_y_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.57ns)   --->   "%empty_16 = add i3, i3 %kernel_y_cast1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 87 'add' 'empty_16' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [7/7] (0.63ns)   --->   "%input_num_index_0 = urem i3 %empty_16, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 88 'urem' 'input_num_index_0' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1, i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 89 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [7/7] (0.63ns)   --->   "%input_num_index_1 = urem i3 %tmp_5, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 90 'urem' 'input_num_index_1' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.61ns)   --->   "%icmp_ln25 = icmp_eq  i6 %indvar_flatten209, i6" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 91 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split10, void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 92 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.61ns)   --->   "%icmp_ln27 = icmp_eq  i6 %indvar_flatten97, i6" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 93 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.27ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i2, i2 %output_y" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 94 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.43ns)   --->   "%add_ln25_1 = add i2, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 95 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty_23 = shl i2 %add_ln25_1, i2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 96 'shl' 'empty_23' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node cmp28_mid1)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i2 %empty_23, i2 %empty_13" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 97 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node cmp28_mid1)   --->   "%zext_ln27_1 = zext i2 %select_ln25_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 98 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.34ns)   --->   "%cmp28_mid1149 = icmp_eq  i2 %empty_23, i2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 99 'icmp' 'cmp28_mid1149' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_1)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i1 %cmp28_mid1149, i1 %cmp28" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 100 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.12ns)   --->   "%xor_ln25 = xor i1 %icmp_ln27, i1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 101 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln30 = icmp_eq  i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 102 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.12ns)   --->   "%and_ln25_2 = and i1 %icmp_ln30, i1 %xor_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 103 'and' 'and_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.27ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i2 %add_ln25_1, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 104 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.43ns)   --->   "%output_y_2 = add i2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 105 'add' 'output_y_2' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node cmp28_mid1)   --->   "%trunc_ln27_1 = trunc i2 %output_y_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 106 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node cmp28_mid1)   --->   "%add_cast_mid1 = select i1 %trunc_ln27_1, i3, i3" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 107 'select' 'add_cast_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.49ns) (out node of the LUT)   --->   "%cmp28_mid1 = icmp_eq  i3 %zext_ln27_1, i3 %add_cast_mid1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 108 'icmp' 'cmp28_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln27_1 = select i1 %and_ln25_2, i1 %cmp28_mid1, i1 %select_ln25_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 109 'select' 'select_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.27ns)   --->   "%select_ln27_6 = select i1 %and_ln25_2, i2 %output_y_2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 110 'select' 'select_ln27_6' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_1, void %.split4._crit_edge, void %bb155" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 111 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.70ns)   --->   "%add_ln30_1 = add i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 112 'add' 'add_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln27_1 = add i6 %indvar_flatten97, i6" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 113 'add' 'add_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.29ns)   --->   "%select_ln27_7 = select i1 %icmp_ln27, i6, i6 %add_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 114 'select' 'select_ln27_7' <Predicate = (!icmp_ln25)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.84>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%iwo = phi i2, void %bb156, i2 %add_ln33, void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:33]   --->   Operation 115 'phi' 'iwo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 116 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %kernel_y, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 117 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.70ns)   --->   "%empty_14 = sub i4 %p_shl, i4 %zext_ln30" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 118 'sub' 'empty_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.34ns)   --->   "%cmp59 = icmp_eq  i2 %kernel_y, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 119 'icmp' 'cmp59' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.34ns)   --->   "%notrhs = icmp_ne  i2 %kernel_y, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 120 'icmp' 'notrhs' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [6/7] (0.63ns)   --->   "%input_num_index_0 = urem i3 %empty_16, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 121 'urem' 'input_num_index_0' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [6/7] (0.63ns)   --->   "%input_num_index_1 = urem i3 %tmp_5, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 122 'urem' 'input_num_index_1' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_3)   --->   "%or_ln25 = or i1 %icmp_ln27, i1 %cmp59" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 123 'or' 'or_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_4)   --->   "%or_ln25_1 = or i1 %icmp_ln27, i1 %notrhs" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 124 'or' 'or_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.34ns)   --->   "%icmp_ln33 = icmp_eq  i2 %iwo, i2" [CONV_LAYER/buf2pe.cpp:33]   --->   Operation 125 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%and_ln25_1 = and i1 %icmp_ln33, i1 %xor_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 126 'and' 'and_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.12ns)   --->   "%or_ln27 = or i1 %and_ln25_2, i1 %icmp_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 127 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.27ns)   --->   "%select_ln27 = select i1 %or_ln27, i2, i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 128 'select' 'select_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln27_2 = select i1 %or_ln27, i4, i4 %empty_14" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 129 'select' 'select_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln27_1)   --->   "%xor_ln27 = xor i1 %icmp_ln30, i1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 130 'xor' 'xor_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln27_1 = or i1 %icmp_ln27, i1 %xor_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 131 'or' 'or_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_3)   --->   "%or_ln27_2 = or i1 %and_ln25_2, i1 %or_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 132 'or' 'or_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_4)   --->   "%or_ln27_3 = or i1 %and_ln25_2, i1 %or_ln25_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 133 'or' 'or_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %and_ln25_1, i1 %or_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 134 'and' 'and_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.43ns)   --->   "%add_ln30 = add i2, i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 135 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln30)   --->   "%or_ln30 = or i1 %and_ln27_1, i1 %and_ln25_2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 136 'or' 'or_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln30)   --->   "%or_ln30_1 = or i1 %or_ln30, i1 %icmp_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 137 'or' 'or_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30 = select i1 %or_ln30_1, i2, i2 %iwo" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 138 'select' 'select_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i2 %add_ln30" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 139 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln30, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 140 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.70ns)   --->   "%p_mid1 = sub i4 %p_shl_mid1, i4 %zext_ln30_1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 141 'sub' 'p_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%select_ln30_1 = select i1 %and_ln27_1, i4 %p_mid1, i4 %select_ln27_2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 142 'select' 'select_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_y_cast1_mid1 = zext i2 %add_ln30" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 143 'zext' 'kernel_y_cast1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.34ns)   --->   "%cmp59_mid1 = icmp_eq  i2 %add_ln30, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 144 'icmp' 'cmp59_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_3 = select i1 %and_ln27_1, i1 %cmp59_mid1, i1 %or_ln27_2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 145 'select' 'select_ln30_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.34ns)   --->   "%notrhs_mid1 = icmp_ne  i2 %add_ln30, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 146 'icmp' 'notrhs_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_4 = select i1 %and_ln27_1, i1 %notrhs_mid1, i1 %or_ln27_3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 147 'select' 'select_ln30_4' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.57ns)   --->   "%p_mid18 = add i3, i3 %kernel_y_cast1_mid1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 148 'add' 'p_mid18' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [7/7] (0.63ns)   --->   "%input_num_index_0_mid1 = urem i3 %p_mid18, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 149 'urem' 'input_num_index_0_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1, i2 %add_ln30" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 150 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 151 [7/7] (0.63ns)   --->   "%input_num_index_1_mid1 = urem i3 %p_mid, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 151 'urem' 'input_num_index_1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.27ns)   --->   "%select_ln30_8 = select i1 %and_ln27_1, i2 %add_ln30, i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 152 'select' 'select_ln30_8' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln35)   --->   "%zext_ln182 = zext i2 %select_ln30"   --->   Operation 153 'zext' 'zext_ln182' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln35 = add i4 %zext_ln182, i4 %select_ln30_1" [CONV_LAYER/buf2pe.cpp:35]   --->   Operation 154 'add' 'add_ln35' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %add_ln35" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 155 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.59ns)   --->   "%weight_stream_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'read' 'weight_stream_V_read' <Predicate = (!icmp_ln25 & select_ln27_1)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%weight_registers_V_addr = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln37" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 157 'getelementptr' 'weight_registers_V_addr' <Predicate = (!icmp_ln25 & select_ln27_1)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read, i4 %weight_registers_V_addr"   --->   Operation 158 'store' 'store_ln182' <Predicate = (!icmp_ln25 & select_ln27_1)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split4._crit_edge" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 159 'br' 'br_ln38' <Predicate = (!icmp_ln25 & select_ln27_1)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %select_ln30_4, void %bb149.1.0, void %bb150.1.0" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 160 'br' 'br_ln111' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %select_ln30_4, void %bb149.1.1, void %bb150.1.1" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 161 'br' 'br_ln111' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %select_ln30_4, void %bb149.1.2_ifconv, void %bb150.1.2" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 162 'br' 'br_ln111' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %select_ln30_4, void %bb149.2.0_ifconv, void %bb150.2.0" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 163 'br' 'br_ln111' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %select_ln30_4, void %bb149.2.1_ifconv, void %bb150.2.1" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 164 'br' 'br_ln111' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %select_ln30_4, void %bb149.2.2_ifconv, void %bb150.2.2" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 165 'br' 'br_ln111' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 166 [5/7] (0.63ns)   --->   "%input_num_index_0 = urem i3 %empty_16, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 166 'urem' 'input_num_index_0' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [5/7] (0.63ns)   --->   "%input_num_index_1 = urem i3 %tmp_5, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 167 'urem' 'input_num_index_1' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [6/7] (0.63ns)   --->   "%input_num_index_0_mid1 = urem i3 %p_mid18, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 168 'urem' 'input_num_index_0_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [6/7] (0.63ns)   --->   "%input_num_index_1_mid1 = urem i3 %p_mid, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 169 'urem' 'input_num_index_1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%kernel_x_cast2 = zext i2 %select_ln30" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 170 'zext' 'kernel_x_cast2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.57ns)   --->   "%add_ln57 = add i3, i3 %kernel_x_cast2" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 171 'add' 'add_ln57' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [7/7] (0.63ns)   --->   "%input_width_index_0_1 = urem i3 %add_ln57, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 172 'urem' 'input_width_index_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1, i2 %select_ln30" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 173 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 174 [7/7] (0.63ns)   --->   "%input_width_index_0_2 = urem i3 %or_ln, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 174 'urem' 'input_width_index_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 175 [4/7] (0.63ns)   --->   "%input_num_index_0 = urem i3 %empty_16, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 175 'urem' 'input_num_index_0' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [4/7] (0.63ns)   --->   "%input_num_index_1 = urem i3 %tmp_5, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 176 'urem' 'input_num_index_1' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.57ns)   --->   "%empty_19 = add i3, i3 %kernel_y_cast1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 177 'add' 'empty_19' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [7/7] (0.63ns)   --->   "%input_num_index_2 = urem i3 %empty_19, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 178 'urem' 'input_num_index_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [5/7] (0.63ns)   --->   "%input_num_index_0_mid1 = urem i3 %p_mid18, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 179 'urem' 'input_num_index_0_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [5/7] (0.63ns)   --->   "%input_num_index_1_mid1 = urem i3 %p_mid, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 180 'urem' 'input_num_index_1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.57ns)   --->   "%p_mid112 = add i3, i3 %kernel_y_cast1_mid1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 181 'add' 'p_mid112' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [7/7] (0.63ns)   --->   "%input_num_index_2_mid1 = urem i3 %p_mid112, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 182 'urem' 'input_num_index_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [6/7] (0.63ns)   --->   "%input_width_index_0_1 = urem i3 %add_ln57, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 183 'urem' 'input_width_index_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [6/7] (0.63ns)   --->   "%input_width_index_0_2 = urem i3 %or_ln, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 184 'urem' 'input_width_index_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 185 [3/7] (0.63ns)   --->   "%input_num_index_0 = urem i3 %empty_16, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 185 'urem' 'input_num_index_0' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [3/7] (0.63ns)   --->   "%input_num_index_1 = urem i3 %tmp_5, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 186 'urem' 'input_num_index_1' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [6/7] (0.63ns)   --->   "%input_num_index_2 = urem i3 %empty_19, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 187 'urem' 'input_num_index_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.70ns)   --->   "%add_ln25 = add i6, i6 %indvar_flatten209" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 188 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [4/7] (0.63ns)   --->   "%input_num_index_0_mid1 = urem i3 %p_mid18, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 189 'urem' 'input_num_index_0_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [4/7] (0.63ns)   --->   "%input_num_index_1_mid1 = urem i3 %p_mid, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 190 'urem' 'input_num_index_1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [6/7] (0.63ns)   --->   "%input_num_index_2_mid1 = urem i3 %p_mid112, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 191 'urem' 'input_num_index_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [5/7] (0.63ns)   --->   "%input_width_index_0_1 = urem i3 %add_ln57, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 192 'urem' 'input_width_index_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [5/7] (0.63ns)   --->   "%input_width_index_0_2 = urem i3 %or_ln, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 193 'urem' 'input_width_index_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.57ns)   --->   "%add_ln57_1 = add i3, i3 %kernel_x_cast2" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 194 'add' 'add_ln57_1' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [7/7] (0.63ns)   --->   "%input_width_index_0_3 = urem i3 %add_ln57_1, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 195 'urem' 'input_width_index_0_3' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.35ns)   --->   "%select_ln30_9 = select i1 %or_ln27, i4, i4 %add_ln30_1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 196 'select' 'select_ln30_9' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.59>
ST_7 : Operation 197 [1/1] (0.57ns)   --->   "%empty_15 = add i3, i3 %kernel_y_cast1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 197 'add' 'empty_15' <Predicate = (!and_ln27_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%p_cast = zext i3 %empty_15" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 198 'zext' 'p_cast' <Predicate = (!and_ln27_1)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.91ns)   --->   "%mul216 = mul i7, i7 %p_cast" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 199 'mul' 'mul216' <Predicate = (!and_ln27_1)> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul216, i32" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 200 'bitselect' 'tmp' <Predicate = (!and_ln27_1)> <Delay = 0.00>
ST_7 : Operation 201 [2/7] (0.63ns)   --->   "%input_num_index_0 = urem i3 %empty_16, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 201 'urem' 'input_num_index_0' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [2/7] (0.63ns)   --->   "%input_num_index_1 = urem i3 %tmp_5, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 202 'urem' 'input_num_index_1' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [5/7] (0.63ns)   --->   "%input_num_index_2 = urem i3 %empty_19, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 203 'urem' 'input_num_index_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [3/7] (0.63ns)   --->   "%input_num_index_0_mid1 = urem i3 %p_mid18, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 204 'urem' 'input_num_index_0_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [3/7] (0.63ns)   --->   "%input_num_index_1_mid1 = urem i3 %p_mid, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 205 'urem' 'input_num_index_1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [5/7] (0.63ns)   --->   "%input_num_index_2_mid1 = urem i3 %p_mid112, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 206 'urem' 'input_num_index_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln70)   --->   "%or_ln70 = or i2 %select_ln30, i2 %select_ln30_8" [CONV_LAYER/buf2pe.cpp:70]   --->   Operation 207 'or' 'or_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.34ns) (out node of the LUT)   --->   "%icmp_ln70 = icmp_eq  i2 %or_ln70, i2" [CONV_LAYER/buf2pe.cpp:70]   --->   Operation 208 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln70, void, void %.split4._crit_edge.bb149.0.0_crit_edge" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 209 'br' 'br_ln75' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.61ns)   --->   "%store_ln75 = store i8, i8 %input_registers_0_0_V_1, void %store_ln25" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 210 'store' 'store_ln75' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.61>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln75 = br void %bb149.0.0" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 211 'br' 'br_ln75' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 212 [4/7] (0.63ns)   --->   "%input_width_index_0_1 = urem i3 %add_ln57, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 212 'urem' 'input_width_index_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln70, void, void %bb152.0.1" [CONV_LAYER/buf2pe.cpp:77]   --->   Operation 213 'br' 'br_ln77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1_load = load i8 %input_registers_1_0_V_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 214 'load' 'input_registers_1_0_V_1_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_1_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 215 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 216 [4/7] (0.63ns)   --->   "%input_width_index_0_2 = urem i3 %or_ln, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 216 'urem' 'input_width_index_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln70, void, void %bb152.0.2" [CONV_LAYER/buf2pe.cpp:77]   --->   Operation 217 'br' 'br_ln77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%input_registers_V_2_0_3_load = load i8 %input_registers_V_2_0_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 218 'load' 'input_registers_V_2_0_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_V_2_0_3_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 219 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 220 [6/7] (0.63ns)   --->   "%input_width_index_0_3 = urem i3 %add_ln57_1, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 220 'urem' 'input_width_index_0_3' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln70, void, void %bb149.0.2_ifconv.._crit_edge3.1.0_crit_edge" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 221 'br' 'br_ln75' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.61ns)   --->   "%store_ln75 = store i8, i8 %input_registers_1_0_V_1, i8 %input_registers_1_0_V_1_load" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 222 'store' 'store_ln75' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.61>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln75 = br void %._crit_edge3.1.0" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 223 'br' 'br_ln75' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln70, void, void %bb152.1.1" [CONV_LAYER/buf2pe.cpp:77]   --->   Operation 224 'br' 'br_ln77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln70, void, void %bb152.1.2" [CONV_LAYER/buf2pe.cpp:77]   --->   Operation 225 'br' 'br_ln77' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.43ns)   --->   "%add_ln33 = add i2 %select_ln30, i2" [CONV_LAYER/buf2pe.cpp:33]   --->   Operation 226 'add' 'add_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 227 [1/7] (0.63ns)   --->   "%input_num_index_0 = urem i3 %empty_16, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 227 'urem' 'input_num_index_0' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/7] (0.63ns)   --->   "%input_num_index_1 = urem i3 %tmp_5, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 228 'urem' 'input_num_index_1' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [4/7] (0.63ns)   --->   "%input_num_index_2 = urem i3 %empty_19, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 229 'urem' 'input_num_index_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_2)   --->   "%and_ln25 = and i1 %tmp, i1 %xor_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 230 'and' 'and_ln25' <Predicate = (!icmp_ln25 & !and_ln27_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_2)   --->   "%and_ln27 = and i1 %and_ln25, i1 %or_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 231 'and' 'and_ln27' <Predicate = (!icmp_ln25 & !and_ln27_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.57ns)   --->   "%p_mid16 = add i3, i3 %kernel_y_cast1_mid1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 232 'add' 'p_mid16' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%p_mid16_cast = zext i3 %p_mid16" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 233 'zext' 'p_mid16_cast' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.91ns)   --->   "%mul218 = mul i7, i7 %p_mid16_cast" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 234 'mul' 'mul218' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul218, i32" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 235 'bitselect' 'tmp_1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln30_2 = select i1 %and_ln27_1, i1 %tmp_1, i1 %and_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 236 'select' 'select_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 237 [2/7] (0.63ns)   --->   "%input_num_index_0_mid1 = urem i3 %p_mid18, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 237 'urem' 'input_num_index_0_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [2/7] (0.63ns)   --->   "%input_num_index_1_mid1 = urem i3 %p_mid, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 238 'urem' 'input_num_index_1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [4/7] (0.63ns)   --->   "%input_num_index_2_mid1 = urem i3 %p_mid112, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 239 'urem' 'input_num_index_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [3/7] (0.63ns)   --->   "%input_width_index_0_1 = urem i3 %add_ln57, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 240 'urem' 'input_width_index_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [3/7] (0.63ns)   --->   "%input_width_index_0_2 = urem i3 %or_ln, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 241 'urem' 'input_width_index_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [5/7] (0.63ns)   --->   "%input_width_index_0_3 = urem i3 %add_ln57_1, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 242 'urem' 'input_width_index_0_3' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 243 [3/7] (0.63ns)   --->   "%input_num_index_2 = urem i3 %empty_19, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 243 'urem' 'input_num_index_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/7] (0.63ns)   --->   "%input_num_index_0_mid1 = urem i3 %p_mid18, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 244 'urem' 'input_num_index_0_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [1/7] (0.63ns)   --->   "%input_num_index_1_mid1 = urem i3 %p_mid, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 245 'urem' 'input_num_index_1_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [3/7] (0.63ns)   --->   "%input_num_index_2_mid1 = urem i3 %p_mid112, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 246 'urem' 'input_num_index_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (0.57ns)   --->   "%empty_21 = add i3 %kernel_x_cast2, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 247 'add' 'empty_21' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%p_cast242 = zext i3 %empty_21" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 248 'zext' 'p_cast242' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.91ns)   --->   "%mul220 = mul i7 %p_cast242, i7" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 249 'mul' 'mul220' <Predicate = (!icmp_ln25)> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul220, i32" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 250 'bitselect' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_9 : Operation 251 [2/7] (0.63ns)   --->   "%input_width_index_0_1 = urem i3 %add_ln57, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 251 'urem' 'input_width_index_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [2/7] (0.63ns)   --->   "%input_width_index_0_2 = urem i3 %or_ln, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 252 'urem' 'input_width_index_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [4/7] (0.63ns)   --->   "%input_width_index_0_3 = urem i3 %add_ln57_1, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 253 'urem' 'input_width_index_0_3' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.63>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%empty_17 = trunc i2 %input_num_index_0" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 254 'trunc' 'empty_17' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_17, i1, i2 %empty_17, i1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 255 'bitconcatenate' 'mul1' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.00>
ST_10 : Operation 256 [2/7] (0.63ns)   --->   "%input_num_index_2 = urem i3 %empty_19, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 256 'urem' 'input_num_index_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_5)   --->   "%select_ln27_3 = select i1 %or_ln27, i6, i6 %mul1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 257 'select' 'select_ln27_3' <Predicate = (!icmp_ln25 & !and_ln27_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%empty_24 = trunc i2 %input_num_index_0_mid1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 258 'trunc' 'empty_24' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_5)   --->   "%mul46_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_24, i1, i2 %empty_24, i1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 259 'bitconcatenate' 'mul46_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln30_5 = select i1 %and_ln27_1, i6 %mul46_mid1, i6 %select_ln27_3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 260 'select' 'select_ln30_5' <Predicate = (!icmp_ln25)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 261 [2/7] (0.63ns)   --->   "%input_num_index_2_mid1 = urem i3 %p_mid112, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 261 'urem' 'input_num_index_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%input_depth_index = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %select_ln30_2, i1 %tmp_2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 262 'bitconcatenate' 'input_depth_index' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%input_depth_index_cast = zext i2 %input_depth_index" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 263 'zext' 'input_depth_index_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.70ns)   --->   "%add_ln61 = add i6 %select_ln30_5, i6 %input_depth_index_cast" [CONV_LAYER/buf2pe.cpp:61]   --->   Operation 264 'add' 'add_ln61' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/7] (0.63ns)   --->   "%input_width_index_0_1 = urem i3 %add_ln57, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 265 'urem' 'input_width_index_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62)   --->   "%trunc_ln62 = trunc i3 %input_width_index_0_1" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 266 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62)   --->   "%shl_ln62_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62, i3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 267 'bitconcatenate' 'shl_ln62_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62)   --->   "%zext_ln62 = zext i5 %shl_ln62_2" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 268 'zext' 'zext_ln62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62)   --->   "%shl_ln62 = shl i3 %input_width_index_0_1, i3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 269 'shl' 'shl_ln62' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62)   --->   "%zext_ln62_1 = zext i3 %shl_ln62" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 270 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln62 = sub i6 %zext_ln62, i6 %zext_ln62_1" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 271 'sub' 'sub_ln62' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (0.70ns)   --->   "%add_ln62 = add i6 %sub_ln62, i6 %add_ln61" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 272 'add' 'add_ln62' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %add_ln62" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 273 'zext' 'zext_ln79' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%input_buffers_addr = getelementptr i8 %input_buffers, i64, i64 %zext_ln79"   --->   Operation 274 'getelementptr' 'input_buffers_addr' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 275 [2/2] (0.59ns)   --->   "%input_registers_0_1_V_1 = load i6 %input_buffers_addr"   --->   Operation 275 'load' 'input_registers_0_1_V_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_10 : Operation 276 [1/7] (0.63ns)   --->   "%input_width_index_0_2 = urem i3 %or_ln, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 276 'urem' 'input_width_index_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_1)   --->   "%trunc_ln62_1 = trunc i3 %input_width_index_0_2" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 277 'trunc' 'trunc_ln62_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_1)   --->   "%shl_ln62_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62_1, i3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 278 'bitconcatenate' 'shl_ln62_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_1)   --->   "%zext_ln62_2 = zext i5 %shl_ln62_4" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 279 'zext' 'zext_ln62_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_1)   --->   "%shl_ln62_1 = shl i3 %input_width_index_0_2, i3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 280 'shl' 'shl_ln62_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_1)   --->   "%zext_ln62_3 = zext i3 %shl_ln62_1" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 281 'zext' 'zext_ln62_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln62_1 = sub i6 %zext_ln62_2, i6 %zext_ln62_3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 282 'sub' 'sub_ln62_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [1/1] (0.70ns)   --->   "%add_ln62_1 = add i6 %sub_ln62_1, i6 %add_ln61" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 283 'add' 'add_ln62_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i6 %add_ln62_1" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 284 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%input_buffers_addr_1 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_1"   --->   Operation 285 'getelementptr' 'input_buffers_addr_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 286 [2/2] (0.59ns)   --->   "%input_registers_0_2_V_1 = load i6 %input_buffers_addr_1"   --->   Operation 286 'load' 'input_registers_0_2_V_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_10 : Operation 287 [3/7] (0.63ns)   --->   "%input_width_index_0_3 = urem i3 %add_ln57_1, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 287 'urem' 'input_width_index_0_3' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.30>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%empty_18 = trunc i2 %input_num_index_1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 288 'trunc' 'empty_18' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%mul46_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_18, i1, i2 %empty_18, i1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 289 'bitconcatenate' 'mul46_1' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 290 [1/7] (0.63ns)   --->   "%input_num_index_2 = urem i3 %empty_19, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 290 'urem' 'input_num_index_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%empty_20 = trunc i2 %input_num_index_2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 291 'trunc' 'empty_20' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%mul46_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_20, i1, i2 %empty_20, i1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 292 'bitconcatenate' 'mul46_2' <Predicate = (!or_ln27 & !and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_30_2_PIPELINE_str"   --->   Operation 293 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 294 'speclooptripcount' 'empty_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_30_2_PIPELINE_str"   --->   Operation 295 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_6)   --->   "%select_ln27_4 = select i1 %or_ln27, i6, i6 %mul46_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 296 'select' 'select_ln27_4' <Predicate = (!icmp_ln25 & !and_ln27_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_7)   --->   "%select_ln27_5 = select i1 %or_ln27, i6, i6 %mul46_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 297 'select' 'select_ln27_5' <Predicate = (!icmp_ln25 & !and_ln27_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_2_PIPELINE_str"   --->   Operation 298 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%empty_25 = trunc i2 %input_num_index_1_mid1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 299 'trunc' 'empty_25' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_6)   --->   "%mul46_1_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_25, i1, i2 %empty_25, i1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 300 'bitconcatenate' 'mul46_1_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln30_6 = select i1 %and_ln27_1, i6 %mul46_1_mid1, i6 %select_ln27_4" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 301 'select' 'select_ln30_6' <Predicate = (!icmp_ln25)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 302 [1/7] (0.63ns)   --->   "%input_num_index_2_mid1 = urem i3 %p_mid112, i3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 302 'urem' 'input_num_index_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%empty_26 = trunc i2 %input_num_index_2_mid1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 303 'trunc' 'empty_26' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_7)   --->   "%mul46_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i1.i2.i1, i2 %empty_26, i1, i2 %empty_26, i1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 304 'bitconcatenate' 'mul46_2_mid1' <Predicate = (!icmp_ln25 & and_ln27_1)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln30_7 = select i1 %and_ln27_1, i6 %mul46_2_mid1, i6 %select_ln27_5" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 305 'select' 'select_ln30_7' <Predicate = (!icmp_ln25)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [CONV_LAYER/buf2pe.cpp:33]   --->   Operation 306 'specpipeline' 'specpipeline_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [CONV_LAYER/buf2pe.cpp:33]   --->   Operation 307 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.34ns)   --->   "%cmp56 = icmp_eq  i2 %select_ln30, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 308 'icmp' 'cmp56' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.34ns)   --->   "%cmp65 = icmp_ne  i2 %select_ln30, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 309 'icmp' 'cmp65' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.12ns)   --->   "%and_ln72 = and i1 %cmp65, i1 %select_ln30_3" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 310 'and' 'and_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%input_registers_0_0_V_1_load = load i8 %input_registers_0_0_V_1, void %store_ln25" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 311 'load' 'input_registers_0_0_V_1_load' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%input_registers_0_0_V_load_1 = load i8 %input_registers_0_0_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 312 'load' 'input_registers_0_0_V_load_1' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.30ns)   --->   "%select_ln87 = select i1 %and_ln72, i8 %input_registers_0_0_V_load_1, i8 %input_registers_0_0_V_1_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 313 'select' 'select_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %select_ln30_3, void %bb154.0.0, void %.bb149.0.0_crit_edge" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 314 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (1.48ns)   --->   "%input_registers_0_0_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 315 'read' 'input_registers_0_0_V_2' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_11 : Operation 316 [1/1] (0.61ns)   --->   "%store_ln92 = store i8 %input_registers_0_0_V_2, i8 %input_registers_0_0_V_1, void %store_ln25, i8 %input_registers_0_0_V_1_load" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 316 'store' 'store_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln92 = br void %bb149.0.0" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 317 'br' 'br_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.61ns)   --->   "%store_ln87 = store i8 %select_ln87, i8 %input_registers_0_0_V_1, void %store_ln25, i8 %input_registers_0_0_V_1_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 318 'store' 'store_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln87 = br void %bb149.0.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 319 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%input_registers_0_0_V_load = load i8 %input_registers_0_0_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 320 'load' 'input_registers_0_0_V_load' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_load_1 = load i8 %input_registers_0_1_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 321 'load' 'input_registers_0_1_V_load_1' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.30ns)   --->   "%select_ln87_1 = select i1 %and_ln72, i8 %input_registers_0_1_V_load_1, i8 %input_registers_0_0_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 322 'select' 'select_ln87_1' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %select_ln30_3, void %bb154.0.1, void %.bb149.0.1_crit_edge" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 323 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (1.48ns)   --->   "%input_registers_0_1_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 324 'read' 'input_registers_0_1_V_2' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_11 : Operation 325 [1/1] (0.61ns)   --->   "%store_ln92 = store i8 %input_registers_0_1_V_2, i8 %input_registers_0_0_V, i8 %input_registers_0_0_V_load_1, i8 %input_registers_0_0_V_load" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 325 'store' 'store_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln92 = br void %bb149.0.1" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 326 'br' 'br_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.61ns)   --->   "%store_ln87 = store i8 %select_ln87_1, i8 %input_registers_0_0_V, i8 %input_registers_0_0_V_load_1, i8 %input_registers_0_0_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 327 'store' 'store_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln87 = br void %bb149.0.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 328 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 329 [1/2] (0.59ns)   --->   "%input_registers_0_1_V_1 = load i6 %input_buffers_addr"   --->   Operation 329 'load' 'input_registers_0_1_V_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_11 : Operation 330 [1/1] (0.61ns)   --->   "%store_ln84 = store i8 %input_registers_0_1_V_1, i8 %input_registers_0_0_V, i8 %input_registers_0_0_V_load_1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 330 'store' 'store_ln84' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.61>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln84 = br void %bb149.0.1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 331 'br' 'br_ln84' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_load_1 = load i8 %input_registers_0_2_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 332 'load' 'input_registers_0_2_V_load_1' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_load = load i8 %input_registers_0_1_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 333 'load' 'input_registers_0_1_V_load' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.30ns)   --->   "%select_ln87_2 = select i1 %and_ln72, i8 %input_registers_0_2_V_load_1, i8 %input_registers_0_1_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 334 'select' 'select_ln87_2' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %select_ln30_3, void %bb154.0.2, void %.bb149.0.2_ifconv_crit_edge" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 335 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (1.48ns)   --->   "%input_registers_0_2_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 336 'read' 'input_registers_0_2_V_2' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_11 : Operation 337 [1/1] (0.61ns)   --->   "%store_ln92 = store i8 %input_registers_0_2_V_2, i8 %input_registers_0_1_V, i8 %input_registers_0_1_V_load_1, i8 %input_registers_0_1_V_load" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 337 'store' 'store_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln92 = br void %bb149.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 338 'br' 'br_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.61ns)   --->   "%store_ln87 = store i8 %select_ln87_2, i8 %input_registers_0_1_V, i8 %input_registers_0_1_V_load_1, i8 %input_registers_0_1_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 339 'store' 'store_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln87 = br void %bb149.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 340 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 341 [1/2] (0.59ns)   --->   "%input_registers_0_2_V_1 = load i6 %input_buffers_addr_1"   --->   Operation 341 'load' 'input_registers_0_2_V_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_11 : Operation 342 [1/1] (0.61ns)   --->   "%store_ln84 = store i8 %input_registers_0_2_V_1, i8 %input_registers_0_1_V, i8 %input_registers_0_1_V_load_1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 342 'store' 'store_ln84' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.61>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%br_ln84 = br void %bb149.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 343 'br' 'br_ln84' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 344 [2/7] (0.63ns)   --->   "%input_width_index_0_3 = urem i3 %add_ln57_1, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 344 'urem' 'input_width_index_0_3' <Predicate = (!icmp_ln25)> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %select_ln30, i32" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 345 'bitselect' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.70ns)   --->   "%add_ln61_1 = add i6 %input_depth_index_cast, i6 %select_ln30_6" [CONV_LAYER/buf2pe.cpp:61]   --->   Operation 346 'add' 'add_ln61_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1_load_1 = load i8 %input_registers_1_0_V_1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 347 'load' 'input_registers_1_0_V_1_load_1' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_load_1 = load i8 %input_registers_1_0_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 348 'load' 'input_registers_1_0_V_load_1' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (0.30ns)   --->   "%select_ln87_3 = select i1 %and_ln72, i8 %input_registers_1_0_V_load_1, i8 %input_registers_1_0_V_1_load_1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 349 'select' 'select_ln87_3' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %select_ln30_3, void %bb154.1.0, void %.._crit_edge3.1.0_crit_edge" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 350 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (1.48ns)   --->   "%input_registers_1_0_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 351 'read' 'input_registers_1_0_V_2' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_11 : Operation 352 [1/1] (0.61ns)   --->   "%store_ln92 = store i8 %input_registers_1_0_V_2, i8 %input_registers_1_0_V_1, i8 %input_registers_1_0_V_1_load, i8 %input_registers_1_0_V_1_load_1" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 352 'store' 'store_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln92 = br void %._crit_edge3.1.0" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 353 'br' 'br_ln92' <Predicate = (!icmp_ln25 & !icmp_ln70 & !select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.61ns)   --->   "%store_ln87 = store i8 %select_ln87_3, i8 %input_registers_1_0_V_1, i8 %input_registers_1_0_V_1_load, i8 %input_registers_1_0_V_1_load_1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 354 'store' 'store_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.61>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln87 = br void %._crit_edge3.1.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 355 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !icmp_ln70 & select_ln30_3)> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.70ns)   --->   "%add_ln62_3 = add i6 %add_ln61_1, i6 %sub_ln62" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 356 'add' 'add_ln62_3' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i6 %add_ln62_3" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 357 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%input_buffers_addr_3 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_3"   --->   Operation 358 'getelementptr' 'input_buffers_addr_3' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 359 [2/2] (0.59ns)   --->   "%input_registers_1_1_V_1 = load i6 %input_buffers_addr_3"   --->   Operation 359 'load' 'input_registers_1_1_V_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_11 : Operation 360 [1/1] (0.70ns)   --->   "%add_ln62_4 = add i6 %add_ln61_1, i6 %sub_ln62_1" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 360 'add' 'add_ln62_4' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i6 %add_ln62_4" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 361 'zext' 'zext_ln79_4' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%input_buffers_addr_4 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_4"   --->   Operation 362 'getelementptr' 'input_buffers_addr_4' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.00>
ST_11 : Operation 363 [2/2] (0.59ns)   --->   "%input_registers_1_2_V_1 = load i6 %input_buffers_addr_4"   --->   Operation 363 'load' 'input_registers_1_2_V_1' <Predicate = (!icmp_ln25 & icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_11 : Operation 364 [1/1] (0.00ns)   --->   "%input_registers_2_0_V_load = load i8 %input_registers_2_0_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 364 'load' 'input_registers_2_0_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 365 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_0_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 365 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_11 : Operation 366 [1/1] (0.70ns)   --->   "%add_ln61_2 = add i6 %select_ln30_7, i6 %input_depth_index_cast" [CONV_LAYER/buf2pe.cpp:61]   --->   Operation 366 'add' 'add_ln61_2' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [1/1] (0.30ns)   --->   "%select_ln75 = select i1 %cmp56, i8, i8 %input_registers_2_0_V_load" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 367 'select' 'select_ln75' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln111 = store i8 %select_ln75, i8 %input_registers_V_2_0_3, i8 %input_registers_V_2_0_3_load" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 368 'store' 'store_ln111' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_11 : Operation 369 [1/1] (1.48ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %select_ln75, i8 %input_registers_1_0_V_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 369 'write' 'write_ln167' <Predicate = (!icmp_ln25 & select_ln30_4)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_11 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln112 = br void %bb149.2.0_ifconv" [CONV_LAYER/buf2pe.cpp:112]   --->   Operation 370 'br' 'br_ln112' <Predicate = (!icmp_ln25 & select_ln30_4)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.63>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%input_registers_0_0_V_1_load_1 = load i8 %input_registers_0_0_V_1, void %store_ln25, void %store_ln92, void %store_ln87, void %store_ln75" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 371 'load' 'input_registers_0_0_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_0_V_1_load_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 372 'write' 'write_ln167' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_12 : Operation 373 [1/7] (0.63ns)   --->   "%input_width_index_0_3 = urem i3 %add_ln57_1, i3" [CONV_LAYER/buf2pe.cpp:57]   --->   Operation 373 'urem' 'input_width_index_0_3' <Predicate = true> <Delay = 0.63> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 6> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_2)   --->   "%trunc_ln62_2 = trunc i3 %input_width_index_0_3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 374 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_2)   --->   "%shl_ln62_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln62_2, i3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 375 'bitconcatenate' 'shl_ln62_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_2)   --->   "%zext_ln62_4 = zext i5 %shl_ln62_6" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 376 'zext' 'zext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_2)   --->   "%shl_ln62_3 = shl i3 %input_width_index_0_3, i3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 377 'shl' 'shl_ln62_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node sub_ln62_2)   --->   "%zext_ln62_5 = zext i3 %shl_ln62_3" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 378 'zext' 'zext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln62_2 = sub i6 %zext_ln62_4, i6 %zext_ln62_5" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 379 'sub' 'sub_ln62_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.70ns)   --->   "%add_ln62_2 = add i6 %sub_ln62_2, i6 %add_ln61" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 380 'add' 'add_ln62_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i6 %add_ln62_2" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 381 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%input_buffers_addr_2 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_2"   --->   Operation 382 'getelementptr' 'input_buffers_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [2/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 383 'load' 'input_registers_0_3_V' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1_load_2 = load i8 %input_registers_1_0_V_1, void %store_ln92, void %store_ln87, void %store_ln75" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 384 'load' 'input_registers_1_0_V_1_load_2' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (1.48ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_1_load_2, i8 %input_registers_0_0_V_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 385 'write' 'write_ln167' <Predicate = (select_ln30_4)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln112 = br void %bb149.1.0" [CONV_LAYER/buf2pe.cpp:112]   --->   Operation 386 'br' 'br_ln112' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_load = load i8 %input_registers_1_0_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 387 'load' 'input_registers_1_0_V_load' <Predicate = (!icmp_ln70 & !and_ln72)> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_load_1 = load i8 %input_registers_1_1_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 388 'load' 'input_registers_1_1_V_load_1' <Predicate = (!icmp_ln70 & and_ln72)> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.30ns)   --->   "%select_ln87_4 = select i1 %and_ln72, i8 %input_registers_1_1_V_load_1, i8 %input_registers_1_0_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 389 'select' 'select_ln87_4' <Predicate = (!icmp_ln70)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %select_ln30_3, void %bb154.1.1, void %.._crit_edge3.1.1_crit_edge" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 390 'br' 'br_ln87' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (1.48ns)   --->   "%input_registers_1_1_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 391 'read' 'input_registers_1_1_V_2' <Predicate = (!icmp_ln70 & !select_ln30_3)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_12 : Operation 392 [1/1] (0.61ns)   --->   "%store_ln92 = store i8 %input_registers_1_1_V_2, i8 %input_registers_1_0_V, i8 %input_registers_1_0_V_load_1, i8 %input_registers_1_0_V_load" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 392 'store' 'store_ln92' <Predicate = (!icmp_ln70 & !select_ln30_3)> <Delay = 0.61>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln92 = br void %._crit_edge3.1.1" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 393 'br' 'br_ln92' <Predicate = (!icmp_ln70 & !select_ln30_3)> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (0.61ns)   --->   "%store_ln87 = store i8 %select_ln87_4, i8 %input_registers_1_0_V, i8 %input_registers_1_0_V_load_1, i8 %input_registers_1_0_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 394 'store' 'store_ln87' <Predicate = (!icmp_ln70 & select_ln30_3)> <Delay = 0.61>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln87 = br void %._crit_edge3.1.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 395 'br' 'br_ln87' <Predicate = (!icmp_ln70 & select_ln30_3)> <Delay = 0.00>
ST_12 : Operation 396 [1/2] (0.59ns)   --->   "%input_registers_1_1_V_1 = load i6 %input_buffers_addr_3"   --->   Operation 396 'load' 'input_registers_1_1_V_1' <Predicate = (icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_12 : Operation 397 [1/1] (0.61ns)   --->   "%store_ln84 = store i8 %input_registers_1_1_V_1, i8 %input_registers_1_0_V, i8 %input_registers_1_0_V_load_1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 397 'store' 'store_ln84' <Predicate = (icmp_ln70)> <Delay = 0.61>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln84 = br void %._crit_edge3.1.1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 398 'br' 'br_ln84' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_load_1 = load i8 %input_registers_1_2_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 399 'load' 'input_registers_1_2_V_load_1' <Predicate = (!icmp_ln70 & and_ln72)> <Delay = 0.00>
ST_12 : Operation 400 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_load = load i8 %input_registers_1_1_V" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 400 'load' 'input_registers_1_1_V_load' <Predicate = (!icmp_ln70 & !and_ln72)> <Delay = 0.00>
ST_12 : Operation 401 [1/1] (0.30ns)   --->   "%select_ln87_5 = select i1 %and_ln72, i8 %input_registers_1_2_V_load_1, i8 %input_registers_1_1_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 401 'select' 'select_ln87_5' <Predicate = (!icmp_ln70)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %select_ln30_3, void %bb154.1.2, void %.._crit_edge3.1.2_crit_edge" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 402 'br' 'br_ln87' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 403 [1/1] (1.48ns)   --->   "%input_registers_1_2_V_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 403 'read' 'input_registers_1_2_V_2' <Predicate = (!icmp_ln70 & !select_ln30_3)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_12 : Operation 404 [1/1] (0.61ns)   --->   "%store_ln92 = store i8 %input_registers_1_2_V_2, i8 %input_registers_1_1_V, i8 %input_registers_1_1_V_load_1, i8 %input_registers_1_1_V_load" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 404 'store' 'store_ln92' <Predicate = (!icmp_ln70 & !select_ln30_3)> <Delay = 0.61>
ST_12 : Operation 405 [1/1] (0.00ns)   --->   "%br_ln92 = br void %._crit_edge3.1.2" [CONV_LAYER/buf2pe.cpp:92]   --->   Operation 405 'br' 'br_ln92' <Predicate = (!icmp_ln70 & !select_ln30_3)> <Delay = 0.00>
ST_12 : Operation 406 [1/1] (0.61ns)   --->   "%store_ln87 = store i8 %select_ln87_5, i8 %input_registers_1_1_V, i8 %input_registers_1_1_V_load_1, i8 %input_registers_1_1_V_load" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 406 'store' 'store_ln87' <Predicate = (!icmp_ln70 & select_ln30_3)> <Delay = 0.61>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%br_ln87 = br void %._crit_edge3.1.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 407 'br' 'br_ln87' <Predicate = (!icmp_ln70 & select_ln30_3)> <Delay = 0.00>
ST_12 : Operation 408 [1/2] (0.59ns)   --->   "%input_registers_1_2_V_1 = load i6 %input_buffers_addr_4"   --->   Operation 408 'load' 'input_registers_1_2_V_1' <Predicate = (icmp_ln70)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_12 : Operation 409 [1/1] (0.61ns)   --->   "%store_ln84 = store i8 %input_registers_1_2_V_1, i8 %input_registers_1_1_V, i8 %input_registers_1_1_V_load_1" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 409 'store' 'store_ln84' <Predicate = (icmp_ln70)> <Delay = 0.61>
ST_12 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln84 = br void %._crit_edge3.1.2" [CONV_LAYER/buf2pe.cpp:84]   --->   Operation 410 'br' 'br_ln84' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_12 : Operation 411 [1/1] (0.70ns)   --->   "%add_ln62_5 = add i6 %add_ln61_1, i6 %sub_ln62_2" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 411 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln79_5 = zext i6 %add_ln62_5" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 412 'zext' 'zext_ln79_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 413 [1/1] (0.00ns)   --->   "%input_buffers_addr_5 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_5"   --->   Operation 413 'getelementptr' 'input_buffers_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 414 [2/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 414 'load' 'input_registers_1_3_V' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_12 : Operation 415 [1/1] (0.70ns)   --->   "%add_ln62_6 = add i6 %add_ln61_2, i6 %sub_ln62" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 415 'add' 'add_ln62_6' <Predicate = (cmp56)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.70ns)   --->   "%add_ln62_7 = add i6 %add_ln61_2, i6 %sub_ln62_1" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 416 'add' 'add_ln62_7' <Predicate = (cmp56)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 417 [1/1] (0.70ns)   --->   "%add_ln62_8 = add i6 %sub_ln62_2, i6 %add_ln61_2" [CONV_LAYER/buf2pe.cpp:62]   --->   Operation 417 'add' 'add_ln62_8' <Predicate = (!icmp_ln25 & !tmp_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.89>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_load = load i8 %input_registers_0_2_V" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 418 'load' 'input_registers_0_2_V_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %tmp_3, i1" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 419 'xor' 'xor_ln71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %select_ln30_3, i1 %xor_ln71" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 420 'and' 'and_ln71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 421 'load' 'input_registers_0_3_V' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_13 : Operation 422 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_1 = select i1 %and_ln71, i8 %input_registers_0_3_V, i8 %input_registers_0_2_V_load" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 422 'select' 'input_registers_0_3_V_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.00ns)   --->   "%store_ln75 = store i8 %input_registers_0_3_V_1, i8 %input_registers_0_2_V, i8 %input_registers_0_2_V_load, i8 %input_registers_0_2_V_load_1" [CONV_LAYER/buf2pe.cpp:75]   --->   Operation 423 'store' 'store_ln75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_load = load i8 %input_registers_1_2_V" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 424 'load' 'input_registers_1_2_V_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 425 [1/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 425 'load' 'input_registers_1_3_V' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_13 : Operation 426 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_1 = select i1 %and_ln71, i8 %input_registers_1_3_V, i8 %input_registers_1_2_V_load" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 426 'select' 'input_registers_1_3_V_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%store_ln111 = store i8 %input_registers_1_3_V_1, i8 %input_registers_1_2_V, i8 %input_registers_1_2_V_load, i8 %input_registers_1_2_V_load_1" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 427 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln79_6 = zext i6 %add_ln62_6" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 428 'zext' 'zext_ln79_6' <Predicate = (cmp56)> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%input_buffers_addr_6 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_6"   --->   Operation 429 'getelementptr' 'input_buffers_addr_6' <Predicate = (cmp56)> <Delay = 0.00>
ST_13 : Operation 430 [2/2] (0.59ns)   --->   "%input_registers_2_1_V_1 = load i6 %input_buffers_addr_6"   --->   Operation 430 'load' 'input_registers_2_1_V_1' <Predicate = (cmp56)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln79_7 = zext i6 %add_ln62_7" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 431 'zext' 'zext_ln79_7' <Predicate = (cmp56)> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%input_buffers_addr_7 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_7"   --->   Operation 432 'getelementptr' 'input_buffers_addr_7' <Predicate = (cmp56)> <Delay = 0.00>
ST_13 : Operation 433 [2/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 433 'load' 'input_registers_2_2_V_1' <Predicate = (cmp56)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>

State 14 <SV = 13> <Delay = 2.38>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%input_registers_2_1_V_load = load i8 %input_registers_2_1_V"   --->   Operation 434 'load' 'input_registers_2_1_V_load' <Predicate = (!cmp56)> <Delay = 0.00>
ST_14 : Operation 435 [1/2] (0.59ns)   --->   "%input_registers_2_1_V_1 = load i6 %input_buffers_addr_6"   --->   Operation 435 'load' 'input_registers_2_1_V_1' <Predicate = (cmp56)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_14 : Operation 436 [1/1] (0.30ns)   --->   "%input_registers_2_1_V_2 = select i1 %cmp56, i8 %input_registers_2_1_V_1, i8 %input_registers_2_1_V_load" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 436 'select' 'input_registers_2_1_V_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%store_ln111 = store i8 %input_registers_2_1_V_2, i8 %input_registers_2_0_V, i8 %input_registers_2_0_V_load" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 437 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (1.48ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_1_V_2, i8 %input_registers_1_1_V_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 438 'write' 'write_ln167' <Predicate = (select_ln30_4)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln112 = br void %bb149.2.1_ifconv" [CONV_LAYER/buf2pe.cpp:112]   --->   Operation 439 'br' 'br_ln112' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%input_registers_2_2_V_load_1 = load i8 %input_registers_2_2_V"   --->   Operation 440 'load' 'input_registers_2_2_V_load_1' <Predicate = (!cmp56)> <Delay = 0.00>
ST_14 : Operation 441 [1/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 441 'load' 'input_registers_2_2_V_1' <Predicate = (cmp56)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_14 : Operation 442 [1/1] (0.30ns)   --->   "%input_registers_2_2_V_2 = select i1 %cmp56, i8 %input_registers_2_2_V_1, i8 %input_registers_2_2_V_load_1" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 442 'select' 'input_registers_2_2_V_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%store_ln111 = store i8 %input_registers_2_2_V_2, i8 %input_registers_2_1_V, i8 %input_registers_2_1_V_load" [CONV_LAYER/buf2pe.cpp:111]   --->   Operation 443 'store' 'store_ln111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (1.48ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_2_V_2, i8 %input_registers_1_2_V_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 444 'write' 'write_ln167' <Predicate = (select_ln30_4)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln112 = br void %bb149.2.2_ifconv" [CONV_LAYER/buf2pe.cpp:112]   --->   Operation 445 'br' 'br_ln112' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln79_8 = zext i6 %add_ln62_8" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 446 'zext' 'zext_ln79_8' <Predicate = (!icmp_ln25 & !tmp_3)> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%input_buffers_addr_8 = getelementptr i8 %input_buffers, i64, i64 %zext_ln79_8"   --->   Operation 447 'getelementptr' 'input_buffers_addr_8' <Predicate = (!icmp_ln25 & !tmp_3)> <Delay = 0.00>
ST_14 : Operation 448 [2/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 448 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25 & !tmp_3)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_1 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln37" [CONV_LAYER/buf2pe.cpp:118]   --->   Operation 449 'getelementptr' 'weight_registers_V_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 450 [2/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 450 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 15 <SV = 14> <Delay = 2.19>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%input_registers_0_0_V_load_2 = load i8 %input_registers_0_0_V, void %store_ln92, void %store_ln87, void %store_ln84" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 451 'load' 'input_registers_0_0_V_load_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_0_V_load_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 452 'write' 'write_ln167' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_15 : Operation 453 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_load_2 = load i8 %input_registers_1_0_V, void %store_ln92, void %store_ln87, void %store_ln84" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 453 'load' 'input_registers_1_0_V_load_2' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (1.48ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_0_V_load_2, i8 %input_registers_0_1_V_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 454 'write' 'write_ln167' <Predicate = (select_ln30_4)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln112 = br void %bb149.1.1" [CONV_LAYER/buf2pe.cpp:112]   --->   Operation 455 'br' 'br_ln112' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_load_3 = load i8 %input_registers_1_0_V, void %store_ln92, void %store_ln87, void %store_ln84" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 456 'load' 'input_registers_1_0_V_load_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_0_V_load_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 457 'write' 'write_ln167' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_15 : Operation 458 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_load_2 = load i8 %input_registers_1_1_V, void %store_ln92, void %store_ln87, void %store_ln84" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 458 'load' 'input_registers_1_1_V_load_2' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (1.48ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_1_V_load_2, i8 %input_registers_0_2_V_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 459 'write' 'write_ln167' <Predicate = (select_ln30_4)> <Delay = 1.48> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln112 = br void %bb149.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:112]   --->   Operation 460 'br' 'br_ln112' <Predicate = (select_ln30_4)> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_load_2 = load i8 %input_registers_0_1_V, void %store_ln92, void %store_ln87, void %store_ln84" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 461 'load' 'input_registers_0_1_V_load_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_1_V_load_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 462 'write' 'write_ln167' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_load_3 = load i8 %input_registers_1_1_V, void %store_ln92, void %store_ln87, void %store_ln84" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 463 'load' 'input_registers_1_1_V_load_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_1_V_load_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 464 'write' 'write_ln167' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%input_registers_2_2_V_load = load i8 %input_registers_2_2_V" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 465 'load' 'input_registers_2_2_V_load' <Predicate = (!icmp_ln25 & tmp_3)> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_2_V_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 466 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_15 : Operation 467 [1/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 467 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25 & !tmp_3)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_15 : Operation 468 [1/1] (0.30ns)   --->   "%input_registers_2_3_V_1 = select i1 %tmp_3, i8 %input_registers_2_2_V_load, i8 %input_registers_2_3_V" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 468 'select' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 469 [1/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 469 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_15 : Operation 470 [1/1] (1.59ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 470 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%store_ln71 = store i8 %input_registers_2_3_V_1, i8 %input_registers_2_2_V, i8 %input_registers_2_2_V_load, i8 %input_registers_2_2_V_load_1" [CONV_LAYER/buf2pe.cpp:71]   --->   Operation 471 'store' 'store_ln71' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 472 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 16 <SV = 11> <Delay = 0.00>
ST_16 : Operation 473 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [CONV_LAYER/buf2pe.cpp:146]   --->   Operation 473 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.617ns
The critical path consists of the following:
	'alloca' operation ('input_registers[0][0].V') [19]  (0 ns)
	'store' operation ('store_ln25', CONV_LAYER/buf2pe.cpp:25) of constant 0 on local variable 'input_registers[0][0].V' [69]  (0.617 ns)

 <State 2>: 2.11ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten97', CONV_LAYER/buf2pe.cpp:27) with incoming values : ('select_ln27_7', CONV_LAYER/buf2pe.cpp:27) [74]  (0 ns)
	'icmp' operation ('icmp_ln27', CONV_LAYER/buf2pe.cpp:27) [112]  (0.619 ns)
	'select' operation ('select_ln25', CONV_LAYER/buf2pe.cpp:25) [113]  (0.278 ns)
	'add' operation ('output_y_2', CONV_LAYER/buf2pe.cpp:27) [129]  (0.436 ns)
	'select' operation ('add_cast_mid1', CONV_LAYER/buf2pe.cpp:27) [134]  (0 ns)
	'icmp' operation ('cmp28_mid1', CONV_LAYER/buf2pe.cpp:27) [135]  (0.5 ns)
	'select' operation ('select_ln27_1', CONV_LAYER/buf2pe.cpp:27) [136]  (0.278 ns)

 <State 3>: 2.85ns
The critical path consists of the following:
	'or' operation ('or_ln27', CONV_LAYER/buf2pe.cpp:27) [131]  (0.122 ns)
	'select' operation ('select_ln27', CONV_LAYER/buf2pe.cpp:27) [132]  (0.278 ns)
	'add' operation ('add_ln30', CONV_LAYER/buf2pe.cpp:30) [148]  (0.436 ns)
	'sub' operation ('p_mid1', CONV_LAYER/buf2pe.cpp:30) [155]  (0.708 ns)
	'select' operation ('select_ln30_1', CONV_LAYER/buf2pe.cpp:30) [156]  (0 ns)
	'add' operation ('add_ln35', CONV_LAYER/buf2pe.cpp:35) [186]  (0.708 ns)
	'getelementptr' operation ('weight_registers_V_addr', CONV_LAYER/buf2pe.cpp:38) [191]  (0 ns)
	'store' operation ('store_ln182') of variable 'weight_stream_V_read', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'weight_registers.V', CONV_LAYER/buf2pe.cpp:17 [192]  (0.594 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'add' operation ('add_ln57', CONV_LAYER/buf2pe.cpp:57) [227]  (0.572 ns)
	'urem' operation ('input_width_index_0_1', CONV_LAYER/buf2pe.cpp:57) [228]  (0.631 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'add' operation ('empty_19', CONV_LAYER/buf2pe.cpp:30) [102]  (0.572 ns)
	'urem' operation ('input_num_index_2', CONV_LAYER/buf2pe.cpp:30) [103]  (0.631 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'add' operation ('add_ln57_1', CONV_LAYER/buf2pe.cpp:57) [290]  (0.572 ns)
	'urem' operation ('input_width_index_0_3', CONV_LAYER/buf2pe.cpp:57) [291]  (0.631 ns)

 <State 7>: 1.6ns
The critical path consists of the following:
	'load' operation ('input_registers_1_0_V_1_load', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) on local variable 'input_registers[1][0].V' [256]  (0 ns)
	fifo write on port 'pe_input_stream_V_1' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [257]  (1.6 ns)

 <State 8>: 1.76ns
The critical path consists of the following:
	'add' operation ('p_mid16', CONV_LAYER/buf2pe.cpp:30) [158]  (0.572 ns)
	'mul' operation ('mul218', CONV_LAYER/buf2pe.cpp:30) [160]  (0.91 ns)
	'select' operation ('select_ln30_2', CONV_LAYER/buf2pe.cpp:30) [162]  (0.278 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'add' operation ('empty_21', CONV_LAYER/buf2pe.cpp:30) [196]  (0.572 ns)
	'mul' operation ('mul220', CONV_LAYER/buf2pe.cpp:30) [198]  (0.91 ns)

 <State 10>: 2.64ns
The critical path consists of the following:
	'urem' operation ('input_width_index_0_2', CONV_LAYER/buf2pe.cpp:57) [259]  (0.631 ns)
	'sub' operation ('sub_ln62_1', CONV_LAYER/buf2pe.cpp:62) [265]  (0.707 ns)
	'add' operation ('add_ln62_1', CONV_LAYER/buf2pe.cpp:62) [266]  (0.706 ns)
	'getelementptr' operation ('input_buffers_addr_1') [282]  (0 ns)
	'load' operation ('input_registers[0][2].V') on array 'input_buffers' [283]  (0.594 ns)

 <State 11>: 2.3ns
The critical path consists of the following:
	'select' operation ('select_ln27_4', CONV_LAYER/buf2pe.cpp:27) [144]  (0 ns)
	'select' operation ('select_ln30_6', CONV_LAYER/buf2pe.cpp:30) [176]  (0.293 ns)
	'add' operation ('add_ln61_1', CONV_LAYER/buf2pe.cpp:61) [306]  (0.706 ns)
	'add' operation ('add_ln62_4', CONV_LAYER/buf2pe.cpp:62) [362]  (0.706 ns)
	'getelementptr' operation ('input_buffers_addr_4') [378]  (0 ns)
	'load' operation ('input_registers[1][2].V') on array 'input_buffers' [379]  (0.594 ns)

 <State 12>: 2.64ns
The critical path consists of the following:
	'urem' operation ('input_width_index_0_3', CONV_LAYER/buf2pe.cpp:57) [291]  (0.631 ns)
	'shl' operation ('shl_ln62_3', CONV_LAYER/buf2pe.cpp:62) [295]  (0 ns)
	'sub' operation ('sub_ln62_2', CONV_LAYER/buf2pe.cpp:62) [297]  (0.707 ns)
	'add' operation ('add_ln62_5', CONV_LAYER/buf2pe.cpp:62) [392]  (0.706 ns)
	'getelementptr' operation ('input_buffers_addr_5') [394]  (0 ns)
	'load' operation ('input_registers[1][3].V') on array 'input_buffers' [395]  (0.594 ns)

 <State 13>: 0.897ns
The critical path consists of the following:
	'load' operation ('input_registers[1][3].V') on array 'input_buffers' [395]  (0.594 ns)
	'select' operation ('input_registers[1][3].V', CONV_LAYER/buf2pe.cpp:71) [396]  (0.303 ns)

 <State 14>: 2.38ns
The critical path consists of the following:
	'load' operation ('input_registers[2][1].V') on array 'input_buffers' [412]  (0.594 ns)
	'select' operation ('input_registers[2][1].V', CONV_LAYER/buf2pe.cpp:30) [413]  (0.303 ns)
	fifo write on port 'inner_fifos[1][1].V.V', CONV_LAYER/buf2pe.cpp:18 (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [417]  (1.49 ns)

 <State 15>: 2.19ns
The critical path consists of the following:
	'load' operation ('weight_registers_V_load', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) on array 'weight_registers.V', CONV_LAYER/buf2pe.cpp:17 [442]  (0.594 ns)
	fifo write on port 'pe_weight_stream_V' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [443]  (1.6 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
