{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492447129186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492447129187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 12:38:49 2017 " "Processing started: Mon Apr 17 12:38:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492447129187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492447129187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uk101_41kRAM -c uk101_41kRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492447129187 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492447129644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OUT_LATCH-behv " "Found design unit 1: OUT_LATCH-behv" {  } { { "Components/IO/OutLatch.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/IO/OutLatch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130206 ""} { "Info" "ISGN_ENTITY_NAME" "1 OUT_LATCH " "Found entity 1: OUT_LATCH" {  } { { "Components/IO/OutLatch.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uk101_41kram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uk101_41kram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uk101-struct " "Found design unit 1: uk101-struct" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130211 ""} { "Info" "ISGN_ENTITY_NAME" "1 uk101 " "Found entity 1: uk101" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monuk02rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file monuk02rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MonUK02Rom-behavior " "Found design unit 1: MonUK02Rom-behavior" {  } { { "MonUK02Rom.VHD" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/MonUK02Rom.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130218 ""} { "Info" "ISGN_ENTITY_NAME" "1 MonUK02Rom " "Found entity 1: MonUK02Rom" {  } { { "MonUK02Rom.VHD" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/MonUK02Rom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tv/uk101textdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tv/uk101textdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101TextDisplay-rtl " "Found design unit 1: UK101TextDisplay-rtl" {  } { { "../Components/TV/UK101TextDisplay.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/TV/UK101TextDisplay.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130223 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101TextDisplay " "Found entity 1: UK101TextDisplay" {  } { { "../Components/TV/UK101TextDisplay.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/TV/UK101TextDisplay.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130230 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/UART/bufferedUART.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ps2kb/uk101keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ps2kb/uk101keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UK101keyboard-rtl " "Found design unit 1: UK101keyboard-rtl" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130235 ""} { "Info" "ISGN_ENTITY_NAME" "1 UK101keyboard " "Found entity 1: UK101keyboard" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130240 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cegmonrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cegmonrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CegmonRom-behavior " "Found design unit 1: CegmonRom-behavior" {  } { { "CegmonRom.VHD" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/CegmonRom.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130246 ""} { "Info" "ISGN_ENTITY_NAME" "1 CegmonRom " "Found entity 1: CegmonRom" {  } { { "CegmonRom.VHD" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/CegmonRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file charrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRom-behavior " "Found design unit 1: CharRom-behavior" {  } { { "CharRom.VHD" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/CharRom.VHD" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130251 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRom " "Found entity 1: CharRom" {  } { { "CharRom.VHD" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/CharRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/m6502/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../Components/M6502/T65_Pack.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65_Pack.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6502/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65_MCode.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130261 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65_MCode.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6502/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65_ALU.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130266 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../Components/M6502/T65_ALU.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65_ALU.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/m6502/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/m6502/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130276 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram-SYN " "Found design unit 1: displayram-SYN" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/DisplayRam.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130282 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam " "Found entity 1: DisplayRam" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/DisplayRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program-SYN " "Found design unit 1: program-SYN" {  } { { "ProgRam.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/ProgRam.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130287 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgRam " "Found entity 1: ProgRam" {  } { { "ProgRam.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/ProgRam.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basicrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BasicRom-SYN " "Found design unit 1: BasicRom-SYN" {  } { { "BasicRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/BasicRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130292 ""} { "Info" "ISGN_ENTITY_NAME" "1 BasicRom " "Found entity 1: BasicRom" {  } { { "BasicRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/BasicRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uk101 " "Elaborating entity \"uk101\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492447130391 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_J6IOCS uk101_41kRAM.vhd(55) " "VHDL Signal Declaration warning at uk101_41kRAM.vhd(55): used explicit default value for signal \"n_J6IOCS\" because signal was never assigned a value" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1492447130396 "|uk101"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_J8IOCS uk101_41kRAM.vhd(56) " "VHDL Signal Declaration warning at uk101_41kRAM.vhd(56): used explicit default value for signal \"n_J8IOCS\" because signal was never assigned a value" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1492447130396 "|uk101"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_LEDCS uk101_41kRAM.vhd(57) " "VHDL Signal Declaration warning at uk101_41kRAM.vhd(57): used explicit default value for signal \"n_LEDCS\" because signal was never assigned a value" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1492447130397 "|uk101"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "A 8 24 uk101_41kRAM.vhd(102) " "VHDL Incomplete Partial Association warning at uk101_41kRAM.vhd(102): port or argument \"A\" has 8/24 unassociated elements" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 102 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Quartus II" 0 -1 1492447130399 "|uk101"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cpuDataOut uk101_41kRAM.vhd(249) " "VHDL Process Statement warning at uk101_41kRAM.vhd(249): signal \"cpuDataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1492447130406 "|uk101"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "kbRowSel uk101_41kRAM.vhd(246) " "VHDL Process Statement warning at uk101_41kRAM.vhd(246): inferring latch(es) for signal or variable \"kbRowSel\", which holds its previous value in one or more paths through the process" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1492447130406 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[0\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[0\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130410 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[1\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[1\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130410 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[2\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[2\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130410 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[3\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[3\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130410 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[4\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[4\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130410 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[5\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[5\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130411 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[6\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[6\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130411 "|uk101"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kbRowSel\[7\] uk101_41kRAM.vhd(246) " "Inferred latch for \"kbRowSel\[7\]\" at uk101_41kRAM.vhd(246)" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130411 "|uk101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 T65:u1 " "Elaborating entity \"T65\" for hierarchy \"T65:u1\"" {  } { { "uk101_41kRAM.vhd" "u1" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D T65.vhd(100) " "Verilog HDL or VHDL warning at T65.vhd(100): object \"D\" assigned a value but never read" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492447130444 "|uk101|T65:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_o T65.vhd(125) " "Verilog HDL or VHDL warning at T65.vhd(125): object \"B_o\" assigned a value but never read" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492447130444 "|uk101|T65:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode T65:u1\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"T65:u1\|T65_MCode:mcode\"" {  } { { "../Components/M6502/T65.vhd" "mcode" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU T65:u1\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"T65:u1\|T65_ALU:alu\"" {  } { { "../Components/M6502/T65.vhd" "alu" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BasicRom BasicRom:u2 " "Elaborating entity \"BasicRom\" for hierarchy \"BasicRom:u2\"" {  } { { "uk101_41kRAM.vhd" "u2" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BasicRom:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\"" {  } { { "BasicRom.vhd" "altsyncram_component" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/BasicRom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BasicRom:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BasicRom:u2\|altsyncram:altsyncram_component\"" {  } { { "BasicRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/BasicRom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492447130593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BasicRom:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"BasicRom:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BASIC.HEX " "Parameter \"init_file\" = \"BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130594 ""}  } { { "BasicRom.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/BasicRom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492447130594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4371 " "Found entity 1: altsyncram_4371" {  } { { "db/altsyncram_4371.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/db/altsyncram_4371.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4371 BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_4371:auto_generated " "Elaborating entity \"altsyncram_4371\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_4371:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_4371:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_4371:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_4371.tdf" "deep_decode" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/db/altsyncram_4371.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_4371:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"BasicRom:u2\|altsyncram:altsyncram_component\|altsyncram_4371:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_4371.tdf" "mux2" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/db/altsyncram_4371.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CegmonRom CegmonRom:u4 " "Elaborating entity \"CegmonRom\" for hierarchy \"CegmonRom:u4\"" {  } { { "uk101_41kRAM.vhd" "u4" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:u5 " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:u5\"" {  } { { "uk101_41kRAM.vhd" "u5" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UK101TextDisplay UK101TextDisplay:u6 " "Elaborating entity \"UK101TextDisplay\" for hierarchy \"UK101TextDisplay:u6\"" {  } { { "uk101_41kRAM.vhd" "u6" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharRom CharRom:u7 " "Elaborating entity \"CharRom\" for hierarchy \"CharRom:u7\"" {  } { { "uk101_41kRAM.vhd" "u7" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam DisplayRam:u8 " "Elaborating entity \"DisplayRam\" for hierarchy \"DisplayRam:u8\"" {  } { { "uk101_41kRAM.vhd" "u8" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DisplayRam:u8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DisplayRam:u8\|altsyncram:altsyncram_component\"" {  } { { "DisplayRam.vhd" "altsyncram_component" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/DisplayRam.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayRam:u8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DisplayRam:u8\|altsyncram:altsyncram_component\"" {  } { { "DisplayRam.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/DisplayRam.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayRam:u8\|altsyncram:altsyncram_component " "Instantiated megafunction \"DisplayRam:u8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130879 ""}  } { { "DisplayRam.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/DisplayRam.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492447130879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi52 " "Found entity 1: altsyncram_qi52" {  } { { "db/altsyncram_qi52.tdf" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/db/altsyncram_qi52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492447130942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492447130942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qi52 DisplayRam:u8\|altsyncram:altsyncram_component\|altsyncram_qi52:auto_generated " "Elaborating entity \"altsyncram_qi52\" for hierarchy \"DisplayRam:u8\|altsyncram:altsyncram_component\|altsyncram_qi52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OUT_LATCH OUT_LATCH:latchIO0 " "Elaborating entity \"OUT_LATCH\" for hierarchy \"OUT_LATCH:latchIO0\"" {  } { { "uk101_41kRAM.vhd" "latchIO0" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UK101keyboard UK101keyboard:u9 " "Elaborating entity \"UK101keyboard\" for hierarchy \"UK101keyboard:u9\"" {  } { { "uk101_41kRAM.vhd" "u9" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyb_error UK101keyboard.vhd(83) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(83): object \"keyb_error\" assigned a value but never read" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extended UK101keyboard.vhd(89) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(89): object \"extended\" assigned a value but never read" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shiftPressed UK101keyboard.vhd(90) " "Verilog HDL or VHDL warning at UK101keyboard.vhd(90): object \"shiftPressed\" assigned a value but never read" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "keys UK101keyboard.vhd(122) " "VHDL Process Statement warning at UK101keyboard.vhd(122): inferring latch(es) for signal or variable \"keys\", which holds its previous value in one or more paths through the process" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[3\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[3\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[4\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[4\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[5\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[5\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[0\]\[7\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[0\]\[7\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[1\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[1\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130956 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[2\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[2\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[3\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[3\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[4\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[4\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[5\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[1\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[5\]\[1\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[5\]\[2\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[5\]\[2\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[6\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[6\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keys\[7\]\[0\] UK101keyboard.vhd(122) " "Inferred latch for \"keys\[7\]\[0\]\" at UK101keyboard.vhd(122)" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492447130957 "|uk101|UK101keyboard:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_intf UK101keyboard:u9\|ps2_intf:ps2 " "Elaborating entity \"ps2_intf\" for hierarchy \"UK101keyboard:u9\|ps2_intf:ps2\"" {  } { { "../Components/PS2KB/UK101keyboard.vhd" "ps2" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492447130959 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux75 " "Found clock multiplexer T65:u1\|Mux75" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux75"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[1\] " "Found clock multiplexer T65:u1\|PCAdder\[1\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|PCAdder[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|T65_MCode:mcode\|Mux124 " "Found clock multiplexer T65:u1\|T65_MCode:mcode\|Mux124" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65_MCode.vhd" 206 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|T65_MCode:mcode|Mux124"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|T65_MCode:mcode\|Mux74 " "Found clock multiplexer T65:u1\|T65_MCode:mcode\|Mux74" {  } { { "../Components/M6502/T65_MCode.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65_MCode.vhd" 681 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|T65_MCode:mcode|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux74 " "Found clock multiplexer T65:u1\|Mux74" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux74"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[2\] " "Found clock multiplexer T65:u1\|PCAdder\[2\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|PCAdder[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux73 " "Found clock multiplexer T65:u1\|Mux73" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux73"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[3\] " "Found clock multiplexer T65:u1\|PCAdder\[3\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|PCAdder[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux72 " "Found clock multiplexer T65:u1\|Mux72" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux72"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[4\] " "Found clock multiplexer T65:u1\|PCAdder\[4\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|PCAdder[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux71 " "Found clock multiplexer T65:u1\|Mux71" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux71"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[5\] " "Found clock multiplexer T65:u1\|PCAdder\[5\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|PCAdder[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux70 " "Found clock multiplexer T65:u1\|Mux70" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux70"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[6\] " "Found clock multiplexer T65:u1\|PCAdder\[6\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|PCAdder[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux69 " "Found clock multiplexer T65:u1\|Mux69" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux69"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|PCAdder\[7\] " "Found clock multiplexer T65:u1\|PCAdder\[7\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|PCAdder[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux68 " "Found clock multiplexer T65:u1\|Mux68" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux68"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux67 " "Found clock multiplexer T65:u1\|Mux67" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux67"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux66 " "Found clock multiplexer T65:u1\|Mux66" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux66"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux65 " "Found clock multiplexer T65:u1\|Mux65" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux65"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux64 " "Found clock multiplexer T65:u1\|Mux64" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux64"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux63 " "Found clock multiplexer T65:u1\|Mux63" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux63"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux62 " "Found clock multiplexer T65:u1\|Mux62" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux62"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "T65:u1\|Mux61 " "Found clock multiplexer T65:u1\|Mux61" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 506 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1492447131156 "|uk101|T65:u1|Mux61"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1492447131156 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:u5\|rxBuffer " "RAM logic \"bufferedUART:u5\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../Components/UART/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/UART/bufferedUART.vhd" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1492447131978 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1492447131978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[2\] " "Latch kbRowSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[10\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[10\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492447137810 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492447137810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[3\] " "Latch kbRowSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[11\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[11\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492447137810 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492447137810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[4\] " "Latch kbRowSel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[12\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[12\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492447137810 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492447137810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[5\] " "Latch kbRowSel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[13\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[13\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492447137810 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492447137810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[6\] " "Latch kbRowSel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[14\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[14\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492447137810 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492447137810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "kbRowSel\[7\] " "Latch kbRowSel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA T65:u1\|PC\[15\] " "Ports D and ENA on the latch are fed by the same signal T65:u1\|PC\[15\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 234 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492447137810 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 246 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492447137810 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 530 -1 0 } } { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 234 -1 0 } } { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 121 -1 0 } } { "../Components/PS2KB/UK101keyboard.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/UK101keyboard.vhd" 124 -1 0 } } { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/ps2_intf.vhd" 69 -1 0 } } { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/ps2_intf.vhd" 68 -1 0 } } { "../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/PS2KB/ps2_intf.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492447137827 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492447137828 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] VCC " "Pin \"sramAddress\[16\]\" is stuck at VCC" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[0\] GND " "Pin \"ledOut8\[0\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[1\] GND " "Pin \"ledOut8\[1\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[2\] GND " "Pin \"ledOut8\[2\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[3\] GND " "Pin \"ledOut8\[3\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[4\] GND " "Pin \"ledOut8\[4\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[5\] GND " "Pin \"ledOut8\[5\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[6\] GND " "Pin \"ledOut8\[6\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledOut8\[7\] GND " "Pin \"ledOut8\[7\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|ledOut8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[0\] GND " "Pin \"J6IO8\[0\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[1\] GND " "Pin \"J6IO8\[1\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[2\] GND " "Pin \"J6IO8\[2\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[3\] GND " "Pin \"J6IO8\[3\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[4\] GND " "Pin \"J6IO8\[4\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[5\] GND " "Pin \"J6IO8\[5\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[6\] GND " "Pin \"J6IO8\[6\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6IO8\[7\] GND " "Pin \"J6IO8\[7\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J6IO8[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[0\] GND " "Pin \"J8IO8\[0\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[1\] GND " "Pin \"J8IO8\[1\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[2\] GND " "Pin \"J8IO8\[2\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[3\] GND " "Pin \"J8IO8\[3\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[4\] GND " "Pin \"J8IO8\[4\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[5\] GND " "Pin \"J8IO8\[5\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[6\] GND " "Pin \"J8IO8\[6\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "J8IO8\[7\] GND " "Pin \"J8IO8\[7\]\" is stuck at GND" {  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492447140582 "|uk101|J8IO8[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492447140582 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492447171676 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492447172038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492447172038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4354 " "Implemented 4354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492447172321 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492447172321 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1492447172321 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4268 " "Implemented 4268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492447172321 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1492447172321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492447172321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492447172354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 12:39:32 2017 " "Processing ended: Mon Apr 17 12:39:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492447172354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492447172354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492447172354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492447172354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492447173669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492447173670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 12:39:33 2017 " "Processing started: Mon Apr 17 12:39:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492447173670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492447173670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uk101_41kRAM -c uk101_41kRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492447173671 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492447173762 ""}
{ "Info" "0" "" "Project  = uk101_41kRAM" {  } {  } 0 0 "Project  = uk101_41kRAM" 0 0 "Fitter" 0 0 1492447173763 ""}
{ "Info" "0" "" "Revision = uk101_41kRAM" {  } {  } 0 0 "Revision = uk101_41kRAM" 0 0 "Fitter" 0 0 1492447173763 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1492447174034 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uk101_41kRAM EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uk101_41kRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492447174070 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492447174093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492447174093 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492447174188 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1492447174198 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492447174391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492447174391 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492447174391 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492447174391 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 5646 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492447174396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 5647 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492447174396 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 5648 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492447174396 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492447174396 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1492447174400 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 62 " "No exact pin location assignment(s) for 7 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[1\] " "Pin ledOut8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledOut8[1] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledOut8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492447174522 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[2\] " "Pin ledOut8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledOut8[2] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledOut8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492447174522 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[3\] " "Pin ledOut8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledOut8[3] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledOut8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492447174522 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[4\] " "Pin ledOut8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledOut8[4] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledOut8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492447174522 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[5\] " "Pin ledOut8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledOut8[5] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledOut8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492447174522 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[6\] " "Pin ledOut8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledOut8[6] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledOut8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492447174522 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledOut8\[7\] " "Pin ledOut8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ledOut8[7] } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ledOut8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1492447174522 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1492447174522 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1492447174918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uk101_41kRAM.sdc " "Synopsys Design Constraints File file not found: 'uk101_41kRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1492447174922 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492447174923 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1492447174966 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492447175203 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492447175203 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "serialClock  " "Automatically promoted node serialClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 68 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { serialClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492447175204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuClock  " "Automatically promoted node cpuClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[0\] " "Destination node T65:u1\|MCycle\[0\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[1\] " "Destination node T65:u1\|MCycle\[1\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|MCycle\[2\] " "Destination node T65:u1\|MCycle\[2\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 530 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|MCycle[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[0\] " "Destination node T65:u1\|DL\[0\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[1\] " "Destination node T65:u1\|DL\[1\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[2\] " "Destination node T65:u1\|DL\[2\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[3\] " "Destination node T65:u1\|DL\[3\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 642 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[4\] " "Destination node T65:u1\|DL\[4\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[5\] " "Destination node T65:u1\|DL\[5\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T65:u1\|DL\[6\] " "Destination node T65:u1\|DL\[6\]" {  } { { "../Components/M6502/T65.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/M6502/T65.vhd" 420 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T65:u1|DL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175204 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1492447175204 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1492447175204 ""}  } { { "uk101_41kRAM.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/uk101_41kRAM.vhd" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492447175204 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb  " "Automatically promoted node comb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492447175205 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492447175205 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~5  " "Automatically promoted node comb~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492447175206 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|reset " "Destination node bufferedUART:u5\|reset" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/UART/bufferedUART.vhd" 56 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175206 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|rxInPointer\[0\]~19 " "Destination node bufferedUART:u5\|rxInPointer\[0\]~19" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/UART/bufferedUART.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|rxInPointer[0]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 3658 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175206 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|txBuffer\[0\]~0 " "Destination node bufferedUART:u5\|txBuffer\[0\]~0" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/UART/bufferedUART.vhd" 183 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|txBuffer[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 4845 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175206 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bufferedUART:u5\|rxCurrentByteBuffer\[0\]~1 " "Destination node bufferedUART:u5\|rxCurrentByteBuffer\[0\]~1" {  } { { "../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/Components/UART/bufferedUART.vhd" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bufferedUART:u5|rxCurrentByteBuffer[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 5091 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492447175206 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1492447175206 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 5207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492447175206 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "process_1~0  " "Automatically promoted node process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492447175207 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 0 { 0 ""} 0 4419 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492447175207 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492447175600 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492447175603 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492447175604 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492447175608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492447175611 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492447175614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492447175614 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492447175620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492447175799 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492447175803 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492447175803 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1492447175809 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1492447175809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1492447175809 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 7 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492447175810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 23 0 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492447175810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 14 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492447175810 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1492447175810 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1492447175810 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1492447175810 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492447175869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492447176533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492447178990 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492447179020 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492447188500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492447188501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492447189075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492447193902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492447193902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492447204944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492447204946 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492447204946 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.96 " "Total time spent on timing analysis during the Fitter is 3.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1492447205064 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492447205075 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "57 " "Found 57 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[0\] 0 " "Pin \"sramData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[1\] 0 " "Pin \"sramData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[2\] 0 " "Pin \"sramData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[3\] 0 " "Pin \"sramData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[4\] 0 " "Pin \"sramData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[5\] 0 " "Pin \"sramData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[6\] 0 " "Pin \"sramData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramData\[7\] 0 " "Pin \"sramData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[0\] 0 " "Pin \"sramAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[1\] 0 " "Pin \"sramAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[2\] 0 " "Pin \"sramAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[3\] 0 " "Pin \"sramAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[4\] 0 " "Pin \"sramAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[5\] 0 " "Pin \"sramAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[6\] 0 " "Pin \"sramAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[7\] 0 " "Pin \"sramAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[8\] 0 " "Pin \"sramAddress\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[9\] 0 " "Pin \"sramAddress\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[10\] 0 " "Pin \"sramAddress\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[11\] 0 " "Pin \"sramAddress\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[12\] 0 " "Pin \"sramAddress\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[13\] 0 " "Pin \"sramAddress\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[14\] 0 " "Pin \"sramAddress\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[15\] 0 " "Pin \"sramAddress\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sramAddress\[16\] 0 " "Pin \"sramAddress\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamWE 0 " "Pin \"n_sRamWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamCS 0 " "Pin \"n_sRamCS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "n_sRamOE 0 " "Pin \"n_sRamOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "txd 0 " "Pin \"txd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rts 0 " "Pin \"rts\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "videoSync 0 " "Pin \"videoSync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "video 0 " "Pin \"video\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_LED 0 " "Pin \"reset_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[0\] 0 " "Pin \"ledOut8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[1\] 0 " "Pin \"ledOut8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[2\] 0 " "Pin \"ledOut8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[3\] 0 " "Pin \"ledOut8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[4\] 0 " "Pin \"ledOut8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[5\] 0 " "Pin \"ledOut8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[6\] 0 " "Pin \"ledOut8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledOut8\[7\] 0 " "Pin \"ledOut8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[0\] 0 " "Pin \"J6IO8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[1\] 0 " "Pin \"J6IO8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[2\] 0 " "Pin \"J6IO8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[3\] 0 " "Pin \"J6IO8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[4\] 0 " "Pin \"J6IO8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[5\] 0 " "Pin \"J6IO8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[6\] 0 " "Pin \"J6IO8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J6IO8\[7\] 0 " "Pin \"J6IO8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[0\] 0 " "Pin \"J8IO8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[1\] 0 " "Pin \"J8IO8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[2\] 0 " "Pin \"J8IO8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[3\] 0 " "Pin \"J8IO8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[4\] 0 " "Pin \"J8IO8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[5\] 0 " "Pin \"J8IO8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[6\] 0 " "Pin \"J8IO8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "J8IO8\[7\] 0 " "Pin \"J8IO8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492447205184 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1492447205184 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492447206306 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492447206521 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492447207769 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492447208010 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1492447208067 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/output_files/uk101_41kRAM.fit.smsg " "Generated suppressed messages file C:/Users/DGilliland/Documents/GitHub/MultiComp/uk101_NTSC-PS2-ExtRAM-9600Ser/output_files/uk101_41kRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492447208458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492447209423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 12:40:09 2017 " "Processing ended: Mon Apr 17 12:40:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492447209423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492447209423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492447209423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492447209423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492447210534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492447210534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 12:40:10 2017 " "Processing started: Mon Apr 17 12:40:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492447210534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492447210534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uk101_41kRAM -c uk101_41kRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492447210534 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492447211121 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492447211138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492447211420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 12:40:11 2017 " "Processing ended: Mon Apr 17 12:40:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492447211420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492447211420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492447211420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492447211420 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1492447212023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492447212647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492447212648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 12:40:12 2017 " "Processing started: Mon Apr 17 12:40:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492447212648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492447212648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uk101_41kRAM -c uk101_41kRAM " "Command: quartus_sta uk101_41kRAM -c uk101_41kRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492447212649 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1492447212730 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492447212944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492447212972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492447212972 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1492447213232 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uk101_41kRAM.sdc " "Synopsys Design Constraints File file not found: 'uk101_41kRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1492447213284 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1492447213284 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuClock cpuClock " "create_clock -period 1.000 -name cpuClock cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213299 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213299 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serialClock serialClock " "create_clock -period 1.000 -name serialClock serialClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213299 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213299 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1492447213338 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1492447213348 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492447213427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.007 " "Worst-case setup slack is -23.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.007     -2125.147 cpuClock  " "  -23.007     -2125.147 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.163     -3594.322 serialClock  " "  -13.163     -3594.322 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.076     -1906.176 clk  " "  -10.076     -1906.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447213431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.452 " "Worst-case hold slack is -2.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.452       -19.802 cpuClock  " "   -2.452       -19.802 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk  " "    0.499         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 serialClock  " "    0.499         0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447213456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.725 " "Worst-case recovery slack is -11.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.725      -311.304 serialClock  " "  -11.725      -311.304 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447213461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.293 " "Worst-case removal slack is 2.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.293         0.000 serialClock  " "    2.293         0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447213466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.567 " "Worst-case minimum pulse width slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567     -1644.221 clk  " "   -2.567     -1644.221 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -454.104 serialClock  " "   -0.742      -454.104 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -225.568 cpuClock  " "   -0.742      -225.568 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447213471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447213471 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1492447213895 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1492447213898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492447214106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.678 " "Worst-case setup slack is -6.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.678      -560.356 cpuClock  " "   -6.678      -560.356 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.669      -989.338 serialClock  " "   -3.669      -989.338 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.350      -286.907 clk  " "   -2.350      -286.907 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447214115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.907 " "Worst-case hold slack is -0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907        -8.529 cpuClock  " "   -0.907        -8.529 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420        -0.833 clk  " "   -0.420        -0.833 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158         0.000 serialClock  " "    0.158         0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447214154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.265 " "Worst-case recovery slack is -3.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.265       -86.628 serialClock  " "   -3.265       -86.628 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447214166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.392 " "Worst-case removal slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392         0.000 serialClock  " "    0.392         0.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447214176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000     -1110.348 clk  " "   -2.000     -1110.348 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -306.000 serialClock  " "   -0.500      -306.000 serialClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -152.000 cpuClock  " "   -0.500      -152.000 cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492447214187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492447214187 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1492447214537 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492447214584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492447214585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492447214768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 12:40:14 2017 " "Processing ended: Mon Apr 17 12:40:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492447214768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492447214768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492447214768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492447214768 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492447215444 ""}
