

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9'
================================================================
* Date:           Wed Nov 13 12:41:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       lab1sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_8_VITIS_LOOP_43_9  |      129|      129|         3|          1|          1|   128|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln42_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln42"   --->   Operation 9 'read' 'sext_ln42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln42_cast = sext i62 %sext_ln42_read"   --->   Operation 10 'sext' 'sext_ln42_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 32, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten36"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc105"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i8 %indvar_flatten36" [matmul.cpp:42]   --->   Operation 16 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%icmp_ln42 = icmp_eq  i8 %indvar_flatten36_load, i8 128" [matmul.cpp:42]   --->   Operation 17 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln42 = add i8 %indvar_flatten36_load, i8 1" [matmul.cpp:42]   --->   Operation 18 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc108, void %for.end110.exitStub" [matmul.cpp:42]   --->   Operation 19 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [matmul.cpp:43]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [matmul.cpp:42]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.63ns)   --->   "%icmp_ln43 = icmp_eq  i5 %j_load, i5 16" [matmul.cpp:43]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i5 0, i5 %j_load" [matmul.cpp:42]   --->   Operation 23 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln42_1 = add i4 %i_load, i4 1" [matmul.cpp:42]   --->   Operation 24 'add' 'add_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.35ns)   --->   "%select_ln42_1 = select i1 %icmp_ln43, i4 %add_ln42_1, i4 %i_load" [matmul.cpp:42]   --->   Operation 25 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %select_ln42_1" [matmul.cpp:42]   --->   Operation 26 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_mid4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln42, i4 0" [matmul.cpp:42]   --->   Operation 27 'bitconcatenate' 'p_mid4' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_3_cast = zext i5 %select_ln42" [matmul.cpp:42]   --->   Operation 28 'zext' 'j_3_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln44 = add i7 %j_3_cast, i7 %p_mid4" [matmul.cpp:44]   --->   Operation 29 'add' 'add_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %add_ln44" [matmul.cpp:44]   --->   Operation 30 'zext' 'zext_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i18 %C_V, i64 0, i64 %zext_ln44" [matmul.cpp:44]   --->   Operation 31 'getelementptr' 'C_V_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.60ns)   --->   "%C_V_load = load i7 %C_V_addr" [matmul.cpp:44]   --->   Operation 32 'load' 'C_V_load' <Predicate = (!icmp_ln42)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%add_ln43 = add i5 %select_ln42, i5 1" [matmul.cpp:43]   --->   Operation 33 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln43 = store i8 %add_ln42, i8 %indvar_flatten36" [matmul.cpp:43]   --->   Operation 34 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln43 = store i4 %select_ln42_1, i4 %i" [matmul.cpp:43]   --->   Operation 35 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln43 = store i5 %add_ln43, i5 %j" [matmul.cpp:43]   --->   Operation 36 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln42_cast" [matmul.cpp:42]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.60ns)   --->   "%C_V_load = load i7 %C_V_addr" [matmul.cpp:44]   --->   Operation 40 'load' 'C_V_load' <Predicate = (!icmp_ln42)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 128> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_8_VITIS_LOOP_43_9_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [matmul.cpp:43]   --->   Operation 44 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i18 %C_V_load" [matmul.cpp:44]   --->   Operation 45 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln44_1, i4 15" [matmul.cpp:44]   --->   Operation 46 'write' 'write_ln44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc105" [matmul.cpp:43]   --->   Operation 47 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.36ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', matmul.cpp:42) on local variable 'i' [24]  (0 ns)
	'add' operation ('add_ln42_1', matmul.cpp:42) [29]  (0.708 ns)
	'select' operation ('select_ln42_1', matmul.cpp:42) [30]  (0.351 ns)
	'add' operation ('add_ln44', matmul.cpp:44) [36]  (0.706 ns)
	'getelementptr' operation ('C_V_addr', matmul.cpp:44) [38]  (0 ns)
	'load' operation ('C_V_load', matmul.cpp:44) on array 'C_V' [39]  (0.6 ns)

 <State 2>: 0.6ns
The critical path consists of the following:
	'load' operation ('C_V_load', matmul.cpp:44) on array 'C_V' [39]  (0.6 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln44', matmul.cpp:44) on port 'gmem' (matmul.cpp:44) [41]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
