INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week2/N01_logic_gate/N01_logic_gate.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week2/N01_logic_gate/N01_logic_gate.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git/ECE_exp2/week2/N01_logic_gate/N01_logic_gate.srcs/sim_1/new/FA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_tb
