//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Mon Nov  9 07:12:33 2015 (1447053153)
// Driver 340.96
//

.version 3.0
.target sm_10, texmode_independent
.address_size 32


.entry run(
	.param .u32 .ptr .global .align 4 run_param_0,
	.param .u32 .ptr .global .align 4 run_param_1,
	.param .u32 .ptr .global .align 4 run_param_2,
	.param .u32 .ptr .global .align 4 run_param_3,
	.param .u32 run_param_4
)
{
	.reg .f32 	%f<7>;
	.reg .s32 	%r<16>;


	ld.param.u32 	%r5, [run_param_0];
	ld.param.u32 	%r6, [run_param_1];
	ld.param.u32 	%r7, [run_param_2];
	ld.param.u32 	%r8, [run_param_3];
	// inline asm
	mov.u32 	%r1, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r2, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r3, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r4, %tid.x;
	// inline asm
	add.s32 	%r9, %r4, %r1;
	mad.lo.s32 	%r10, %r3, %r2, %r9;
	shl.b32 	%r11, %r10, 2;
	add.s32 	%r12, %r6, %r11;
	add.s32 	%r13, %r7, %r11;
	ld.global.f32 	%f1, [%r13];
	ld.global.f32 	%f2, [%r12];
	add.f32 	%f3, %f2, %f1;
	add.s32 	%r14, %r8, %r11;
	ld.global.f32 	%f4, [%r14];
	add.f32 	%f5, %f3, %f4;
	add.f32 	%f6, %f5, 0f41200000;
	add.s32 	%r15, %r5, %r11;
	st.global.f32 	[%r15], %f6;
	ret;
}


