<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1092" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1092{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_1092{left:80px;bottom:51px;letter-spacing:0.12px;}
#t3_1092{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_1092{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_1092{left:145px;bottom:879px;letter-spacing:-0.16px;}
#t6_1092{left:232px;bottom:879px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_1092{left:232px;bottom:864px;}
#t8_1092{left:325px;bottom:863px;letter-spacing:-0.13px;word-spacing:-0.56px;}
#t9_1092{left:232px;bottom:846px;letter-spacing:-0.12px;word-spacing:0.03px;}
#ta_1092{left:305px;bottom:846px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tb_1092{left:145px;bottom:817px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tc_1092{left:232px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.04px;}
#td_1092{left:232px;bottom:800px;letter-spacing:-0.13px;word-spacing:0.02px;}
#te_1092{left:407px;bottom:800px;letter-spacing:-0.17px;word-spacing:0.07px;}
#tf_1092{left:232px;bottom:783px;letter-spacing:-0.09px;}
#tg_1092{left:258px;bottom:783px;}
#th_1092{left:145px;bottom:740px;letter-spacing:0.1px;word-spacing:0.03px;}
#ti_1092{left:145px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_1092{left:145px;bottom:684px;}
#tk_1092{left:182px;bottom:684px;letter-spacing:-0.12px;}
#tl_1092{left:182px;bottom:667px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tm_1092{left:182px;bottom:650px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tn_1092{left:182px;bottom:633px;letter-spacing:-0.13px;word-spacing:0.04px;}
#to_1092{left:383px;bottom:635px;letter-spacing:-0.01px;}
#tp_1092{left:476px;bottom:633px;letter-spacing:-0.17px;}
#tq_1092{left:145px;bottom:604px;}
#tr_1092{left:182px;bottom:604px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_1092{left:145px;bottom:577px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tt_1092{left:145px;bottom:548px;}
#tu_1092{left:182px;bottom:548px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tv_1092{left:182px;bottom:531px;letter-spacing:-0.21px;word-spacing:0.13px;}
#tw_1092{left:286px;bottom:532px;letter-spacing:-0.01px;}
#tx_1092{left:379px;bottom:531px;letter-spacing:-0.13px;word-spacing:0.02px;}
#ty_1092{left:145px;bottom:502px;}
#tz_1092{left:182px;bottom:502px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_1092{left:145px;bottom:473px;}
#t11_1092{left:182px;bottom:473px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t12_1092{left:145px;bottom:445px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t13_1092{left:145px;bottom:429px;letter-spacing:-0.13px;word-spacing:-0.31px;}
#t14_1092{left:145px;bottom:412px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t15_1092{left:145px;bottom:395px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#t16_1092{left:145px;bottom:378px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t17_1092{left:145px;bottom:361px;letter-spacing:-0.13px;}
#t18_1092{left:145px;bottom:334px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t19_1092{left:145px;bottom:317px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1a_1092{left:145px;bottom:300px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1b_1092{left:145px;bottom:284px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1c_1092{left:145px;bottom:267px;letter-spacing:-0.12px;word-spacing:-0.94px;}
#t1d_1092{left:145px;bottom:250px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t1e_1092{left:211px;bottom:251px;letter-spacing:-0.01px;}
#t1f_1092{left:304px;bottom:250px;letter-spacing:-0.18px;word-spacing:0.13px;}

.s1_1092{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_1092{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_1092{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.s4_1092{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_1092{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_1092{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s7_1092{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1092" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1092Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1092" style="-webkit-user-select: none;"><object width="825" height="990" data="1092/1092.svg" type="image/svg+xml" id="pdf1092" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1092" class="t s1_1092">Debug Events and Exceptions </span>
<span id="t2_1092" class="t s2_1092">D2-12 </span><span id="t3_1092" class="t s1_1092">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_1092" class="t s2_1092">ARM DDI 0100I </span>
<span id="t5_1092" class="t s3_1092">Undefined </span><span id="t6_1092" class="t s4_1092">Executing an Undefined instruction while in Jazelle and Debug state results in </span>
<span id="t7_1092" class="t s5_1092">UNPREDICTABLE </span><span id="t8_1092" class="t s4_1092">behavior. If the processor is in ARM or Thumb state, the exception is take, </span>
<span id="t9_1092" class="t s4_1092">as defined in </span><span id="ta_1092" class="t s6_1092">Taking an Undefined or Data Abort exception in Debug state </span>
<span id="tb_1092" class="t s3_1092">Data Aborts </span><span id="tc_1092" class="t s4_1092">When a memory abort is signaled by the memory system in Debug state, a Data Abort </span>
<span id="td_1092" class="t s4_1092">exception is taken as defined in </span><span id="te_1092" class="t s6_1092">Taking an Undefined or Data Abort exception in Debug </span>
<span id="tf_1092" class="t s6_1092">state</span><span id="tg_1092" class="t s4_1092">. </span>
<span id="th_1092" class="t s7_1092">Taking an Undefined or Data Abort exception in Debug state </span>
<span id="ti_1092" class="t s4_1092">When an exception is taken while in Debug state, the behavior of the processor must be as follows: </span>
<span id="tj_1092" class="t s4_1092">• </span><span id="tk_1092" class="t s4_1092">The PC, CPSR, SPSR_&lt;exception_mode&gt; are set in the same way as in a normal processor state </span>
<span id="tl_1092" class="t s4_1092">exception entry. If the exception is an imprecise data abort, and the PC has not yet been written, </span>
<span id="tm_1092" class="t s4_1092">R14_abt is set as per a normal processor state exception entry. In all other cases, </span>
<span id="tn_1092" class="t s4_1092">R14_&lt;exception_mode&gt; is set to an </span><span id="to_1092" class="t s5_1092">UNPREDICTABLE </span><span id="tp_1092" class="t s4_1092">value. </span>
<span id="tq_1092" class="t s4_1092">• </span><span id="tr_1092" class="t s4_1092">The processor remains in Debug state, and does not prefetch the exception vector. </span>
<span id="ts_1092" class="t s4_1092">In addition, if the exception is a Data Abort: </span>
<span id="tt_1092" class="t s4_1092">• </span><span id="tu_1092" class="t s4_1092">The DFSR and FAR are set in the same way as in a normal processor state exception entry. The </span>
<span id="tv_1092" class="t s4_1092">WFAR is set to an </span><span id="tw_1092" class="t s5_1092">UNPREDICTABLE </span><span id="tx_1092" class="t s4_1092">value. The IFSR is not modified. </span>
<span id="ty_1092" class="t s4_1092">• </span><span id="tz_1092" class="t s4_1092">The DSCR[6] Sticky Precise Abort bit, or the DSCR[7] Sticky Imprecise Abort bit is set. </span>
<span id="t10_1092" class="t s4_1092">• </span><span id="t11_1092" class="t s4_1092">The DSCR[5:2] Method of Entry bits are set to D-side abort occurred (b0110). </span>
<span id="t12_1092" class="t s4_1092">Some Data Aborts are imprecise, and therefore a memory error might occur after entry to Debug state that </span>
<span id="t13_1092" class="t s4_1092">was caused by the software being debugged, and not as a result of the actions of the external debugger. The </span>
<span id="t14_1092" class="t s4_1092">external debugger must therefore issue a Data Synchronization Barrier instruction before inspecting the </span>
<span id="t15_1092" class="t s4_1092">state of the processor. Any such memory errors will then trigger an imprecise abort in Debug state, and the </span>
<span id="t16_1092" class="t s4_1092">processor state subsequently read by the debugger will reflect that. On exit from Debug state, the software </span>
<span id="t17_1092" class="t s4_1092">will resume execution at the appropriate Data Abort vector. </span>
<span id="t18_1092" class="t s4_1092">Care must be taken when processing a Debug event that occurred when the processor was executing an </span>
<span id="t19_1092" class="t s4_1092">exception handler. The debugger must save the values of SPSR_und and R14_und before performing an </span>
<span id="t1a_1092" class="t s4_1092">operation that might result in an Undefined exception being taken in Debug state. The debugger must also </span>
<span id="t1b_1092" class="t s4_1092">save the values of SPSR_abt and R14_abt, and of the DFSR, FAR and WFAR registers before performing </span>
<span id="t1c_1092" class="t s4_1092">an operation that might cause a Data Abort when in Debug state. Otherwise, the values might be overwritten, </span>
<span id="t1d_1092" class="t s4_1092">resulting in </span><span id="t1e_1092" class="t s5_1092">UNPREDICTABLE </span><span id="t1f_1092" class="t s4_1092">software behavior. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
