<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::RegisterClassInfo Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1RegisterClassInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RegisterClassInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aca57db822114896c26a7d8710ca23d96"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#aca57db822114896c26a7d8710ca23d96">RegisterClassInfo</a> ()</td></tr>
<tr class="separator:aca57db822114896c26a7d8710ca23d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac892fad5c3d0080c8cca7557659668d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#ac892fad5c3d0080c8cca7557659668d5">runOnMachineFunction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</td></tr>
<tr class="separator:ac892fad5c3d0080c8cca7557659668d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfc4245cdfdcb5f094eaf31596f312d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a4dfc4245cdfdcb5f094eaf31596f312d">getNumAllocatableRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a4dfc4245cdfdcb5f094eaf31596f312d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3812bd10f638bd6a46451e9e82bf1ca8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a3812bd10f638bd6a46451e9e82bf1ca8">getOrder</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a3812bd10f638bd6a46451e9e82bf1ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5648639e491f98807eb7723e2f4c263f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a5648639e491f98807eb7723e2f4c263f">isProperSubClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a5648639e491f98807eb7723e2f4c263f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44d132b1d1fb97a5e878090149fa88d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a44d132b1d1fb97a5e878090149fa88d0">getLastCalleeSavedAlias</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a44d132b1d1fb97a5e878090149fa88d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa697e8aadc93b1afd213306458149875"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#aa697e8aadc93b1afd213306458149875">getMinCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:aa697e8aadc93b1afd213306458149875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6678b97fb0690ea929a5820ddf7775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a0e6678b97fb0690ea929a5820ddf7775">getLastCostChange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="separator:a0e6678b97fb0690ea929a5820ddf7775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ac0ae59d10e7b19c2f57fe6ff52d74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#a25ac0ae59d10e7b19c2f57fe6ff52d74">getRegPressureSetLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a25ac0ae59d10e7b19c2f57fe6ff52d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ac9298f185d863cc9f87b54f150763996"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterClassInfo.html#ac9298f185d863cc9f87b54f150763996">computePSetLimit</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:ac9298f185d863cc9f87b54f150763996"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00026">26</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aca57db822114896c26a7d8710ca23d96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RegisterClassInfo::RegisterClassInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00032">32</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ac9298f185d863cc9f87b54f150763996"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> RegisterClassInfo::computePSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This is not accurate because two overlapping register sets may have some nonoverlapping reserved registers. However, computing the allocation order for all register classes would be too expensive. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00155">155</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

<p>References <a class="el" href="RegisterClassInfo_8h_source.html#l00086">getNumAllocatableRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00063">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a8705cbdb90fa57e99be882bf39c2983f">llvm::TargetRegisterInfo::getRegClassPressureSets()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a55dc7cf067f4fdc07a902ca0f3e3a87d">llvm::TargetRegisterInfo::getRegClassWeight()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a399ed64cd4e9f067fd17ced884e15894">llvm::TargetRegisterInfo::getRegPressureSetLimit()</a>, <a class="el" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00578">llvm::TargetRegisterInfo::regclass_begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00579">llvm::TargetRegisterInfo::regclass_end()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00213">llvm::RegClassWeight::RegWeight</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00214">llvm::RegClassWeight::WeightLimit</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8h_source.html#l00134">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a44d132b1d1fb97a5e878090149fa88d0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getLastCalleeSavedAlias </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getLastCalleeSavedAlias - Returns the last callee saved register that overlaps PhysReg, or 0 if Reg doesn't overlap a CSR. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00109">109</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

</div>
</div>
<a class="anchor" id="a0e6678b97fb0690ea929a5820ddf7775"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getLastCostChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the position of the last cost change in getOrder(RC).</p>
<p>All registers in getOrder(RC).slice(getLastCostChange(RC)) will have the same cost according to TRI-&gt;getCostPerUse(). </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00127">127</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa697e8aadc93b1afd213306458149875"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getMinCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the minimum register cost in RC's allocation order. This is the smallest value returned by TRI-&gt;getCostPerUse(Reg) for all the registers in getOrder(RC). </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00119">119</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dfc4245cdfdcb5f094eaf31596f312d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getNumAllocatableRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current function. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00086">86</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterClassInfo_8cpp_source.html#l00155">computePSetLimit()</a>, <a class="el" href="RegAllocGreedy_8cpp_source.html#l01517">getNumAllocatableRegsForConstraints()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02381">llvm::GenericScheduler::initPolicy()</a>.</p>

</div>
</div>
<a class="anchor" id="a3812bd10f638bd6a46451e9e82bf1ca8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;<a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>&gt; llvm::RegisterClassInfo::getOrder </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getOrder - Returns the preferred allocation order for RC. The order contains no reserved registers, and registers that alias callee saved registers come last. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00093">93</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00083">llvm::RegAllocBase::allocatePhysRegs()</a>, and <a class="el" href="AllocationOrder_8cpp_source.html#l00030">llvm::AllocationOrder::AllocationOrder()</a>.</p>

</div>
</div>
<a class="anchor" id="a25ac0ae59d10e7b19c2f57fe6ff52d74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::RegisterClassInfo::getRegPressureSetLimit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the register unit limit for the given pressure set index.</p>
<p><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> adjusts this limit for reserved registers. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00134">134</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

<p>References <a class="el" href="RegisterClassInfo_8cpp_source.html#l00155">computePSetLimit()</a>.</p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00622">computeExcessPressureDelta()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00823">llvm::RegPressureTracker::getUpwardPressureDelta()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00857">llvm::ScheduleDAGMILive::initRegPressure()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00918">llvm::ScheduleDAGMILive::updateScheduledPressure()</a>.</p>

</div>
</div>
<a class="anchor" id="a5648639e491f98807eb7723e2f4c263f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::RegisterClassInfo::isProperSubClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isProperSubClass - Returns true if RC has a legal super-class with more allocatable registers.</p>
<p>Register classes like GR32_NOSP are not proper sub-classes because esp is not allocatable. Similarly, tGPR is not a proper sub-class in Thumb mode because the GPR super-class is not legal. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8h_source.html#l00103">103</a> of file <a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac892fad5c3d0080c8cca7557659668d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterClassInfo::runOnMachineFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>runOnFunction - Prepare to answer questions about MF. This must be called before any other methods are used. </p>

<p>Definition at line <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">35</a> of file <a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="SmallVector_8h_source.html#l00410">llvm::SmallVectorImpl&lt; T &gt;::clear()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#add3947e64306253bb7c9775206fb2dd7">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00581">llvm::TargetRegisterInfo::getNumRegClasses()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a0f68bd50142729a84434a02436bb7b46">llvm::TargetRegisterInfo::getNumRegPressureSets()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00181">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00080">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00719">llvm::MachineRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="SmallVector_8h_source.html#l00415">llvm::SmallVectorImpl&lt; T &gt;::resize()</a>, and <a class="el" href="BitVector_8h_source.html#l00115">llvm::BitVector::size()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00056">llvm::RegAllocBase::init()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="RegisterClassInfo_8h_source.html">RegisterClassInfo.h</a></li>
<li><a class="el" href="RegisterClassInfo_8cpp_source.html">RegisterClassInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:08:47 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
