<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml psr_ddc_150M_top_preroute.twx
psr_ddc_150M_top_map.ncd -o psr_ddc_150M_top_preroute.twr psr_ddc_150M_top.pcf
-ucf
/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M_V1.5_M/constraints/rgmii_example_design.ucf
-ucf /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M_V1.5_M/constraints/fpga.ucf
-ucf
/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M_V1.5_M/constraints/ADC_Interface.ucf

</twCmdLine><twDesign>psr_ddc_150M_top_map.ncd</twDesign><twDesignPath>psr_ddc_150M_top_map.ncd</twDesignPath><twPCF>psr_ddc_150M_top.pcf</twPCF><twPcfPath>psr_ddc_150M_top.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2013-10-13, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2802 - Read 171 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twWarn anchorID="3">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twWarn anchorID="4">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_CLK_CLK_30M_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn anchorID="5">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_CLK_30M_CLK_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="6">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="7">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="8">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="9">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="10">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_v6_emac_gmii_core_clk_in = PERIOD &quot;clk_in&quot; 50 ns HIGH 50 % INPUT_JITTER 50 ps;" ScopeName="">TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%         INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%
        INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="3.572" period="5.000" constraintValue="5.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT2" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT2" locationPin="MMCM_ADV_X0Y11.CLKOUT2" clockNet="U12/clock_generator/clkout2"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="6.572" period="8.000" constraintValue="8.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT0" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT0" locationPin="MMCM_ADV_X0Y11.CLKOUT0" clockNet="U12/clock_generator/clkout0"/><twPinLimit anchorID="15" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="8.572" period="10.000" constraintValue="10.000" deviceLimit="1.428" freqLimit="700.280" physResource="U12/clock_generator/mmcm_adv_inst/CLKOUT1" logResource="U12/clock_generator/mmcm_adv_inst/CLKOUT1" locationPin="MMCM_ADV_X0Y11.CLKOUT1" clockNet="U12/clock_generator/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_v6_emac_v2_3_clk_ref_gtx = PERIOD &quot;v6_emac_v2_3_clk_ref_gtx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_ref_gtx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_ref_gtx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X8Y58.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="19" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X7Y58.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="20" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X6Y55.CLKBWRCLK" clockNet="U12/gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_v6_emac_v2_3_clk_phy_tx = PERIOD &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>5941</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1221</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.546</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (OLOGIC_X0Y86.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.727</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twTotPathDel>3.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X51Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.208</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>3.238</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.727</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twTotPathDel>3.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X51Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.208</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y86.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>2.208</twRouteDel><twTotDel>3.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i (SLICE_X67Y100.AX), 5 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.845</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twDest><twTotPathDel>3.120</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X114Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X114Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.446</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1238_6974</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.063</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_tx_er_int</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twBEL></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>2.509</twRouteDel><twTotDel>3.120</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.152</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twDest><twTotPathDel>2.813</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X118Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X118Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y100.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.140</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1238_6974</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.063</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_tx_er_int</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>2.203</twRouteDel><twTotDel>2.813</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.817</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twDest><twTotPathDel>2.148</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X93Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X93Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X93Y100.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.526</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X93Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1238_6974</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y100.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.063</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_tx_er_int</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y100.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.036</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i</twBEL></twPathDel><twLogDel>0.559</twLogDel><twRouteDel>1.589</twRouteDel><twTotDel>2.148</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out (OLOGIC_X0Y91.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.971</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twDest><twTotPathDel>2.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X51Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.964</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y91.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.964</twRouteDel><twTotDel>2.994</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="4.000">U12/tx_mac_aclk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.971</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twDest><twTotPathDel>2.994</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X51Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y91.SR</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.964</twDelInfo><twComp>U12/tx_reset</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y91.CLK</twSite><twDelType>Tosrck</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out</twBEL></twPathDel><twLogDel>1.030</twLogDel><twRouteDel>1.964</twRouteDel><twTotDel>2.994</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5 (SLICE_X126Y112.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.231</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_6</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5</twDest><twTotPathDel>0.231</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_6</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X126Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X126Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/tx_statistics_vector&lt;8&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X126Y112.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.193</twDelInfo><twComp>U12/tx_statistics_vector&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X126Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>U12/tx_statistics_vector&lt;8&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut3170_7066</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.193</twRouteDel><twTotDel>0.231</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg (SLICE_X122Y113.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.248</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg_4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg</twDest><twTotPathDel>0.248</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg_4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X124Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X124Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg&lt;21&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X122Y113.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.246</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X122Y113.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.113</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_30</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg</twBEL></twPathDel><twLogDel>0.002</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>0.8</twPctLog><twPctRoute>99.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2 (SLICE_X92Y104.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2</twDest><twTotPathDel>0.254</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X93Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y104.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.245</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X92Y104.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>3.5</twPctLog><twPctRoute>96.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X8Y58.WRCLK" clockNet="U12/tx_mac_aclk"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X7Y58.WRCLK" clockNet="U12/tx_mac_aclk"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tockper" slack="6.592" period="8.000" constraintValue="8.000" deviceLimit="1.408" freqLimit="710.227" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay&lt;0&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CK" locationPin="OLOGIC_X0Y86.CLK" clockNet="U12/tx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_v6_emac_v2_3_clk_phy_rx = PERIOD &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns HIGH 50 %;" ScopeName="">TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>2661</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1394</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.346</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.654</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>6.447</twTotPathDel><twClkSkew dest = "5.015" src = "2.879">-2.136</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twSrcClk><twPathDel><twSite>ILOGIC_X0Y108.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMACRXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.937</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>4.937</twRouteDel><twTotDel>6.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXD7), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.749</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twSrc><twDest BELType="CPU">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twTotPathDel>6.352</twTotPathDel><twClkSkew dest = "5.015" src = "2.879">-2.136</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twSrc><twDest BELType='CPU'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y108.CLKB</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twSrcClk><twPathDel><twSite>ILOGIC_X0Y108.Q2</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMACRXD7</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.927</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y1.PHYEMACRXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac</twBEL></twPathDel><twLogDel>1.425</twLogDel><twRouteDel>4.927</twRouteDel><twTotDel>6.352</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.000">U12/rx_mac_aclk</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X6Y55.RSTRAMARSTRAM), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.875</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twTotPathDel>4.090</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X148Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X148Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R3</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y130.D5</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.671</twDelInfo><twComp>U12/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y130.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp><twBEL>U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y131.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.504</twDelInfo><twComp>U12/v6emac_fifo_block/rx_mac_resetn</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y131.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254_INV_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X6Y55.RSTRAMARSTRAM</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.756</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254</twComp></twPathDel><twPathDel><twSite>RAMB18_X6Y55.CLKARDCLK</twSite><twDelType>Trcck_RSTRAM</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl</twBEL></twPathDel><twLogDel>1.159</twLogDel><twRouteDel>2.931</twRouteDel><twTotDel>4.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9 (SLICE_X146Y95.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9</twDest><twTotPathDel>0.147</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X147Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X147Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.126</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y95.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_frame_length_reg&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/vector_decode/lut713_6916</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.126</twRouteDel><twTotDel>0.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP (SLICE_X146Y104.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.230</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP</twDest><twTotPathDel>0.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.610</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.650</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP</twBEL></twPathDel><twLogDel>-0.380</twLogDel><twRouteDel>0.610</twRouteDel><twTotDel>0.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>-165.2</twPctLog><twPctRoute>265.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP (SLICE_X146Y104.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.230</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP</twDest><twTotPathDel>0.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y104.D2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.610</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.650</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.380</twLogDel><twRouteDel>0.610</twRouteDel><twTotDel>0.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/rx_mac_aclk</twDestClk><twPctLog>-165.2</twPctLog><twPctRoute>265.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Tbrper_I" slack="4.668" period="8.000" constraintValue="8.000" deviceLimit="3.332" freqLimit="300.120" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I" locationPin="BUFR_X0Y5.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="61" type="MINPERIOD" name="Tbrper_I" slack="4.668" period="8.000" constraintValue="8.000" deviceLimit="3.332" freqLimit="300.120" physResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I" logResource="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I" locationPin="BUFR_X2Y5.I" clockNet="rgmii_rxc_IBUF"/><twPinLimit anchorID="62" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X6Y55.CLKARDCLK" clockNet="U12/rx_mac_aclk"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_v6_emac_v2_3_config_clk = PERIOD &quot;v6_emac_v2_3_config_clk&quot; 8 ns HIGH 50 %;" ScopeName="">TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP &quot;v6_emac_v2_3_config_clk&quot; 8 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP &quot;v6_emac_v2_3_config_clk&quot; 8 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINLOWPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK" locationPin="SLICE_X144Y109.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="66" type="MINHIGHPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK" locationPin="SLICE_X144Y109.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tmpw" slack="6.000" period="8.000" constraintValue="4.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK" locationPin="SLICE_X144Y109.CLK" clockNet="U12/s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_rd_to_wr = FROM &quot;tx_fifo_rd_to_wr&quot; TO &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.822</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X136Y137.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>7.178</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twTotPathDel>0.822</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X136Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X136Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.406</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X136Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6236</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.416</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X144Y143.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>7.309</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twTotPathDel>0.691</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X144Y143.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.282</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y143.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5623_INV_0</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.409</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X146Y145.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>7.309</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twTotPathDel>0.691</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X146Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X146Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.282</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y145.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6240</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.409</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.691</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X144Y143.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="75"><twSlack>0.320</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X144Y143.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.282</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y143.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5623_INV_0</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X146Y145.D4), 1 path
</twPathRptBanner><twRacePath anchorID="76"><twSlack>0.320</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X146Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X146Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y145.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.282</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X146Y145.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6240</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X136Y137.A4), 1 path
</twPathRptBanner><twRacePath anchorID="77"><twSlack>0.445</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X136Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X136Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X136Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.406</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X136Y137.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6236</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/tx_mac_aclk</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="78" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_wr_to_rd = FROM &quot;tx_fifo_wr_to_rd&quot; TO &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.861</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X144Y145.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>7.139</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twTotPathDel>0.861</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X145Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y145.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.509</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X144Y145.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>0.861</twTotDel><twDestClk twEdge ="twRising">U12/tx_mac_aclk</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X144Y145.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="81"><twSlack>0.518</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X145Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X145Y149.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y145.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.509</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y145.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.509</twRouteDel><twTotDel>0.518</twTotDel><twDestClk twEdge ="twRising">U12/tx_mac_aclk</twDestClk><twPctLog>1.7</twPctLog><twPctRoute>98.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_tx_meta_protect = FROM &quot;tx_metastable&quot; 5 ns DATAPATHONLY;" ScopeName="">TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;</twConstName><twItemCnt>154</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.458</twMaxDel></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X146Y149.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>3.542</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.449</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>1.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>3.562</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.438</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.433</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>1.005</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>3.613</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twTotPathDel>1.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.448</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;2&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11</twBEL></twPathDel><twLogDel>0.939</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>1.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X146Y149.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathFromToDelay"><twSlack>3.582</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.449</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.969</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>1.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathFromToDelay"><twSlack>3.602</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.398</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.433</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>3.653</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twTotPathDel>1.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.448</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;2&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>1.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (SLICE_X146Y149.CIN), 16 paths
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathFromToDelay"><twSlack>3.607</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.449</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;0&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.944</twLogDel><twRouteDel>0.449</twRouteDel><twTotDel>1.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>3.627</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.373</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.433</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;1&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.940</twLogDel><twRouteDel>0.433</twRouteDel><twTotDel>1.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathFromToDelay"><twSlack>3.678</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twTotPathDel>1.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y147.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.448</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y147.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut&lt;2&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y148.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y148.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X146Y149.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X146Y149.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor&lt;11&gt;</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10</twBEL></twPathDel><twLogDel>0.874</twLogDel><twRouteDel>0.448</twRouteDel><twTotDel>1.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP &quot;tx_metastable&quot; 5 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X142Y143.D4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="101"><twSlack>0.296</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X142Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X142Y143.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X142Y143.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.282</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X142Y143.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.101</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1399_5924</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1</twBEL></twPathDel><twLogDel>0.014</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>4.7</twPctLog><twPctRoute>95.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X145Y148.D4), 1 path
</twPathRptBanner><twRacePath anchorID="102"><twSlack>0.312</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X145Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.271</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X145Y148.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut983_5817</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X144Y146.B4), 1 path
</twPathRptBanner><twRacePath anchorID="103"><twSlack>0.314</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X144Y146.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y146.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.276</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y146.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut923_5787</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.276</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="104" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_addr = FROM &quot;tx_addr_rd&quot; TO &quot;tx_addr_wr&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;         10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>12</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">12</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>12</twPathErrCnt><twMaxDel>-1.301</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X145Y148.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>11.301</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twTotPathDel>0.889</twTotPathDel><twClkSkew dest = "10.045" src = "7.004">-3.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X144Y148.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y148.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.438</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y148.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut983_5817</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.451</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.889</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X145Y148.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathFromToDelay"><twSlack>11.383</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.807</twTotPathDel><twClkSkew dest = "10.045" src = "7.004">-3.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X144Y148.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y148.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.353</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y148.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut977_5814</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.353</twRouteDel><twTotDel>0.807</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X145Y148.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathFromToDelay"><twSlack>11.384</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew dest = "10.045" src = "7.004">-3.041</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X144Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X144Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X145Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.352</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X145Y148.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut965_5808</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd&quot; TO TIMEGRP &quot;tx_addr_wr&quot;
        10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X144Y146.B6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="111"><twSlack>-4.054</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twClkSkew dest = "9.639" src = "6.175">3.464</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y146.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y146.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.240</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y146.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut923_5787</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.261</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X144Y147.B6), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>-4.054</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twClkSkew dest = "9.639" src = "6.175">3.464</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y147.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y147.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.240</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y147.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut947_5799</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.240</twRouteDel><twTotDel>0.261</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X144Y146.D6), 1 path
</twPathRptBanner><twRacePath anchorID="113"><twSlack>-4.038</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twClkSkew dest = "9.639" src = "6.175">3.464</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.730" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.851</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X145Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/tx_mac_aclk</twSrcClk><twPathDel><twSite>SLICE_X145Y146.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X144Y146.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.256</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X144Y146.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.077</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut935_5793</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising">U12/gtx_clk_bufg</twDestClk><twPctLog>7.6</twPctLog><twPctRoute>92.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="114" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_rx_fifo_wr_to_rd = FROM &quot;rx_fifo_wr_to_rd&quot; TO &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_tx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="115" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_rx_fifo_rd_to_wr = FROM &quot;rx_fifo_rd_to_wr&quot; TO &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP         &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.917</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X131Y134.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>7.083</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twTotPathDel>0.917</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X125Y137.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y134.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.546</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y134.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.546</twRouteDel><twTotDel>0.917</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (SLICE_X131Y135.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>7.125</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twTotPathDel>0.875</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X125Y137.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y135.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.504</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y135.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.504</twRouteDel><twTotDel>0.875</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X131Y135.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathFromToDelay"><twSlack>7.126</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twTotPathDel>0.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X125Y137.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y135.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.503</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X131Y135.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.503</twRouteDel><twTotDel>0.874</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr&quot; TO TIMEGRP
        &quot;v6_emac_v2_3_clk_phy_rx&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X131Y135.B5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="122"><twSlack>0.486</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X125Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X125Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.468</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X131Y135.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.080</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;11&gt;_rt</twBEL><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>3.7</twPctLog><twPctRoute>96.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (SLICE_X131Y135.BX), 1 path
</twPathRptBanner><twRacePath anchorID="123"><twSlack>0.522</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X125Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y135.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.500</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X131Y135.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>0.522</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>4.2</twPctLog><twPctRoute>95.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X131Y135.AX), 1 path
</twPathRptBanner><twRacePath anchorID="124"><twSlack>0.523</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X125Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X125Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X131Y135.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.501</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X131Y135.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.501</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising">U12/rx_mac_aclk</twDestClk><twPctLog>4.2</twPctLog><twPctRoute>95.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_AD_A_CLK_N = PERIOD &quot;AD_A_CLK_N&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_AD_A_CLK_N = PERIOD TIMEGRP &quot;AD_A_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_A_CLK_N = PERIOD TIMEGRP &quot;AD_A_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y9.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="128" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y183.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/><twPinLimit anchorID="129" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y183.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="130" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_AD_A_CLK_P = PERIOD &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (SLICE_X14Y154.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.159</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>2.139</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y154.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.787</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y154.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.787</twRouteDel><twTotDel>2.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X19Y152.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.489</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>1.809</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X36Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y152.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.394</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y152.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>1.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X35Y131.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.558</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y131.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.369</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y131.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (SLICE_X36Y135.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X37Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.256</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y135.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>3.4</twPctLog><twPctRoute>96.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X35Y131.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.391</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X35Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y131.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.369</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>5.6</twPctLog><twPctRoute>94.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X19Y152.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.433</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>1.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X36Y135.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y152.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.394</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y152.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>1.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>2.7</twPctLog><twPctRoute>97.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="143"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_A_CLK_P = PERIOD TIMEGRP &quot;AD_A_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="144" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y9.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="145" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y183.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/><twPinLimit anchorID="146" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y183.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="147" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_AD_B_CLK_N = PERIOD &quot;AD_B_CLK_N&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_AD_B_CLK_N = PERIOD TIMEGRP &quot;AD_B_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="148"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_B_CLK_N = PERIOD TIMEGRP &quot;AD_B_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="149" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="150" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y183.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/><twPinLimit anchorID="151" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y183.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="152" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_AD_B_CLK_P = PERIOD &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X49Y152.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.727</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>1.571</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X44Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y152.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.156</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y152.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.156</twRouteDel><twTotDel>1.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y154.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.735</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>1.563</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y154.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.148</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y154.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>1.148</twRouteDel><twTotDel>1.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X46Y132.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.690</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.608</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.256</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y132.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X46Y132.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y132.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.256</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y132.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>3.4</twPctLog><twPctRoute>96.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (SLICE_X44Y131.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X45Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y131.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.256</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y131.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>3.4</twPctLog><twPctRoute>96.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y154.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.187</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>1.187</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y154.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.148</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y154.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>1.148</twRouteDel><twTotDel>1.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>3.3</twPctLog><twPctRoute>96.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="165"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_B_CLK_P = PERIOD TIMEGRP &quot;AD_B_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="166" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y8.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="167" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y183.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y183.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="169" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC TS_AD_C_CLK_N = PERIOD &quot;AD_C_CLK_N&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_AD_C_CLK_N = PERIOD TIMEGRP &quot;AD_C_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="170"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_C_CLK_N = PERIOD TIMEGRP &quot;AD_C_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="171" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="172" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y23.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/><twPinLimit anchorID="173" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y23.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="174" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_AD_C_CLK_P = PERIOD &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (SLICE_X47Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.509</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.789</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.374</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>52.6</twPctLog><twPctRoute>47.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y67.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.566</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.732</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.361</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.732</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X47Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.629</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.669</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.254</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.669</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (SLICE_X46Y70.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y70.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.256</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>3.4</twPctLog><twPctRoute>96.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X47Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.293</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.293</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X46Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.254</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>0.293</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y67.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.383</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.383</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X47Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y67.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.361</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>5.7</twPctLog><twPctRoute>94.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="187"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_C_CLK_P = PERIOD TIMEGRP &quot;AD_C_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="188" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X1Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="189" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X1Y23.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/><twPinLimit anchorID="190" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X1Y23.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="191" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC TS_AD_D_CLK_N = PERIOD &quot;AD_D_CLK_N&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_AD_D_CLK_N = PERIOD TIMEGRP &quot;AD_D_CLK_N&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPinLimitRpt anchorID="192"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_D_CLK_N = PERIOD TIMEGRP &quot;AD_D_CLK_N&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="193" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="194" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y23.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/><twPinLimit anchorID="195" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y23.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="196" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC TS_AD_D_CLK_P = PERIOD &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.332</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X35Y70.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.522</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twTotPathDel>0.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X36Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y70.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.361</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.361</twRouteDel><twTotDel>0.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X36Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.577</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.721</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X37Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.369</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y70.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X34Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.658</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.640</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X34Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y68.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.396</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (SLICE_X34Y69.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twDest><twTotPathDel>0.268</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X34Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y69.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.242</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X34Y68.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X34Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.244</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X36Y70.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twTotPathDel>0.378</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twSrcClk><twPathDel><twSite>SLICE_X37Y70.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.369</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y70.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.369</twRouteDel><twTotDel>0.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>2.4</twPctLog><twPctRoute>97.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="209"><twPinLimitBanner>Component Switching Limit Checks: TS_AD_D_CLK_P = PERIOD TIMEGRP &quot;AD_D_CLK_P&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="210" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="3.333" constraintValue="3.333" deviceLimit="3.332" freqLimit="300.120" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I" locationPin="BUFR_X0Y1.I" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o"/><twPinLimit anchorID="211" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;/CLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK" locationPin="ILOGIC_X0Y23.CLK" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/><twPinLimit anchorID="212" type="MINPERIOD" name="Tickper" slack="1.925" period="3.333" constraintValue="3.333" deviceLimit="1.408" freqLimit="710.227" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L&lt;0&gt;/CLKB" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB" locationPin="ILOGIC_X0Y23.CLKB" clockNet="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"/></twPinLimitRpt></twConst><twConst anchorID="213" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC TS_BUS_CLK = PERIOD &quot;BUS_CLK&quot; 15 ns HIGH 50 %;" ScopeName="">TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;</twConstName><twItemCnt>832</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>238</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.360</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_0 (SLICE_X69Y122.A2), 10 paths
</twPathRptBanner><twPathRpt anchorID="214"><twConstPath anchorID="215" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.640</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_U_0</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>8.325</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_U_0</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X101Y166.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y166.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>para_adj_U&lt;3&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_U_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.248</twDelInfo><twComp>para_adj_U&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y114.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>DEST_IP&lt;22&gt;</twComp><twBEL>U14_BTC/lut1968_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y123.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.011</twDelInfo><twComp>U14_BTC/lut1968_32</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>LAD_OUT_6_OBUF</twComp><twBEL>U14_BTC/lut1977_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.673</twDelInfo><twComp>U14_BTC/lut1977_41</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut1941_5</twComp><twBEL>U14_BTC/lut1978_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.779</twDelInfo><twComp>U14_BTC/lut1978_42</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>7.711</twRouteDel><twTotDel>8.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>7.4</twPctLog><twPctRoute>92.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.232</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_I_0</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>6.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_I_0</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X101Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X101Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>para_adj_I&lt;3&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_I_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y120.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.542</twDelInfo><twComp>para_adj_I&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2613_663</twComp><twBEL>U14_BTC/lut1972_36</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y123.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.125</twDelInfo><twComp>U14_BTC/lut1972_36</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>LAD_OUT_6_OBUF</twComp><twBEL>U14_BTC/lut1977_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.673</twDelInfo><twComp>U14_BTC/lut1977_41</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut1941_5</twComp><twBEL>U14_BTC/lut1978_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.779</twDelInfo><twComp>U14_BTC/lut1978_42</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>6.119</twRouteDel><twTotDel>6.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.968</twSlack><twSrc BELType="FF">U14_BTC/DEST_ADDR_16</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twTotPathDel>5.997</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/DEST_ADDR_16</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X88Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X88Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>DEST_ADDR&lt;17&gt;</twComp><twBEL>U14_BTC/DEST_ADDR_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y121.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.785</twDelInfo><twComp>DEST_ADDR&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y121.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut1963_27</twComp><twBEL>U14_BTC/lut1963_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y123.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.102</twDelInfo><twComp>U14_BTC/lut1963_27</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y123.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>LAD_OUT_6_OBUF</twComp><twBEL>U14_BTC/lut1977_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y102.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.673</twDelInfo><twComp>U14_BTC/lut1977_41</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut1941_5</twComp><twBEL>U14_BTC/lut1978_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y122.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.779</twDelInfo><twComp>U14_BTC/lut1978_42</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>5.339</twRouteDel><twTotDel>5.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>11.0</twPctLog><twPctRoute>89.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A4), 6 paths
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.865</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>8.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>ILOGIC_X0Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y48.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;11&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y131.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.878</twDelInfo><twComp>NUM_FRAME&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;13&gt;</twComp><twBEL>U14_BTC/lut2508_561</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.702</twDelInfo><twComp>U14_BTC/lut2508_561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.464</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>7.145</twRouteDel><twTotDel>8.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="222"><twConstPath anchorID="223" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.398</twSlack><twSrc BELType="FF">U14_BTC/sm_addr_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>3.567</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/sm_addr_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X68Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X68Y128.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U14_BTC/sm_addr&lt;14&gt;</twComp><twBEL>U14_BTC/sm_addr_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y131.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.642</twDelInfo><twComp>U14_BTC/sm_addr&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;13&gt;</twComp><twBEL>U14_BTC/lut2508_561</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.702</twDelInfo><twComp>U14_BTC/lut2508_561</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.464</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>2.909</twRouteDel><twTotDel>3.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="224"><twConstPath anchorID="225" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.486</twSlack><twSrc BELType="FF">U14_BTC/SRC_ADDR_27</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twTotPathDel>3.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/SRC_ADDR_27</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X86Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X86Y119.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>SRC_ADDR&lt;29&gt;</twComp><twBEL>U14_BTC/SRC_ADDR_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.368</twDelInfo><twComp>SRC_ADDR&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.464</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>2.933</twRouteDel><twTotDel>3.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>15.7</twPctLog><twPctRoute>84.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_14 (SLICE_X69Y117.A5), 16 paths
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.500</twSlack><twSrc BELType="FF">U14_BTC/NUM_FRAME_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>7.465</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/NUM_FRAME_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>ILOGIC_X0Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X0Y44.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.678</twDelInfo><twComp>NUM_FRAME&lt;14&gt;</twComp><twBEL>U14_BTC/NUM_FRAME_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y126.D4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">4.741</twDelInfo><twComp>NUM_FRAME&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y126.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_U&lt;15&gt;</twComp><twBEL>U14_BTC/lut2635_685</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y126.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.463</twDelInfo><twComp>U14_BTC/lut2635_685</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y126.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>SCALED_COEFF_AFT_U&lt;15&gt;</twComp><twBEL>U14_BTC/lut2636_686</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.883</twDelInfo><twComp>U14_BTC/lut2636_686</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2627_677</twComp><twBEL>U14_BTC/lut2637_687</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.423</twDelInfo><twComp>U14_BTC/lut2637_687</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>6.510</twRouteDel><twTotDel>7.465</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.051</twSlack><twSrc BELType="FF">U14_BTC/PARA_ADJ_U_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>4.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/PARA_ADJ_U_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X100Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X100Y147.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>para_adj_U&lt;15&gt;</twComp><twBEL>U14_BTC/PARA_ADJ_U_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y130.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.113</twDelInfo><twComp>para_adj_U&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y130.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2625_675</twComp><twBEL>U14_BTC/lut2625_675</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y123.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.460</twDelInfo><twComp>U14_BTC/lut2625_675</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2626_676</twComp><twBEL>U14_BTC/lut2626_676</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.260</twDelInfo><twComp>U14_BTC/lut2626_676</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2627_677</twComp><twBEL>U14_BTC/lut2637_687</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.423</twDelInfo><twComp>U14_BTC/lut2637_687</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>4.256</twRouteDel><twTotDel>4.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.556</twSlack><twSrc BELType="FF">U14_BTC/SCALED_COEFF_AFT_U_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twTotPathDel>4.409</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/SCALED_COEFF_AFT_U_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X71Y126.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y126.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>SCALED_COEFF_AFT_U&lt;15&gt;</twComp><twBEL>U14_BTC/SCALED_COEFF_AFT_U_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y130.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.246</twDelInfo><twComp>SCALED_COEFF_AFT_U&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y130.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2343_400</twComp><twBEL>U14_BTC/lut2624_674</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y123.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.866</twDelInfo><twComp>U14_BTC/lut2624_674</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2626_676</twComp><twBEL>U14_BTC/lut2626_676</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.260</twDelInfo><twComp>U14_BTC/lut2626_676</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2627_677</twComp><twBEL>U14_BTC/lut2637_687</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.423</twDelInfo><twComp>U14_BTC/lut2637_687</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>3.795</twRouteDel><twTotDel>4.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/SRC_IP_16 (SLICE_X70Y107.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">U14_BTC/SRC_IP_16</twSrc><twDest BELType="FF">U14_BTC/SRC_IP_16</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/SRC_IP_16</twSrc><twDest BELType='FF'>U14_BTC/SRC_IP_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X70Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>SRC_IP&lt;16&gt;</twComp><twBEL>U14_BTC/SRC_IP_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y107.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.270</twDelInfo><twComp>SRC_IP&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>SRC_IP&lt;16&gt;</twComp><twBEL>U14_BTC/lut3373_1178</twBEL><twBEL>U14_BTC/SRC_IP_16</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/DEST_IP_13 (SLICE_X70Y112.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">U14_BTC/DEST_IP_13</twSrc><twDest BELType="FF">U14_BTC/DEST_IP_13</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/DEST_IP_13</twSrc><twDest BELType='FF'>U14_BTC/DEST_IP_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X70Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X70Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>DEST_IP&lt;13&gt;</twComp><twBEL>U14_BTC/DEST_IP_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.270</twDelInfo><twComp>DEST_IP&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>DEST_IP&lt;13&gt;</twComp><twBEL>U14_BTC/lut3547_1278</twBEL><twBEL>U14_BTC/DEST_IP_13</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/SRC_ADDR_2 (SLICE_X86Y116.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="236"><twConstPath anchorID="237" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">U14_BTC/SRC_ADDR_2</twSrc><twDest BELType="FF">U14_BTC/SRC_ADDR_2</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/SRC_ADDR_2</twSrc><twDest BELType='FF'>U14_BTC/SRC_ADDR_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X86Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>SRC_ADDR&lt;2&gt;</twComp><twBEL>U14_BTC/SRC_ADDR_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y116.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.270</twDelInfo><twComp>SRC_ADDR&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y116.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>SRC_ADDR&lt;2&gt;</twComp><twBEL>U14_BTC/lut2711_752</twBEL><twBEL>U14_BTC/SRC_ADDR_2</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.000">BUS_CLK_BUFGP</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="238"><twPinLimitBanner>Component Switching Limit Checks: TS_BUS_CLK = PERIOD TIMEGRP &quot;BUS_CLK&quot; 15 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="239" type="MINPERIOD" name="Tbcper_I" slack="13.571" period="15.000" constraintValue="15.000" deviceLimit="1.429" freqLimit="699.790" physResource="BUS_CLK_BUFGP/BUFG/I0" logResource="BUS_CLK_BUFGP/BUFG/I0" locationPin="BUFGCTRL_X0Y28.I0" clockNet="BUS_CLK_BUFGP/IBUFG"/><twPinLimit anchorID="240" type="MINPERIOD" name="Tickper" slack="13.592" period="15.000" constraintValue="15.000" deviceLimit="1.408" freqLimit="710.227" physResource="NUM_FRAME&lt;0&gt;/CLK" logResource="U14_BTC/NUM_FRAME_0/CK" locationPin="ILOGIC_X1Y149.CLK" clockNet="BUS_CLK_BUFGP"/><twPinLimit anchorID="241" type="MINPERIOD" name="Tickper" slack="13.592" period="15.000" constraintValue="15.000" deviceLimit="1.408" freqLimit="710.227" physResource="NUM_FRAME&lt;1&gt;/CLK" logResource="U14_BTC/NUM_FRAME_1/CK" locationPin="ILOGIC_X1Y152.CLK" clockNet="BUS_CLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="242" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC TS_clk_n = PERIOD &quot;clk_n&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="243"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;</twPinLimitBanner><twPinLimit anchorID="244" type="MINLOWPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="245" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="246" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="1.905" period="3.333" constraintValue="3.333" deviceLimit="1.428" freqLimit="700.280" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="247" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC TS_clk_p = PERIOD &quot;clk_p&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.000</twMinPer></twConstHead><twPinLimitRpt anchorID="248"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="249" type="MINLOWPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="250" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_300_350" slack="1.332" period="3.333" constraintValue="1.666" deviceLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/><twPinLimit anchorID="251" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="1.905" period="3.333" constraintValue="3.333" deviceLimit="1.428" freqLimit="700.280" physResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" logResource="U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="U0_CLK_RESET_INTERFACE/U0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="252" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC TS_SYS_CLK = PERIOD &quot;SYS_CLK&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="253"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 3.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="254" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y22.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="255" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y22.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="256" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y25.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="257" twConstType="PATHBLOCK" ><twConstHead uID="24"><twConstName UCFConstName="NET &quot;phy_resetn&quot; TIG;" ScopeName="">PATH &quot;TS_CLK_BUS_CLK_path&quot; TIG;</twConstName><twItemCnt>2876278275925</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1227</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="238865557360" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (SLICE_X105Y214.B6), 238865557360 paths
</twPathRptBanner><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>26.140</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twDel>24.059</twDel><twSUTime>0.070</twSUTime><twTotPathDel>24.129</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y206.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.829</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y206.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.605</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut936_23378</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y214.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.321</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][916_23379</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twBEL></twPathDel><twLogDel>5.019</twLogDel><twRouteDel>19.110</twRouteDel><twTotDel>24.129</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>26.128</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twDel>24.047</twDel><twSUTime>0.070</twSUTime><twTotPathDel>24.117</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y183.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y206.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.829</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y206.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.605</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut936_23378</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y214.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.321</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][916_23379</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twBEL></twPathDel><twLogDel>5.253</twLogDel><twRouteDel>18.864</twRouteDel><twTotDel>24.117</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>26.054</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twDel>23.973</twDel><twSUTime>0.070</twSUTime><twTotPathDel>24.043</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.847</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;6&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y206.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.829</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_65_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y206.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut933_23375</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y206.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.605</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][919_23386</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut936_23378</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y214.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.321</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/][916_23379</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9</twBEL></twPathDel><twLogDel>5.038</twLogDel><twRouteDel>19.005</twRouteDel><twTotDel>24.043</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="219342924556" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8 (SLICE_X105Y214.A6), 219342924556 paths
</twPathRptBanner><twPathRpt anchorID="264"><twUnconstPath anchorID="265" twDataPathType="twDataPathMaxDelay" ><twTotDel>26.008</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>23.924</twDel><twSUTime>0.073</twSUTime><twTotPathDel>23.997</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.815</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y206.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.523</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut939_23381</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y214.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.252</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut939_23381</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.052</twLogDel><twRouteDel>18.945</twRouteDel><twTotDel>23.997</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="266"><twUnconstPath anchorID="267" twDataPathType="twDataPathMaxDelay" ><twTotDel>25.996</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>23.912</twDel><twSUTime>0.073</twSUTime><twTotPathDel>23.985</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y183.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.815</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y206.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.523</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut939_23381</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y214.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.252</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut939_23381</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.286</twLogDel><twRouteDel>18.699</twRouteDel><twTotDel>23.985</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="268"><twUnconstPath anchorID="269" twDataPathType="twDataPathMaxDelay" ><twTotDel>25.944</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twDel>23.860</twDel><twSUTime>0.073</twSUTime><twTotPathDel>23.933</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.721</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0163&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y206.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.523</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut933_23375</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut939_23381</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y214.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.252</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut939_23381</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;10&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8</twBEL></twPathDel><twLogDel>5.082</twLogDel><twRouteDel>18.851</twRouteDel><twTotDel>23.933</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="186245160378" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5 (SLICE_X104Y214.A6), 186245160378 paths
</twPathRptBanner><twPathRpt anchorID="270"><twUnconstPath anchorID="271" twDataPathType="twDataPathMaxDelay" ><twTotDel>25.976</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twDest><twDel>23.935</twDel><twSUTime>0.030</twSUTime><twTotPathDel>23.965</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.815</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.335</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut946_23387</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y214.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.333</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut946_23387</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut277_22921</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twBEL></twPathDel><twLogDel>5.127</twLogDel><twRouteDel>18.838</twRouteDel><twTotDel>23.965</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="272"><twUnconstPath anchorID="273" twDataPathType="twDataPathMaxDelay" ><twTotDel>25.964</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twDest><twDel>23.923</twDel><twSUTime>0.030</twSUTime><twTotPathDel>23.953</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y183.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y183.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_xor&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.243</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.815</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0163&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.335</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut946_23387</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y214.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.333</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut946_23387</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut277_22921</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twBEL></twPathDel><twLogDel>5.361</twLogDel><twRouteDel>18.592</twRouteDel><twTotDel>23.953</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="274"><twUnconstPath anchorID="275" twDataPathType="twDataPathMaxDelay" ><twTotDel>25.912</twTotDel><twSrc BELType="FF">U14_BTC/FREQ_STEP_0</twSrc><twDest BELType="FF">U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twDest><twDel>23.871</twDel><twSUTime>0.030</twSUTime><twTotPathDel>23.901</twTotPathDel><twClkSkew dest = "2.673" src = "4.524">1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U14_BTC/FREQ_STEP_0</twSrc><twDest BELType='FF'>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X71Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X71Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>FREQ_STEP&lt;3&gt;</twComp><twBEL>U14_BTC/FREQ_STEP_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.B4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.980</twDelInfo><twComp>FREQ_STEP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut13_23358</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y191.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.465</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y191.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut13_23358</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut295_23393</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.363</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut295_23393</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut296_23486</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y179.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.567</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y179.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut321_23487</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut297_23498</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y179.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut297_23498</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y179.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0138&lt;4&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_lut&lt;5&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0138_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y182.B2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.854</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y182.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut296_23486</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut399_23504</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y181.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.660</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut399_23504</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y181.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut400_23505</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y182.C2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.704</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut400_23505</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y182.CMUX</twSite><twDelType>Topcc</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0143_cy&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.124</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0143&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut507_23449</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y190.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y190.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut507_23449</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut508_23450</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y188.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.952</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut508_23450</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y188.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y189.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y189.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0148_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y191.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y191.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut613_23430</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut613_23430</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut1027_23432</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut614_23431</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y193.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.602</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut614_23431</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y193.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y194.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0153_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.738</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut719_23412</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y195.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y195.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut719_23412</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut720_23413</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y199.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut720_23413</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y199.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y200.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y200.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0158_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y203.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.719</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y203.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut866_23392</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut825_23394</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y203.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.520</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut825_23394</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y203.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut941_23382</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut826_23395</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y202.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut826_23395</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y202.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_lut&lt;7&gt;</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y203.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y203.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/Madd_n0163_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.721</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/n0163&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut930_23373</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y206.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.335</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut930_23373</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y206.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut931_23374</twComp><twBEL>U2_2400to150_L/U_nco_2400M/lut946_23387</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y214.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.333</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/lut946_23387</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y214.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg&lt;7&gt;</twComp><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut277_22921</twBEL><twBEL>U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5</twBEL></twPathDel><twLogDel>5.157</twLogDel><twRouteDel>18.744</twRouteDel><twTotDel>23.901</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_CLK_BUS_CLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y23.ADDRBWRADDRL11), 1 path
</twPathRptBanner><twPathRpt anchorID="276"><twUnconstPath anchorID="277" twDataPathType="twDataPathMinDelay" ><twTotDel>1.168</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_10</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.445</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.348</twTotPathDel><twClkSkew dest = "3.085" src = "4.065">0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_10</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X56Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>adc_snap_addr&lt;11&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y23.ADDRBWRADDRL11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.330</twDelInfo><twComp>adc_snap_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y23.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.348</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>5.2</twPctLog><twPctRoute>94.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y23.ADDRBWRADDRU11), 1 path
</twPathRptBanner><twPathRpt anchorID="278"><twUnconstPath anchorID="279" twDataPathType="twDataPathMinDelay" ><twTotDel>1.168</twTotDel><twSrc BELType="FF">U14_BTC/adc_snap_addr_10</twSrc><twDest BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twDel>0.445</twDel><twSUTime>0.097</twSUTime><twTotPathDel>0.348</twTotPathDel><twClkSkew dest = "3.085" src = "4.065">0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/adc_snap_addr_10</twSrc><twDest BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X56Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>adc_snap_addr&lt;11&gt;</twComp><twBEL>U14_BTC/adc_snap_addr_10</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y23.ADDRBWRADDRU11</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.330</twDelInfo><twComp>adc_snap_addr&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y23.CLKBWRCLKU</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>0.018</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.348</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>5.2</twPctLog><twPctRoute>94.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U0_CLK_RESET_INTERFACE/system_rst_reg (SLICE_X69Y108.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="280"><twUnconstPath anchorID="281" twDataPathType="twDataPathMinDelay" ><twTotDel>1.214</twTotDel><twSrc BELType="FF">U14_BTC/RST_REG_0</twSrc><twDest BELType="FF">U0_CLK_RESET_INTERFACE/system_rst_reg</twDest><twDel>0.449</twDel><twSUTime>0.055</twSUTime><twTotPathDel>0.394</twTotPathDel><twClkSkew dest = "3.085" src = "4.065">0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U14_BTC/RST_REG_0</twSrc><twDest BELType='FF'>U0_CLK_RESET_INTERFACE/system_rst_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">BUS_CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X69Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>RST_REG&lt;0&gt;</twComp><twBEL>U14_BTC/RST_REG_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y108.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.351</twDelInfo><twComp>RST_REG&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.055</twDelInfo><twComp>pps_out</twComp><twBEL>U0_CLK_RESET_INTERFACE/system_rst11</twBEL><twBEL>U0_CLK_RESET_INTERFACE/system_rst_reg</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.351</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising">clk_300M</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="282" twConstType="PATHBLOCK" ><twConstHead uID="25"><twConstName UCFConstName="NET &quot;phy_resetn&quot; TIG;" ScopeName="">PATH &quot;TS_BUS_CLK_CLK_path&quot; TIG;</twConstName><twItemCnt>74</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_0 (SLICE_X69Y122.A5), 2 paths
</twPathRptBanner><twPathRpt anchorID="283"><twUnconstPath anchorID="284" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.366</twTotDel><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_32</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twDel>7.155</twDel><twSUTime>0.031</twSUTime><twTotPathDel>7.186</twTotPathDel><twClkSkew dest = "4.065" src = "3.085">-0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_32</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X88Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X88Y170.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>max_ddc_L&lt;31&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y139.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.782</twDelInfo><twComp>max_ddc_L&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2055_119</twComp><twBEL>U14_BTC/lut2055_119</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.182</twDelInfo><twComp>U14_BTC/lut2055_119</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2311_369</twComp><twBEL>U14_BTC/lut2057_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.838</twDelInfo><twComp>U14_BTC/lut2057_121</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>SCALED_COEFF_PRE_U&lt;15&gt;</twComp><twBEL>U14_BTC/lut2059_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.132</twDelInfo><twComp>U14_BTC/lut2059_123</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>RST_REG&lt;0&gt;</twComp><twBEL>U14_BTC/lut2064_128</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U14_BTC/lut2064_128</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.384</twLogDel><twRouteDel>6.802</twRouteDel><twTotDel>7.186</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>5.3</twPctLog><twPctRoute>94.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="285"><twUnconstPath anchorID="286" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.068</twTotDel><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twSrc><twDest BELType="FF">U14_BTC/lad_out_0</twDest><twDel>6.857</twDel><twSUTime>0.031</twSUTime><twTotPathDel>6.888</twTotPathDel><twClkSkew dest = "4.065" src = "3.085">-0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twSrc><twDest BELType='FF'>U14_BTC/lad_out_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X55Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.258</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut1943_7</twComp><twBEL>U14_BTC/lut2054_118</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y117.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.468</twDelInfo><twComp>U14_BTC/lut2054_118</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2311_369</twComp><twBEL>U14_BTC/lut2057_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y120.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.838</twDelInfo><twComp>U14_BTC/lut2057_121</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>SCALED_COEFF_PRE_U&lt;15&gt;</twComp><twBEL>U14_BTC/lut2059_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y107.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.132</twDelInfo><twComp>U14_BTC/lut2059_123</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y107.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>RST_REG&lt;0&gt;</twComp><twBEL>U14_BTC/lut2064_128</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y122.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.868</twDelInfo><twComp>U14_BTC/lut2064_128</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>LAD_OUT_0_OBUF</twComp><twBEL>U14_BTC/lut2065_129</twBEL><twBEL>U14_BTC/lad_out_0</twBEL></twPathDel><twLogDel>0.324</twLogDel><twRouteDel>6.564</twRouteDel><twTotDel>6.888</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>4.7</twPctLog><twPctRoute>95.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A4), 3 paths
</twPathRptBanner><twPathRpt anchorID="287"><twUnconstPath anchorID="288" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.906</twTotDel><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_27</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twDel>6.695</twDel><twSUTime>0.031</twSUTime><twTotPathDel>6.726</twTotPathDel><twClkSkew dest = "4.065" src = "3.085">-0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_27</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X86Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X86Y170.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>max_ddc_L&lt;27&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.715</twDelInfo><twComp>max_ddc_L&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2507_560</twComp><twBEL>U14_BTC/lut2503_556</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.211</twDelInfo><twComp>U14_BTC/lut2503_556</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2504_557</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.478</twDelInfo><twComp>U14_BTC/lut2504_557</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2505_558</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.390</twDelInfo><twComp>U14_BTC/lut2505_558</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.464</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.367</twLogDel><twRouteDel>6.359</twRouteDel><twTotDel>6.726</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>5.5</twPctLog><twPctRoute>94.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="289"><twUnconstPath anchorID="290" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.566</twTotDel><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twDel>5.355</twDel><twSUTime>0.031</twSUTime><twTotPathDel>5.386</twTotPathDel><twClkSkew dest = "4.065" src = "3.085">-0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X88Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X88Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.607</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2504_557</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.478</twDelInfo><twComp>U14_BTC/lut2504_557</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2505_558</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.390</twDelInfo><twComp>U14_BTC/lut2505_558</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.464</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.346</twLogDel><twRouteDel>5.040</twRouteDel><twTotDel>5.386</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="291"><twUnconstPath anchorID="292" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.776</twTotDel><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twDel>2.565</twDel><twSUTime>0.031</twSUTime><twTotPathDel>2.596</twTotPathDel><twClkSkew dest = "4.065" src = "3.085">-0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X63Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>adc_max_min_L&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.300</twDelInfo><twComp>adc_max_min_L&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>2.596</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.5</twPctLog><twPctRoute>92.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_4 (SLICE_X62Y124.A2), 3 paths
</twPathRptBanner><twPathRpt anchorID="293"><twUnconstPath anchorID="294" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.756</twTotDel><twSrc BELType="RAM">U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U14_BTC/lad_out_4</twDest><twDel>7.400</twDel><twSUTime>0.073</twSUTime><twTotPathDel>7.473</twTotPathDel><twClkSkew dest = "4.473" src = "2.596">-1.877</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U14_BTC/lad_out_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X3Y25.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>RAMB36_X3Y25.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.880</twDelInfo><twComp>adc_snap_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2076_139</twComp><twBEL>U14_BTC/lut2204_264</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.818</twDelInfo><twComp>U14_BTC/lut2204_264</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U14_BTC/lut2483_536</twComp><twBEL>U14_BTC/lut2205_265</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.959</twDelInfo><twComp>U14_BTC/lut2205_265</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>LAD_OUT_4_OBUF</twComp><twBEL>U14_BTC/lut2206_266</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.466</twDelInfo><twComp>U14_BTC/lut2206_266</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>LAD_OUT_4_OBUF</twComp><twBEL>U14_BTC/lut2234_294</twBEL><twBEL>U14_BTC/lad_out_4</twBEL></twPathDel><twLogDel>2.350</twLogDel><twRouteDel>5.123</twRouteDel><twTotDel>7.473</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>31.4</twPctLog><twPctRoute>68.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="295"><twUnconstPath anchorID="296" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.178</twTotDel><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_20</twSrc><twDest BELType="FF">U14_BTC/lad_out_4</twDest><twDel>4.967</twDel><twSUTime>0.031</twSUTime><twTotPathDel>4.998</twTotPathDel><twClkSkew dest = "4.065" src = "3.085">-0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_20</twSrc><twDest BELType='FF'>U14_BTC/lad_out_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X88Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X88Y169.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>max_ddc_L&lt;23&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y140.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.453</twDelInfo><twComp>max_ddc_L&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X86Y140.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>U14_BTC/lut2200_260</twComp><twBEL>U14_BTC/lut2201_261</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y131.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.247</twDelInfo><twComp>U14_BTC/lut2201_261</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2483_536</twComp><twBEL>U14_BTC/lut2203_263</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.478</twDelInfo><twComp>U14_BTC/lut2203_263</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2483_536</twComp><twBEL>U14_BTC/lut2205_265</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.959</twDelInfo><twComp>U14_BTC/lut2205_265</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>LAD_OUT_4_OBUF</twComp><twBEL>U14_BTC/lut2206_266</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.466</twDelInfo><twComp>U14_BTC/lut2206_266</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>LAD_OUT_4_OBUF</twComp><twBEL>U14_BTC/lut2234_294</twBEL><twBEL>U14_BTC/lad_out_4</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>4.603</twRouteDel><twTotDel>4.998</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="297"><twUnconstPath anchorID="298" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.343</twTotDel><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_41</twSrc><twDest BELType="FF">U14_BTC/lad_out_4</twDest><twDel>4.132</twDel><twSUTime>0.031</twSUTime><twTotPathDel>4.163</twTotPathDel><twClkSkew dest = "4.065" src = "3.085">-0.980</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_41</twSrc><twDest BELType='FF'>U14_BTC/lad_out_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X63Y164.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X63Y164.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>adc_max_min_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_41</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y131.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.979</twDelInfo><twComp>adc_max_min_L&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y131.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2483_536</twComp><twBEL>U14_BTC/lut2203_263</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.478</twDelInfo><twComp>U14_BTC/lut2203_263</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U14_BTC/lut2483_536</twComp><twBEL>U14_BTC/lut2205_265</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y124.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.959</twDelInfo><twComp>U14_BTC/lut2205_265</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y124.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>LAD_OUT_4_OBUF</twComp><twBEL>U14_BTC/lut2206_266</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.466</twDelInfo><twComp>U14_BTC/lut2206_266</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>LAD_OUT_4_OBUF</twComp><twBEL>U14_BTC/lut2234_294</twBEL><twBEL>U14_BTC/lad_out_4</twBEL></twPathDel><twLogDel>0.281</twLogDel><twRouteDel>3.882</twRouteDel><twTotDel>4.163</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>6.7</twPctLog><twPctRoute>93.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_BUS_CLK_CLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_14 (SLICE_X69Y117.A6), 4 paths
</twPathRptBanner><twPathRpt anchorID="299"><twUnconstPath anchorID="300" twDataPathType="twDataPathMinDelay" ><twTotDel>0.040</twTotDel><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_61</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twDel>2.159</twDel><twSUTime>0.108</twSUTime><twTotPathDel>2.051</twTotPathDel><twClkSkew dest = "4.524" src = "2.673">-1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_61</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X63Y157.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>adc_max_min_L&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_61</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.724</twDelInfo><twComp>adc_max_min_L&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2623_673</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.110</twDelInfo><twComp>U14_BTC/lut2623_673</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>1.834</twRouteDel><twTotDel>2.051</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>10.6</twPctLog><twPctRoute>89.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="301"><twUnconstPath anchorID="302" twDataPathType="twDataPathMinDelay" ><twTotDel>2.394</twTotDel><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twDel>4.513</twDel><twSUTime>0.108</twSUTime><twTotPathDel>4.405</twTotPathDel><twClkSkew dest = "4.524" src = "2.673">-1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X56Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>adc_max_min_R&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y122.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.045</twDelInfo><twComp>adc_max_min_R&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2621_671</twComp><twBEL>U14_BTC/lut2621_671</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.982</twDelInfo><twComp>U14_BTC/lut2621_671</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y113.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/CLK_REG&lt;14&gt;</twComp><twBEL>U14_BTC/lut2622_672</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.904</twDelInfo><twComp>U14_BTC/lut2622_672</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2623_673</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.110</twDelInfo><twComp>U14_BTC/lut2623_673</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.364</twLogDel><twRouteDel>4.041</twRouteDel><twTotDel>4.405</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="303"><twUnconstPath anchorID="304" twDataPathType="twDataPathMinDelay" ><twTotDel>2.547</twTotDel><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_14</twSrc><twDest BELType="FF">U14_BTC/lad_out_14</twDest><twDel>4.666</twDel><twSUTime>0.108</twSUTime><twTotPathDel>4.558</twTotPathDel><twClkSkew dest = "4.524" src = "2.673">-1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_14</twSrc><twDest BELType='FF'>U14_BTC/lad_out_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X87Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X87Y168.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>max_ddc_L&lt;15&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y133.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.887</twDelInfo><twComp>max_ddc_L&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2513_566</twComp><twBEL>U14_BTC/lut2611_661</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y128.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.239</twDelInfo><twComp>U14_BTC/lut2611_661</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y128.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2612_662</twComp><twBEL>U14_BTC/lut2612_662</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.995</twDelInfo><twComp>U14_BTC/lut2612_662</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y117.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2623_673</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y117.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.110</twDelInfo><twComp>U14_BTC/lut2623_673</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X69Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_14_OBUF</twComp><twBEL>U14_BTC/lut2638_688</twBEL><twBEL>U14_BTC/lad_out_14</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>4.231</twRouteDel><twTotDel>4.558</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.2</twPctLog><twPctRoute>92.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A4), 3 paths
</twPathRptBanner><twPathRpt anchorID="305"><twUnconstPath anchorID="306" twDataPathType="twDataPathMinDelay" ><twTotDel>0.607</twTotDel><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twDel>2.726</twDel><twSUTime>0.108</twSUTime><twTotPathDel>2.618</twTotPathDel><twClkSkew dest = "4.524" src = "2.673">-1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X63Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X63Y157.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>adc_max_min_L&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.300</twDelInfo><twComp>adc_max_min_L&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>2.401</twRouteDel><twTotDel>2.618</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="307"><twUnconstPath anchorID="308" twDataPathType="twDataPathMinDelay" ><twTotDel>3.448</twTotDel><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_11</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twDel>5.567</twDel><twSUTime>0.108</twSUTime><twTotPathDel>5.459</twTotPathDel><twClkSkew dest = "4.524" src = "2.673">-1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_11</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X88Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X88Y168.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.607</twDelInfo><twComp>max_ddc_L&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2504_557</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.478</twDelInfo><twComp>U14_BTC/lut2504_557</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2505_558</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.390</twDelInfo><twComp>U14_BTC/lut2505_558</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.464</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>5.040</twRouteDel><twTotDel>5.459</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>7.7</twPctLog><twPctRoute>92.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="309"><twUnconstPath anchorID="310" twDataPathType="twDataPathMinDelay" ><twTotDel>4.785</twTotDel><twSrc BELType="FF">U_DDC_Digital_gain_L/max_iq_reg_27</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twDel>6.904</twDel><twSUTime>0.108</twSUTime><twTotPathDel>6.796</twTotPathDel><twClkSkew dest = "4.524" src = "2.673">-1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_DDC_Digital_gain_L/max_iq_reg_27</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X86Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X86Y170.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>max_ddc_L&lt;27&gt;</twComp><twBEL>U_DDC_Digital_gain_L/max_iq_reg_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.715</twDelInfo><twComp>max_ddc_L&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2507_560</twComp><twBEL>U14_BTC/lut2503_556</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.211</twDelInfo><twComp>U14_BTC/lut2503_556</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2504_557</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y138.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.478</twDelInfo><twComp>U14_BTC/lut2504_557</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y138.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2255_314</twComp><twBEL>U14_BTC/lut2505_558</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.390</twDelInfo><twComp>U14_BTC/lut2505_558</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2509_562</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.464</twDelInfo><twComp>U14_BTC/lut2509_562</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/CTRL&lt;8&gt;</twComp><twBEL>U14_BTC/lut2510_563</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.101</twDelInfo><twComp>U14_BTC/lut2510_563</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>6.359</twRouteDel><twTotDel>6.796</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>6.4</twPctLog><twPctRoute>93.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="311"><twUnconstPath anchorID="312" twDataPathType="twDataPathMinDelay" ><twTotDel>0.925</twTotDel><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_3</twSrc><twDest BELType="FF">U14_BTC/lad_out_11</twDest><twDel>3.044</twDel><twSUTime>0.108</twSUTime><twTotPathDel>2.936</twTotPathDel><twClkSkew dest = "4.524" src = "2.673">-1.851</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.099" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.160</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_3</twSrc><twDest BELType='FF'>U14_BTC/lad_out_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X56Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X56Y73.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>adc_max_min_R&lt;14&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y111.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.695</twDelInfo><twComp>adc_max_min_R&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y111.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.055</twDelInfo><twComp>U14_BTC/lut2085_148</twComp><twBEL>U14_BTC/lut2499_552</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.987</twDelInfo><twComp>U14_BTC/lut2499_552</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X66Y115.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.108</twDelInfo><twComp>LAD_OUT_11_OBUF</twComp><twBEL>U14_BTC/lut2519_572</twBEL><twBEL>U14_BTC/lad_out_11</twBEL></twPathDel><twLogDel>0.254</twLogDel><twRouteDel>2.682</twRouteDel><twTotDel>2.936</twTotDel><twDestClk twEdge ="twRising">BUS_CLK_BUFGP</twDestClk><twPctLog>8.7</twPctLog><twPctRoute>91.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="313" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="TIMESPEC TS_CLK_30M = PERIOD &quot;CLK_30M&quot; 33.333 ns HIGH 50 %;" ScopeName="">TS_CLK_30M = PERIOD TIMEGRP &quot;CLK_30M&quot; 33.333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="314"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_30M = PERIOD TIMEGRP &quot;CLK_30M&quot; 33.333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="315" type="MINPERIOD" name="Tmon_DCLK" slack="20.833" period="33.333" constraintValue="33.333" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/></twPinLimitRpt></twConst><twConst anchorID="316" twConstType="PATHBLOCK" ><twConstHead uID="27"><twConstName UCFConstName="NET &quot;phy_resetn&quot; TIG;" ScopeName="">PATH &quot;TS_CLK_CLK_30M_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="317" twConstType="PATHBLOCK" ><twConstHead uID="28"><twConstName UCFConstName="NET &quot;phy_resetn&quot; TIG;" ScopeName="">PATH &quot;TS_CLK_30M_CLK_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="318" twConstType="PERIOD" ><twConstHead uID="29"><twConstName UCFConstName="TIMESPEC TS_CLK_150M = PERIOD &quot;CLK_150M&quot; 6.666 ns HIGH 50 %;" ScopeName="">TS_CLK_150M = PERIOD TIMEGRP &quot;CLK_150M&quot; 6.666 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.805</twMinPer></twConstHead><twPinLimitRpt anchorID="319"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_150M = PERIOD TIMEGRP &quot;CLK_150M&quot; 6.666 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="320" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y54.CLK" clockNet="clk_150M"/><twPinLimit anchorID="321" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X4Y52.CLK" clockNet="clk_150M"/><twPinLimit anchorID="322" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X3Y56.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="323" twConstType="PATHDELAY" ><twConstHead uID="30"><twConstName UCFConstName="TIMESPEC TS_CLK_CLK_150M = FROM &quot;SYS_CLK&quot; TO &quot;CLK_150M&quot; 6.666ns ;" ScopeName="">TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;CLK_150M&quot; 6.666         ns;</twConstName><twItemCnt>109</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>109</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.599</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8 (SLICE_X64Y207.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="324"><twConstPath anchorID="325" twDataPathType="twDataPathFromToDelay"><twSlack>4.067</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.408</twTotPathDel><twClkSkew dest = "5.426" src = "5.431">0.005</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X84Y207.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y207.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.901</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y207.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>data_L_q&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>0.901</twRouteDel><twTotDel>2.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10 (SLICE_X64Y207.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="326"><twConstPath anchorID="327" twDataPathType="twDataPathFromToDelay"><twSlack>4.078</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10</twDest><twTotPathDel>2.397</twTotPathDel><twClkSkew dest = "5.426" src = "5.431">0.005</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X84Y207.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y207.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.889</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y207.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>data_L_q&lt;11&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>0.889</twRouteDel><twTotDel>2.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (SLICE_X69Y207.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="328"><twConstPath anchorID="329" twDataPathType="twDataPathFromToDelay"><twSlack>4.168</twSlack><twSrc BELType="RAM">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twTotPathDel>2.307</twTotPathDel><twClkSkew dest = "5.426" src = "5.431">0.005</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X84Y206.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.492</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y207.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.781</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y207.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>data_L_q&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2</twBEL></twPathDel><twLogDel>1.526</twLogDel><twRouteDel>0.781</twRouteDel><twTotDel>2.307</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>66.1</twPctLog><twPctRoute>33.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP &quot;SYS_CLK&quot; TO TIMEGRP &quot;CLK_150M&quot; 6.666
        ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X76Y200.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="330"><twSlack>0.078</twSlack><twSrc BELType="FF">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twClkSkew dest = "5.374" src = "5.372">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X76Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X76Y199.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y200.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y200.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X40Y54.AX), 1 path
</twPathRptBanner><twRacePath anchorID="331"><twSlack>0.082</twSlack><twSrc BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twClkSkew dest = "5.374" src = "5.372">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X40Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X40Y54.CX), 1 path
</twPathRptBanner><twRacePath anchorID="332"><twSlack>0.083</twSlack><twSrc BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twClkSkew dest = "5.374" src = "5.372">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X40Y55.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.245</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.026</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.271</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>9.6</twPctLog><twPctRoute>90.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="333" twConstType="PERIOD" ><twConstHead uID="31"><twConstName UCFConstName="TIMESPEC TS_v6_emac_gmii_core_clk_in = PERIOD &quot;clk_in&quot; 50 ns HIGH 50 % INPUT_JITTER 50 ps;" ScopeName="">TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>2796</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2012</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.015</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync (SLICE_X135Y108.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="334"><twConstPath anchorID="335" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.997</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twDest><twTotPathDel>0.754</twTotPathDel><twClkSkew dest = "5.426" src = "5.431">0.005</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.244</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X135Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X135Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y108.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.383</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync1</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.754</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/axi_lite_controller/serial_response (OLOGIC_X2Y115.D1), 4 paths
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.398</twSlack><twSrc BELType="FF">U12/axi_lite_controller/axi_state_FSM_FFd1</twSrc><twDest BELType="FF">U12/axi_lite_controller/serial_response</twDest><twTotPathDel>3.478</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/axi_state_FSM_FFd1</twSrc><twDest BELType='FF'>U12/axi_lite_controller/serial_response</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X134Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X134Y117.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd4</twComp><twBEL>U12/axi_lite_controller/axi_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.832</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U12/axi_lite_controller/axi_wr_data&lt;31&gt;</twComp><twBEL>U12/axi_lite_controller/lut277_10004</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.448</twDelInfo><twComp>U12/axi_lite_controller/lut277_10004</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y115.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>serial_response_OBUF</twComp><twBEL>U12/axi_lite_controller/serial_response</twBEL></twPathDel><twLogDel>1.198</twLogDel><twRouteDel>2.280</twRouteDel><twTotDel>3.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.599</twSlack><twSrc BELType="FF">U12/axi_lite_controller/axi_state_FSM_FFd3</twSrc><twDest BELType="FF">U12/axi_lite_controller/serial_response</twDest><twTotPathDel>3.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/axi_state_FSM_FFd3</twSrc><twDest BELType='FF'>U12/axi_lite_controller/serial_response</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X134Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X134Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd4</twComp><twBEL>U12/axi_lite_controller/axi_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y113.B1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.715</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>U12/axi_lite_controller/axi_wr_data&lt;31&gt;</twComp><twBEL>U12/axi_lite_controller/lut277_10004</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.448</twDelInfo><twComp>U12/axi_lite_controller/lut277_10004</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y115.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>serial_response_OBUF</twComp><twBEL>U12/axi_lite_controller/serial_response</twBEL></twPathDel><twLogDel>1.114</twLogDel><twRouteDel>2.163</twRouteDel><twTotDel>3.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.615</twSlack><twSrc BELType="FF">U12/axi_lite_controller/axi_state_FSM_FFd2</twSrc><twDest BELType="FF">U12/axi_lite_controller/serial_response</twDest><twTotPathDel>3.261</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/axi_lite_controller/axi_state_FSM_FFd2</twSrc><twDest BELType='FF'>U12/axi_lite_controller/serial_response</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X132Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X132Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/axi_lite_controller/start_access</twComp><twBEL>U12/axi_lite_controller/axi_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.710</twDelInfo><twComp>U12/axi_lite_controller/axi_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X135Y113.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.186</twDelInfo><twComp>U12/axi_lite_controller/axi_wr_data&lt;31&gt;</twComp><twBEL>U12/axi_lite_controller/lut277_10004</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.448</twDelInfo><twComp>U12/axi_lite_controller/lut277_10004</twComp></twPathDel><twPathDel><twSite>OLOGIC_X2Y115.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>serial_response_OBUF</twComp><twBEL>U12/axi_lite_controller/serial_response</twBEL></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>2.158</twRouteDel><twTotDel>3.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2 (SLICE_X143Y104.A3), 6 paths
</twPathRptBanner><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.696</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twDest><twTotPathDel>3.180</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X138Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X138Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_addr&lt;9&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y114.D4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.640</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.318</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.877</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr&lt;46&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5231_7880</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.411</twRouteDel><twTotDel>3.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.810</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twDest><twTotPathDel>3.066</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X137Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X137Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y114.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.570</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_addr&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y114.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y114.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.318</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.877</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr&lt;46&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5231_7880</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.066</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.141</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twDest><twTotPathDel>2.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.238" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.124</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X137Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X137Y116.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_addr&lt;10&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X140Y114.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.540</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/bus2ip_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X140Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.877</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y106.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr&lt;46&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848</twBEL></twPathDel><twPathDel><twSite>SLICE_X143Y104.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848</twComp></twPathDel><twPathDel><twSite>SLICE_X143Y104.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr&lt;7&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5231_7880</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2</twBEL></twPathDel><twLogDel>0.742</twLogDel><twRouteDel>1.993</twRouteDel><twTotDel>2.735</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP (SLICE_X148Y112.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="348"><twConstPath anchorID="349" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP</twDest><twTotPathDel>0.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X149Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X148Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP</twBEL></twPathDel><twLogDel>-0.028</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-28.0</twPctLog><twPctRoute>128.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP (SLICE_X148Y112.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="350"><twConstPath anchorID="351" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP</twDest><twTotPathDel>0.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X149Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X148Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.028</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-28.0</twPctLog><twPctRoute>128.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP (SLICE_X148Y112.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="352"><twConstPath anchorID="353" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType="RAM">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP</twDest><twTotPathDel>0.100</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twSrc><twDest BELType='RAM'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X149Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twSrcClk><twPathDel><twSite>SLICE_X149Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X148Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>128</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X148Y112.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data&lt;5&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP</twBEL></twPathDel><twLogDel>-0.028</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">U12/s_axi_aclk</twDestClk><twPctLog>-28.0</twPctLog><twPctRoute>128.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="354"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="355" type="MINLOWPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK" locationPin="SLICE_X144Y109.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="356" type="MINHIGHPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK" locationPin="SLICE_X144Y109.CLK" clockNet="U12/s_axi_aclk"/><twPinLimit anchorID="357" type="MINLOWPULSE" name="Tmpw" slack="8.000" period="10.000" constraintValue="5.000" deviceLimit="1.000" physResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data&lt;1&gt;/CLK" logResource="U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK" locationPin="SLICE_X144Y109.CLK" clockNet="U12/s_axi_aclk"/></twPinLimitRpt></twConst><twConst anchorID="358" twConstType="PERIOD" ><twConstHead uID="32"><twConstName UCFConstName="TIMESPEC TS_v6_emac_gmii_core_clk_in = PERIOD &quot;clk_in&quot; 50 ns HIGH 50 % INPUT_JITTER 50 ps;" ScopeName="">TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>1563870</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2558</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.122</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/axi_pat_gen/tdata_3 (SLICE_X100Y119.B3), 26 paths
</twPathRptBanner><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.878</twSlack><twSrc BELType="RAM">U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/tdata_3</twDest><twTotPathDel>6.001</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/tdata_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB36_X7Y30.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>RAMB36_X7Y30.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y120.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.907</twDelInfo><twComp>U12/dout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.110</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3059_9460</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.747</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3059_9460</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U12/basic_pat_gen/mux_tdata&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3060_9461</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/tdata_3</twBEL></twPathDel><twLogDel>2.237</twLogDel><twRouteDel>3.764</twRouteDel><twTotDel>6.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.655</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/tdata_3</twDest><twTotPathDel>5.224</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/tdata_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X97Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X97Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.A3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.503</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3056_9457</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.577</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3056_9457</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3057_9458</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.527</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3057_9458</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.110</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3059_9460</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.747</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3059_9460</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U12/basic_pat_gen/mux_tdata&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3060_9461</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/tdata_3</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>4.464</twRouteDel><twTotDel>5.224</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.660</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/tdata_3</twDest><twTotPathDel>5.219</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/tdata_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X94Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X94Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.A2</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.498</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3056_9457</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.577</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3056_9457</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3057_9458</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y120.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.527</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3057_9458</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y120.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.110</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp></twPathDel><twPathDel><twSite>SLICE_X97Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3058_9459</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3059_9460</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.747</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut3059_9460</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y119.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U12/basic_pat_gen/mux_tdata&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut3060_9461</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/tdata_3</twBEL></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>4.459</twRouteDel><twTotDel>5.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/axi_pat_gen/sys_byte_1 (SLICE_X87Y97.A6), 20 paths
</twPathRptBanner><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.223</twSlack><twSrc BELType="FF">U12/RAM_BUFFER/cnt_page_read_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twDest><twTotPathDel>5.656</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/RAM_BUFFER/cnt_page_read_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X138Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X138Y155.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/page_read&lt;3&gt;</twComp><twBEL>U12/RAM_BUFFER/cnt_page_read_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y94.A2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.948</twDelInfo><twComp>U12/page_read&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut508_8735</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/][53_8738</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y94.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.359</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/][53_8738</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut508_8735</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;6_F</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.479</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/sys_byte&lt;1&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/][1562_8829</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twBEL></twPathDel><twLogDel>0.870</twLogDel><twRouteDel>4.786</twRouteDel><twTotDel>5.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.914</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twDest><twTotPathDel>3.965</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X97Y119.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X97Y119.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.380</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.853</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut508_8735</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/][53_8738</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y94.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.359</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/][53_8738</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut508_8735</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;6_F</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.479</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/sys_byte&lt;1&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/][1562_8829</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>3.071</twRouteDel><twTotDel>3.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.081</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twDest><twTotPathDel>3.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X94Y118.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X94Y118.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y103.C5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.213</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X89Y103.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y94.A4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.853</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut482_8736</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut508_8735</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/][53_8738</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y94.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.359</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/][53_8738</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y94.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.348</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut508_8735</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;6_F</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.479</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/_n0624&lt;1&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/sys_byte&lt;1&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/][1562_8829</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/sys_byte_1</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>2.904</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="107569" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (SLICE_X68Y97.CIN), 107569 paths
</twPathRptBanner><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.230</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_0</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twTotPathDel>5.649</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_0</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X84Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X84Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.479</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y97.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;0&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y99.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.754</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y102.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;16&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.561</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y99.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;17</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut1878_9069</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.549</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_204</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;4&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_157_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twBEL></twPathDel><twLogDel>3.306</twLogDel><twRouteDel>2.343</twRouteDel><twTotDel>5.649</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.240</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_0</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twTotPathDel>5.639</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_0</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X84Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X84Y94.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y97.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.479</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y97.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;0&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y100.DQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y101.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y101.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y102.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;16&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.561</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y99.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;17</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut1878_9069</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.549</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_204</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;4&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_157_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>2.154</twRouteDel><twTotDel>5.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.244</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twTotPathDel>5.635</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.230" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X84Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X84Y94.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/frame_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.470</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/frame_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y97.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut&lt;1&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y99.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y100.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.754</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y100.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut&lt;9&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y102.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy&lt;16&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y99.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.561</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y99.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut&lt;0&gt;17</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y100.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/lut1878_9069</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y95.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.549</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_204</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y95.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;7&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut&lt;4&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp&lt;11&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y97.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_157_o_add_237_OUT_xor&lt;15&gt;_rt</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy&lt;15&gt;</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15</twBEL></twPathDel><twLogDel>3.301</twLogDel><twRouteDel>2.334</twRouteDel><twTotDel>5.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle (SLICE_X135Y105.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twDest><twTotPathDel>0.150</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X135Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X135Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X135Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.128</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X135Y105.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/address_swap/wr_slot_2 (SLICE_X119Y128.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">U12/basic_pat_gen/address_swap/wr_slot_1</twSrc><twDest BELType="FF">U12/basic_pat_gen/address_swap/wr_slot_2</twDest><twTotPathDel>0.183</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/address_swap/wr_slot_1</twSrc><twDest BELType='FF'>U12/basic_pat_gen/address_swap/wr_slot_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X119Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X119Y128.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>U12/basic_pat_gen/address_swap/wr_slot&lt;2&gt;</twComp><twBEL>U12/basic_pat_gen/address_swap/wr_slot_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X119Y128.C6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.110</twDelInfo><twComp>U12/basic_pat_gen/address_swap/wr_slot&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X119Y128.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>U12/basic_pat_gen/address_swap/wr_slot&lt;2&gt;</twComp><twBEL>U12/basic_pat_gen/address_swap/lut240_9555</twBEL><twBEL>U12/basic_pat_gen/address_swap/wr_slot_2</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/basic_pat_gen/axi_pat_gen/ip_count_4 (SLICE_X86Y107.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">U12/basic_pat_gen/axi_pat_gen/ip_count_3</twSrc><twDest BELType="FF">U12/basic_pat_gen/axi_pat_gen/ip_count_4</twDest><twTotPathDel>0.184</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ip_count_3</twSrc><twDest BELType='FF'>U12/basic_pat_gen/axi_pat_gen/ip_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X86Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y107.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ip_count&lt;4&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/ip_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y107.C6</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.111</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ip_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.056</twDelInfo><twComp>U12/basic_pat_gen/axi_pat_gen/ip_count&lt;4&gt;</twComp><twBEL>U12/basic_pat_gen/axi_pat_gen/lut2351_9309</twBEL><twBEL>U12/basic_pat_gen/axi_pat_gen/ip_count_4</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.111</twRouteDel><twTotDel>0.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">U12/gtx_clk_bufg</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="383"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="384" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X8Y58.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="385" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK" locationPin="RAMB18_X7Y58.RDCLK" clockNet="U12/gtx_clk_bufg"/><twPinLimit anchorID="386" type="MINPERIOD" name="Trper_CLKA" slack="5.778" period="8.000" constraintValue="8.000" deviceLimit="2.222" freqLimit="450.045" physResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" logResource="U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK" locationPin="RAMB18_X6Y55.CLKBWRCLK" clockNet="U12/gtx_clk_bufg"/></twPinLimitRpt></twConst><twConst anchorID="387" twConstType="PERIOD" ><twConstHead uID="33"><twConstName UCFConstName="TIMESPEC TS_v6_emac_gmii_core_clk_in = PERIOD &quot;clk_in&quot; 50 ns HIGH 50 % INPUT_JITTER 50 ps;" ScopeName="">TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>25</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X55Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="388"><twConstPath anchorID="389" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.587</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twTotPathDel>2.300</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y113.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>1.450</twRouteDel><twTotDel>2.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X55Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="390"><twConstPath anchorID="391" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.587</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>2.300</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y113.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.850</twLogDel><twRouteDel>1.450</twRouteDel><twTotDel>2.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X55Y113.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="392"><twConstPath anchorID="393" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.592</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twTotPathDel>2.295</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.215" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.113</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y109.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y113.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.450</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y113.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3</twBEL></twPathDel><twLogDel>0.845</twLogDel><twRouteDel>1.450</twRouteDel><twTotDel>2.295</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X55Y113.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="394"><twConstPath anchorID="395" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>0.269</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X55Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y113.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.228</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4-In211</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.228</twRouteDel><twTotDel>0.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X55Y113.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="396"><twConstPath anchorID="397" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X54Y113.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.146</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y113.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.183</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y113.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.057</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4-In211</twBEL><twBEL>U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4</twBEL></twPathDel><twLogDel>0.089</twLogDel><twRouteDel>0.183</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (SLICE_X86Y109.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="398"><twConstPath anchorID="399" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twDest><twTotPathDel>0.277</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X86Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twSrcClk><twPathDel><twSite>SLICE_X86Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X86Y109.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.255</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_stage1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X86Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.255</twRouteDel><twTotDel>0.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U12/refclk_bufg</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="400"><twPinLimitBanner>Component Switching Limit Checks: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="401" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.239" period="5.000" constraintValue="5.000" deviceLimit="4.761" freqLimit="210.040" physResource="U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK" logResource="U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK" locationPin="IDELAYCTRL_X0Y2.REFCLK" clockNet="U12/refclk_bufg"/><twPinLimit anchorID="402" type="MINPERIOD" name="Tbcper_I" slack="3.571" period="5.000" constraintValue="5.000" deviceLimit="1.429" freqLimit="699.790" physResource="U12/clock_generator/clkout3_buf/I0" logResource="U12/clock_generator/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y29.I0" clockNet="U12/clock_generator/clkout2"/><twPinLimit anchorID="403" type="MINHIGHPULSE" name="Trpw" slack="4.168" period="5.000" constraintValue="2.500" deviceLimit="0.416" physResource="U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset/SR" logResource="U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1/SR" locationPin="SLICE_X54Y113.SR" clockNet="U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync"/></twPinLimitRpt></twConst><twConst anchorID="404" twConstType="PERIOD" ><twConstHead uID="34"><twConstName UCFConstName="TIMESPEC TS_clk_n = PERIOD &quot;clk_n&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.805</twMinPer></twConstHead><twPinLimitRpt anchorID="405"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="406" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y54.CLK" clockNet="clk_150M"/><twPinLimit anchorID="407" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X4Y52.CLK" clockNet="clk_150M"/><twPinLimit anchorID="408" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X3Y56.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="409" twConstType="PERIOD" ><twConstHead uID="35"><twConstName UCFConstName="TIMESPEC TS_clk_n = PERIOD &quot;clk_n&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="410"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="411" type="MINPERIOD" name="Tmon_DCLK" slack="20.830" period="33.330" constraintValue="33.330" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/><twPinLimit anchorID="412" type="MINPERIOD" name="Tbcper_I" slack="31.901" period="33.330" constraintValue="33.330" deviceLimit="1.429" freqLimit="699.790" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/><twPinLimit anchorID="413" type="MAXPERIOD" name="Tbcper_I" slack="966.670" period="33.330" constraintValue="33.330" deviceLimit="1000.000" freqLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="414" twConstType="PERIOD" ><twConstHead uID="36"><twConstName UCFConstName="TIMESPEC TS_clk_n = PERIOD &quot;clk_n&quot; 3.333 ns LOW 50 %;" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="415"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;</twPinLimitBanner><twPinLimit anchorID="416" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y22.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="417" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y22.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="418" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y25.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="419" twConstType="PERIOD" ><twConstHead uID="37"><twConstName UCFConstName="TIMESPEC TS_clk_p = PERIOD &quot;clk_p&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;</twConstName><twItemCnt>289964</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>58036</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.329</twMinPer></twConstHead><twPathRptBanner iPaths="1096" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_17 (SLICE_X133Y71.D2), 1096 paths
</twPathRptBanner><twPathRpt anchorID="420"><twConstPath anchorID="421" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.337</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_17</twDest><twTotPathDel>6.263</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X8Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.461</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y57.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.749</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/disp_enb_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y71.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.595</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;17&gt;</twComp><twBEL>U8_de_disp/lut2014_15575</twBEL><twBEL>U8_de_disp/power_com_in_17</twBEL></twPathDel><twLogDel>3.458</twLogDel><twRouteDel>2.805</twRouteDel><twTotDel>6.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="422"><twConstPath anchorID="423" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_17</twDest><twTotPathDel>6.185</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_17</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB36_X8Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y12.DOPBDOP0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.414</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y57.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;8&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_416</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_15</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.874</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/mux2211</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y71.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.595</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;17&gt;</twComp><twBEL>U8_de_disp/lut2014_15575</twBEL><twBEL>U8_de_disp/power_com_in_17</twBEL></twPathDel><twLogDel>3.302</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>6.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="424"><twConstPath anchorID="425" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.451</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_17</twDest><twTotPathDel>6.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_17</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X7Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X7Y9.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.350</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y57.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.749</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/disp_enb_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y71.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U8_de_disp/en_in_sync_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.595</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;17&gt;</twComp><twBEL>U8_de_disp/lut2014_15575</twBEL><twBEL>U8_de_disp/power_com_in_17</twBEL></twPathDel><twLogDel>3.455</twLogDel><twRouteDel>2.694</twRouteDel><twTotDel>6.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>56.2</twPctLog><twPctRoute>43.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="796" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_12 (SLICE_X133Y69.A2), 796 paths
</twPathRptBanner><twPathRpt anchorID="426"><twConstPath anchorID="427" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.370</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_12</twDest><twTotPathDel>6.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X8Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.461</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y57.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.749</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/disp_enb_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.700</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;15&gt;</twComp><twBEL>U8_de_disp/lut1932_15560</twBEL><twBEL>U8_de_disp/power_com_in_12</twBEL></twPathDel><twLogDel>3.320</twLogDel><twRouteDel>2.910</twRouteDel><twTotDel>6.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="428"><twConstPath anchorID="429" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.448</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_12</twDest><twTotPathDel>6.152</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_12</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X8Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y12.DOPBDOP0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.414</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y57.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;8&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_416</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_15</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.874</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/mux2211</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.700</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;15&gt;</twComp><twBEL>U8_de_disp/lut1932_15560</twBEL><twBEL>U8_de_disp/power_com_in_12</twBEL></twPathDel><twLogDel>3.164</twLogDel><twRouteDel>2.988</twRouteDel><twTotDel>6.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>51.4</twPctLog><twPctRoute>48.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="430"><twConstPath anchorID="431" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_12</twDest><twTotPathDel>6.116</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_12</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X7Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X7Y9.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.350</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y57.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.749</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/disp_enb_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y69.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.700</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>U8_de_disp/power_com_in&lt;15&gt;</twComp><twBEL>U8_de_disp/lut1932_15560</twBEL><twBEL>U8_de_disp/power_com_in_12</twBEL></twPathDel><twLogDel>3.317</twLogDel><twRouteDel>2.799</twRouteDel><twTotDel>6.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="976" iCriticalPaths="0" sType="EndPoint">Paths for end point U8_de_disp/power_com_in_15 (SLICE_X133Y69.D2), 976 paths
</twPathRptBanner><twPathRpt anchorID="432"><twConstPath anchorID="433" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_15</twDest><twTotPathDel>6.222</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X8Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y12.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.461</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y57.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.749</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/disp_enb_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;15&gt;</twComp><twBEL>U8_de_disp/lut1983_15569</twBEL><twBEL>U8_de_disp/power_com_in_15</twBEL></twPathDel><twLogDel>3.420</twLogDel><twRouteDel>2.802</twRouteDel><twTotDel>6.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="434"><twConstPath anchorID="435" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_15</twDest><twTotPathDel>6.144</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_15</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X8Y12.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X8Y12.DOPBDOP0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y57.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.414</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y57.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>power_com_out&lt;8&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_416</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_15</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.874</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/mux2211</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;15&gt;</twComp><twBEL>U8_de_disp/lut1983_15569</twBEL><twBEL>U8_de_disp/power_com_in_15</twBEL></twPathDel><twLogDel>3.264</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>6.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="436"><twConstPath anchorID="437" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.492</twSlack><twSrc BELType="RAM">U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType="FF">U8_de_disp/power_com_in_15</twDest><twTotPathDel>6.108</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.066</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twSrc><twDest BELType='FF'>U8_de_disp/power_com_in_15</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB36_X7Y9.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>RAMB36_X7Y9.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.073</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.350</twDelInfo><twComp>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y57.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>power_com_out&lt;0&gt;</twComp><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7</twBEL><twBEL>U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y67.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.749</twDelInfo><twComp>U8_de_disp/power_com_out_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y67.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>U8_de_disp/disp_enb_reg</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut&lt;0&gt;</twBEL><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y68.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y68.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y69.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y69.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.078</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X132Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X132Y70.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twComp><twBEL>U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X133Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.592</twDelInfo><twComp>U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X133Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>U8_de_disp/power_com_in&lt;15&gt;</twComp><twBEL>U8_de_disp/lut1983_15569</twBEL><twBEL>U8_de_disp/power_com_in_15</twBEL></twPathDel><twLogDel>3.417</twLogDel><twRouteDel>2.691</twRouteDel><twTotDel>6.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>55.9</twPctLog><twPctRoute>44.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk00001642 (SLICE_X13Y174.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="438"><twConstPath anchorID="439" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.124</twSlack><twSrc BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk000013e1/blk0000141d</twSrc><twDest BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk00001642</twDest><twTotPathDel>0.124</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk000013e1/blk0000141d</twSrc><twDest BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk00001642</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X13Y174.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00000d8f</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk000013e1/blk0000141d</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y174.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.128</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00000d8f</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y174.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00000d8f</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk00001642</twBEL></twPathDel><twLogDel>-0.004</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.124</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>-3.2</twPctLog><twPctRoute>103.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22 (SLICE_X36Y109.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="440"><twConstPath anchorID="441" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk00001b5d/blk00001b5e/blk00001b62</twSrc><twDest BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22</twDest><twTotPathDel>0.130</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk00001b5d/blk00001b5e/blk00001b62</twSrc><twDest BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X36Y109.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00001644</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk00001b5d/blk00001b5e/blk00001b62</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.128</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00001643</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.113</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00001644</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22</twBEL></twPathDel><twLogDel>0.002</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>1.5</twPctLog><twPctRoute>98.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4 (SLICE_X26Y156.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="442"><twConstPath anchorID="443" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk00001576</twSrc><twDest BELType="FF">U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4</twDest><twTotPathDel>0.149</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk00001576</twSrc><twDest BELType='FF'>U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X27Y156.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00001289</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk00001576</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y156.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.128</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig00001287</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y156.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.077</twDelInfo><twComp>U2_fft_150M/FFT_150M_L/blk00000001/sig0000127c</twComp><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk0000159d</twBEL><twBEL>U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4</twBEL></twPathDel><twLogDel>0.021</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.666">clk_150M</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="444"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="445" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X5Y54.CLK" clockNet="clk_150M"/><twPinLimit anchorID="446" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK" locationPin="DSP48_X4Y52.CLK" clockNet="clk_150M"/><twPinLimit anchorID="447" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.861" period="6.666" constraintValue="6.666" deviceLimit="3.805" freqLimit="262.812" physResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" logResource="U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK" locationPin="DSP48_X3Y56.CLK" clockNet="clk_150M"/></twPinLimitRpt></twConst><twConst anchorID="448" twConstType="PERIOD" ><twConstHead uID="38"><twConstName UCFConstName="TIMESPEC TS_clk_p = PERIOD &quot;clk_p&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.500</twMinPer></twConstHead><twPinLimitRpt anchorID="449"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="450" type="MINPERIOD" name="Tmon_DCLK" slack="20.830" period="33.330" constraintValue="33.330" deviceLimit="12.500" freqLimit="80.000" physResource="U13/SYSMON_INST/DCLK" logResource="U13/SYSMON_INST/DCLK" locationPin="SYSMON_X0Y0.DCLK" clockNet="clk_30M"/><twPinLimit anchorID="451" type="MINPERIOD" name="Tbcper_I" slack="31.901" period="33.330" constraintValue="33.330" deviceLimit="1.429" freqLimit="699.790" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/><twPinLimit anchorID="452" type="MAXPERIOD" name="Tbcper_I" slack="966.670" period="33.330" constraintValue="33.330" deviceLimit="1000.000" freqLimit="1.000" physResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" logResource="U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U0_CLK_RESET_INTERFACE/U0/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="453" twConstType="PERIOD" ><twConstHead uID="39"><twConstName UCFConstName="TIMESPEC TS_clk_p = PERIOD &quot;clk_p&quot; 3.333 ns HIGH 50 %;" ScopeName="">TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;</twConstName><twItemCnt>48986</twItemCnt><twErrCntSetup>11</twErrCntSetup><twErrCntEndPt>11</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>26458</twEndPtCnt><twPathErrCnt>41</twPathErrCnt><twMinPer>4.057</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="5" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01 (SLICE_X63Y165.B1), 16 paths
</twPathRptBanner><twPathRpt anchorID="454"><twConstPath anchorID="455" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.724</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twDest><twTotPathDel>3.996</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X61Y165.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;1&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.597</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.513</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.711</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.821</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.084</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut107_4162</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twBEL></twPathDel><twLogDel>0.778</twLogDel><twRouteDel>3.218</twRouteDel><twTotDel>3.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="456"><twConstPath anchorID="457" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.512</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twDest><twTotPathDel>3.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X59Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X59Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.470</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.513</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.711</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.821</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.084</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut107_4162</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twBEL></twPathDel><twLogDel>0.693</twLogDel><twRouteDel>3.091</twRouteDel><twTotDel>3.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="458"><twConstPath anchorID="459" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.446</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twDest><twTotPathDel>3.718</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X59Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X59Y165.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.513</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.711</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.821</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.084</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut107_4162</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01</twBEL></twPathDel><twLogDel>0.778</twLogDel><twRouteDel>2.940</twRouteDel><twTotDel>3.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="4" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11 (SLICE_X63Y164.A3), 16 paths
</twPathRptBanner><twPathRpt anchorID="460"><twConstPath anchorID="461" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.363</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twDest><twTotPathDel>3.635</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X61Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X61Y165.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;1&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.597</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;1&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.513</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.711</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.471</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y164.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>adc_max_min_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut113_4165</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.868</twRouteDel><twTotDel>3.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="462"><twConstPath anchorID="463" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.151</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twDest><twTotPathDel>3.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X59Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X59Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.470</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.513</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.711</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.471</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y164.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>adc_max_min_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut113_4165</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twBEL></twPathDel><twLogDel>0.682</twLogDel><twRouteDel>2.741</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="464"><twConstPath anchorID="465" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.085</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twDest><twTotPathDel>3.357</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X59Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X59Y165.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.319</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;0&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.576</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.513</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y165.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.711</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_L&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.471</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y164.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>adc_max_min_L&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut113_4165</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>2.590</twRouteDel><twTotDel>3.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="4" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0 (SLICE_X55Y66.D1), 16 paths
</twPathRptBanner><twPathRpt anchorID="466"><twConstPath anchorID="467" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.349</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/comparator_lv1_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twDest><twTotPathDel>3.621</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/comparator_lv1_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X53Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X53Y66.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;3&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/comparator_lv1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.598</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;3&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.453</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.577</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.818</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut54_4134</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>2.846</twRouteDel><twTotDel>3.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="468"><twConstPath anchorID="469" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.228</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twDest><twTotPathDel>3.500</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X55Y65.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;2&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;2&gt;&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.453</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.577</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.818</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut54_4134</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twBEL></twPathDel><twLogDel>0.690</twLogDel><twRouteDel>2.810</twRouteDel><twTotDel>3.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="470"><twConstPath anchorID="471" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.188</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twDest><twTotPathDel>3.460</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.098" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.061</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X55Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twSrcClk><twPathDel><twSite>SLICE_X55Y65.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.422</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;2&gt;&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.437</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.453</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.400</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.577</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y66.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.818</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y66.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>adc_max_min_R&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut54_4134</twBEL><twBEL>U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0</twBEL></twPathDel><twLogDel>0.775</twLogDel><twRouteDel>2.685</twRouteDel><twTotDel>3.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">clk_300M</twDestClk><twPctLog>22.4</twPctLog><twPctRoute>77.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X38Y75.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="472"><twConstPath anchorID="473" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "5.374" src = "5.372">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X39Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y75.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.256</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y75.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.089</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twDestClk><twPctLog>3.4</twPctLog><twPctRoute>96.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X72Y190.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="474"><twConstPath anchorID="475" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="FF">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "5.374" src = "5.372">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y191.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X72Y191.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y190.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.243</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X72Y190.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.243</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X41Y69.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="476"><twConstPath anchorID="477" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType="FF">U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "5.374" src = "5.372">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.112" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.186</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twSrc><twDest BELType='FF'>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_150M</twSrcClk><twPathDel><twSite>SLICE_X41Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.244</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;3&gt;</twComp><twBEL>U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_300M</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="478"><twPinLimitBanner>Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="479" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y22.CLKARDCLKL" clockNet="clk_300M"/><twPinLimit anchorID="480" type="MINPERIOD" name="Trper_CLKB" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X3Y22.CLKBWRCLKL" clockNet="clk_300M"/><twPinLimit anchorID="481" type="MINPERIOD" name="Trper_CLKA" slack="1.111" period="3.333" constraintValue="3.333" deviceLimit="2.222" freqLimit="450.045" physResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y25.CLKARDCLKL" clockNet="clk_300M"/></twPinLimitRpt></twConst><twConst anchorID="482" twConstType="PERIOD" ><twConstHead uID="40"><twConstName UCFConstName="" ScopeName="">TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         LOW 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPinLimitRpt anchorID="483"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns
        LOW 50%;</twPinLimitBanner><twPinLimit anchorID="484" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="485" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="486" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/></twPinLimitRpt></twConst><twConst anchorID="487" twConstType="PERIOD" ><twConstHead uID="41"><twConstName UCFConstName="" ScopeName="">TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.761</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out (SLICE_X26Y59.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="488"><twConstPath anchorID="489" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.533</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.354</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X51Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y59.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.002</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y59.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>2.002</twRouteDel><twTotDel>2.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out (SLICE_X26Y147.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="490"><twConstPath anchorID="491" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.539</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>2.348</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X51Y116.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y147.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.996</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y147.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.015</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.352</twLogDel><twRouteDel>1.996</twRouteDel><twTotDel>2.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out (SLICE_X63Y57.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="492"><twConstPath anchorID="493" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.963</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out</twDest><twTotPathDel>1.924</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.999</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.112</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X61Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y57.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.553</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y57.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_clk_iodelay_sync</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out</twBEL></twPathDel><twLogDel>0.371</twLogDel><twRouteDel>1.553</twRouteDel><twTotDel>1.924</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (SLICE_X51Y93.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="494"><twConstPath anchorID="495" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X51Y93.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y93.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.256</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (SLICE_X61Y93.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="496"><twConstPath anchorID="497" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X61Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X61Y93.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y93.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.256</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y93.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.256</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1 (SLICE_X59Y116.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="498"><twConstPath anchorID="499" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twSrcClk><twPathDel><twSite>SLICE_X58Y116.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y116.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.383</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y116.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.383</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.999">U1_adc_if_check_snap/refclk</twDestClk><twPctLog>5.4</twPctLog><twPctRoute>94.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="500"><twPinLimitBanner>Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="501" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="502" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X0Y0.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/><twPinLimit anchorID="503" type="MINPERIOD" name="Tdlycper_REFCLK" slack="0.238" period="4.999" constraintValue="4.999" deviceLimit="4.761" freqLimit="210.040" physResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" logResource="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK" locationPin="IDELAYCTRL_X1Y4.REFCLK" clockNet="U1_adc_if_check_snap/refclk"/></twPinLimitRpt></twConst><twConst anchorID="504" twConstType="OFFSETINDELAY" ><twConstHead uID="42"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="505"><twConstOffIn anchorID="506" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="507"><twConstOffIn anchorID="508" twDataPathType="twDataPathMinDelay"><twSlack>-0.489</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.435</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="509" twConstType="OFFSETINDELAY" ><twConstHead uID="43"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.745</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="510"><twConstOffIn anchorID="511" twDataPathType="twDataPathMaxDelay"><twSlack>1.578</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.829</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.657</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="512"><twConstOffIn anchorID="513" twDataPathType="twDataPathMinDelay"><twSlack>-0.487</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN32.PAD</twSrcSite><twPathDel><twSite>AN32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>AD_DH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.437</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="514" twConstType="OFFSETINDELAY" ><twConstHead uID="44"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.741</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="515"><twConstOffIn anchorID="516" twDataPathType="twDataPathMaxDelay"><twSlack>1.574</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="517"><twConstOffIn anchorID="518" twDataPathType="twDataPathMinDelay"><twSlack>-0.485</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="519" twConstType="OFFSETINDELAY" ><twConstHead uID="45"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.740</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="520"><twConstOffIn anchorID="521" twDataPathType="twDataPathMaxDelay"><twSlack>1.573</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.834</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.662</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="522"><twConstOffIn anchorID="523" twDataPathType="twDataPathMinDelay"><twSlack>-0.483</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM33.PAD</twSrcSite><twPathDel><twSite>AM33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>AD_DH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="524" twConstType="OFFSETINDELAY" ><twConstHead uID="46"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="525"><twConstOffIn anchorID="526" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM32.PAD</twSrcSite><twPathDel><twSite>AM32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;5&gt;</twComp><twBEL>AD_DH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="527"><twConstOffIn anchorID="528" twDataPathType="twDataPathMinDelay"><twSlack>-0.489</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM32.PAD</twSrcSite><twPathDel><twSite>AM32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;5&gt;</twComp><twBEL>AD_DH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.435</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="529" twConstType="OFFSETINDELAY" ><twConstHead uID="47"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.745</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="530"><twConstOffIn anchorID="531" twDataPathType="twDataPathMaxDelay"><twSlack>1.578</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM32.PAD</twSrcSite><twPathDel><twSite>AM32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;5&gt;</twComp><twBEL>AD_DH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.829</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.657</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="532"><twConstOffIn anchorID="533" twDataPathType="twDataPathMinDelay"><twSlack>-0.487</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM32.PAD</twSrcSite><twPathDel><twSite>AM32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;5&gt;</twComp><twBEL>AD_DH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>AD_DH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.437</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="534" twConstType="OFFSETINDELAY" ><twConstHead uID="48"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.767</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="535"><twConstOffIn anchorID="536" twDataPathType="twDataPathMaxDelay"><twSlack>1.600</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM31.PAD</twSrcSite><twPathDel><twSite>AM31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;3&gt;</twComp><twBEL>AD_DH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.807</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="537"><twConstOffIn anchorID="538" twDataPathType="twDataPathMinDelay"><twSlack>-0.507</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM31.PAD</twSrcSite><twPathDel><twSite>AM31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;3&gt;</twComp><twBEL>AD_DH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.417</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="539" twConstType="OFFSETINDELAY" ><twConstHead uID="49"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.766</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="540"><twConstOffIn anchorID="541" twDataPathType="twDataPathMaxDelay"><twSlack>1.599</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM31.PAD</twSrcSite><twPathDel><twSite>AM31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;3&gt;</twComp><twBEL>AD_DH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.636</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="542"><twConstOffIn anchorID="543" twDataPathType="twDataPathMinDelay"><twSlack>-0.505</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AM31.PAD</twSrcSite><twPathDel><twSite>AM31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;3&gt;</twComp><twBEL>AD_DH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="544" twConstType="OFFSETINDELAY" ><twConstHead uID="50"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.741</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="545"><twConstOffIn anchorID="546" twDataPathType="twDataPathMaxDelay"><twSlack>1.574</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL33.PAD</twSrcSite><twPathDel><twSite>AL33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;6&gt;</twComp><twBEL>AD_DH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="547"><twConstOffIn anchorID="548" twDataPathType="twDataPathMinDelay"><twSlack>-0.485</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL33.PAD</twSrcSite><twPathDel><twSite>AL33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;6&gt;</twComp><twBEL>AD_DH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="549" twConstType="OFFSETINDELAY" ><twConstHead uID="51"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.740</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="550"><twConstOffIn anchorID="551" twDataPathType="twDataPathMaxDelay"><twSlack>1.573</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL33.PAD</twSrcSite><twPathDel><twSite>AL33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;6&gt;</twComp><twBEL>AD_DH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.834</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.662</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="552"><twConstOffIn anchorID="553" twDataPathType="twDataPathMinDelay"><twSlack>-0.483</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL33.PAD</twSrcSite><twPathDel><twSite>AL33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;6&gt;</twComp><twBEL>AD_DH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_DH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="554" twConstType="OFFSETINDELAY" ><twConstHead uID="52"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.759</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="555"><twConstOffIn anchorID="556" twDataPathType="twDataPathMaxDelay"><twSlack>1.592</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.815</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="557"><twConstOffIn anchorID="558" twDataPathType="twDataPathMinDelay"><twSlack>-0.500</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="559" twConstType="OFFSETINDELAY" ><twConstHead uID="53"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.758</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="560"><twConstOffIn anchorID="561" twDataPathType="twDataPathMaxDelay"><twSlack>1.591</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.644</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="562"><twConstOffIn anchorID="563" twDataPathType="twDataPathMinDelay"><twSlack>-0.498</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL31.PAD</twSrcSite><twPathDel><twSite>AL31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>AD_DH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.426</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.254</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="564" twConstType="OFFSETINDELAY" ><twConstHead uID="54"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.767</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="565"><twConstOffIn anchorID="566" twDataPathType="twDataPathMaxDelay"><twSlack>1.600</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.807</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="567"><twConstOffIn anchorID="568" twDataPathType="twDataPathMinDelay"><twSlack>-0.507</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.417</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="569" twConstType="OFFSETINDELAY" ><twConstHead uID="55"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.766</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="570"><twConstOffIn anchorID="571" twDataPathType="twDataPathMaxDelay"><twSlack>1.599</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.628</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.636</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="572"><twConstOffIn anchorID="573" twDataPathType="twDataPathMinDelay"><twSlack>-0.505</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AL30.PAD</twSrcSite><twPathDel><twSite>AL30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>AD_DH_D_P&lt;3&gt;</twComp><twBEL>AD_DH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y1.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y1.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.419</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.247</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y1.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="574" twConstType="OFFSETINDELAY" ><twConstHead uID="56"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.749</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="575"><twConstOffIn anchorID="576" twDataPathType="twDataPathMaxDelay"><twSlack>1.582</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.825</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="577"><twConstOffIn anchorID="578" twDataPathType="twDataPathMinDelay"><twSlack>-0.491</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="579" twConstType="OFFSETINDELAY" ><twConstHead uID="57"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.748</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="580"><twConstOffIn anchorID="581" twDataPathType="twDataPathMaxDelay"><twSlack>1.581</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.654</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="582"><twConstOffIn anchorID="583" twDataPathType="twDataPathMinDelay"><twSlack>-0.489</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK33.PAD</twSrcSite><twPathDel><twSite>AK33.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>AD_DH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.435</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="584" twConstType="OFFSETINDELAY" ><twConstHead uID="58"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.749</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="585"><twConstOffIn anchorID="586" twDataPathType="twDataPathMaxDelay"><twSlack>1.582</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK32.PAD</twSrcSite><twPathDel><twSite>AK32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;7&gt;</twComp><twBEL>AD_DH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.825</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="587"><twConstOffIn anchorID="588" twDataPathType="twDataPathMinDelay"><twSlack>-0.491</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK32.PAD</twSrcSite><twPathDel><twSite>AK32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;7&gt;</twComp><twBEL>AD_DH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="589" twConstType="OFFSETINDELAY" ><twConstHead uID="59"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.748</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="590"><twConstOffIn anchorID="591" twDataPathType="twDataPathMaxDelay"><twSlack>1.581</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK32.PAD</twSrcSite><twPathDel><twSite>AK32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;7&gt;</twComp><twBEL>AD_DH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.826</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.654</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.8</twPctLog><twPctRoute>31.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="592"><twConstOffIn anchorID="593" twDataPathType="twDataPathMinDelay"><twSlack>-0.489</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK32.PAD</twSrcSite><twPathDel><twSite>AK32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;7&gt;</twComp><twBEL>AD_DH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK33.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK33.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.551</twDelInfo><twComp>AD_DH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y11.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y11.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.435</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.263</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y11.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="594" twConstType="OFFSETINDELAY" ><twConstHead uID="60"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.759</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="595"><twConstOffIn anchorID="596" twDataPathType="twDataPathMaxDelay"><twSlack>1.592</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK31.PAD</twSrcSite><twPathDel><twSite>AK31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;2&gt;</twComp><twBEL>AD_DH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.815</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="597"><twConstOffIn anchorID="598" twDataPathType="twDataPathMinDelay"><twSlack>-0.500</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK31.PAD</twSrcSite><twPathDel><twSite>AK31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;2&gt;</twComp><twBEL>AD_DH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.424</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="599" twConstType="OFFSETINDELAY" ><twConstHead uID="61"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.758</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="600"><twConstOffIn anchorID="601" twDataPathType="twDataPathMaxDelay"><twSlack>1.591</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK31.PAD</twSrcSite><twPathDel><twSite>AK31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;2&gt;</twComp><twBEL>AD_DH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.644</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="602"><twConstOffIn anchorID="603" twDataPathType="twDataPathMinDelay"><twSlack>-0.498</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AK31.PAD</twSrcSite><twPathDel><twSite>AK31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;2&gt;</twComp><twBEL>AD_DH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AL31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AL31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>AD_DH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y9.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y9.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.426</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.254</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y9.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="604" twConstType="OFFSETINDELAY" ><twConstHead uID="62"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.775</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="605"><twConstOffIn anchorID="606" twDataPathType="twDataPathMaxDelay"><twSlack>1.608</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ30.PAD</twSrcSite><twPathDel><twSite>AJ30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;1&gt;</twComp><twBEL>AD_DH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="607"><twConstOffIn anchorID="608" twDataPathType="twDataPathMinDelay"><twSlack>-0.514</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ30.PAD</twSrcSite><twPathDel><twSite>AJ30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;1&gt;</twComp><twBEL>AD_DH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="609" twConstType="OFFSETINDELAY" ><twConstHead uID="63"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.774</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="610"><twConstOffIn anchorID="611" twDataPathType="twDataPathMaxDelay"><twSlack>1.607</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ30.PAD</twSrcSite><twPathDel><twSite>AJ30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;1&gt;</twComp><twBEL>AD_DH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.628</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="612"><twConstOffIn anchorID="613" twDataPathType="twDataPathMinDelay"><twSlack>-0.512</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ30.PAD</twSrcSite><twPathDel><twSite>AJ30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;1&gt;</twComp><twBEL>AD_DH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.240</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="614" twConstType="OFFSETINDELAY" ><twConstHead uID="64"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.775</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="615"><twConstOffIn anchorID="616" twDataPathType="twDataPathMaxDelay"><twSlack>1.608</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="617"><twConstOffIn anchorID="618" twDataPathType="twDataPathMinDelay"><twSlack>-0.514</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.238</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="619" twConstType="OFFSETINDELAY" ><twConstHead uID="65"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.774</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="620"><twConstOffIn anchorID="621" twDataPathType="twDataPathMaxDelay"><twSlack>1.607</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.628</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="622"><twConstOffIn anchorID="623" twDataPathType="twDataPathMinDelay"><twSlack>-0.512</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ29.PAD</twSrcSite><twPathDel><twSite>AJ29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;1&gt;</twComp><twBEL>AD_DH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.240</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="624" twConstType="OFFSETINDELAY" ><twConstHead uID="66"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.763</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="625"><twConstOffIn anchorID="626" twDataPathType="twDataPathMaxDelay"><twSlack>1.596</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH30.PAD</twSrcSite><twPathDel><twSite>AH30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;4&gt;</twComp><twBEL>AD_DH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AH29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AH29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.811</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="627"><twConstOffIn anchorID="628" twDataPathType="twDataPathMinDelay"><twSlack>-0.503</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH30.PAD</twSrcSite><twPathDel><twSite>AH30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;4&gt;</twComp><twBEL>AD_DH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AH29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AH29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="629" twConstType="OFFSETINDELAY" ><twConstHead uID="67"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.762</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="630"><twConstOffIn anchorID="631" twDataPathType="twDataPathMaxDelay"><twSlack>1.595</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH30.PAD</twSrcSite><twPathDel><twSite>AH30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;4&gt;</twComp><twBEL>AD_DH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AH29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AH29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.812</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.640</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="632"><twConstOffIn anchorID="633" twDataPathType="twDataPathMinDelay"><twSlack>-0.501</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH30.PAD</twSrcSite><twPathDel><twSite>AH30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;4&gt;</twComp><twBEL>AD_DH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AH29.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AH29.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="634" twConstType="OFFSETINDELAY" ><twConstHead uID="68"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.763</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="635"><twConstOffIn anchorID="636" twDataPathType="twDataPathMaxDelay"><twSlack>1.596</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.811</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="637"><twConstOffIn anchorID="638" twDataPathType="twDataPathMinDelay"><twSlack>-0.503</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.421</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="639" twConstType="OFFSETINDELAY" ><twConstHead uID="69"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.762</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="640"><twConstOffIn anchorID="641" twDataPathType="twDataPathMaxDelay"><twSlack>1.595</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.632</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.812</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.640</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="642"><twConstOffIn anchorID="643" twDataPathType="twDataPathMinDelay"><twSlack>-0.501</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AH29.PAD</twSrcSite><twPathDel><twSite>AH29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>AD_DH_D_P&lt;4&gt;</twComp><twBEL>AD_DH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.423</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.251</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="644" twConstType="OFFSETINDELAY" ><twConstHead uID="70"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.021</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="645"><twConstOffIn anchorID="646" twDataPathType="twDataPathMaxDelay"><twSlack>1.854</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG30.PAD</twSrcSite><twPathDel><twSite>AG30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;0&gt;</twComp><twBEL>AD_DH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AF30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AF30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="647"><twConstOffIn anchorID="648" twDataPathType="twDataPathMinDelay"><twSlack>-0.760</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG30.PAD</twSrcSite><twPathDel><twSite>AG30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;0&gt;</twComp><twBEL>AD_DH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AF30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AF30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>1.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="649" twConstType="OFFSETINDELAY" ><twConstHead uID="71"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.020</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="650"><twConstOffIn anchorID="651" twDataPathType="twDataPathMaxDelay"><twSlack>1.853</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG30.PAD</twSrcSite><twPathDel><twSite>AG30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;0&gt;</twComp><twBEL>AD_DH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AF30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AF30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.382</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="652"><twConstOffIn anchorID="653" twDataPathType="twDataPathMinDelay"><twSlack>-0.758</twSlack><twSrc BELType="PAD">AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG30.PAD</twSrcSite><twPathDel><twSite>AG30.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_DH_D_N&lt;0&gt;</twComp><twBEL>AD_DH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AF30.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AF30.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>1.994</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="654" twConstType="OFFSETINDELAY" ><twConstHead uID="72"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.021</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="655"><twConstOffIn anchorID="656" twDataPathType="twDataPathMaxDelay"><twSlack>1.854</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.381</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="657"><twConstOffIn anchorID="658" twDataPathType="twDataPathMinDelay"><twSlack>-0.760</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>1.992</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="659" twConstType="OFFSETINDELAY" ><twConstHead uID="73"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.020</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="660"><twConstOffIn anchorID="661" twDataPathType="twDataPathMaxDelay"><twSlack>1.853</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.427</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.800</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.382</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>75.6</twPctLog><twPctRoute>24.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.427</twTotDel><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="662"><twConstOffIn anchorID="663" twDataPathType="twDataPathMinDelay"><twSlack>-0.758</twSlack><twSrc BELType="PAD">AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.560</twClkDel><twClkSrc>AD_D_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_DH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_D_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_DH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AF30.PAD</twSrcSite><twPathDel><twSite>AF30.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_DH_D_P&lt;0&gt;</twComp><twBEL>AD_DH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y19.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y19.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>1.994</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_D_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AG27.PAD</twSrcSite><twPathDel><twSite>AG27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>AD_D_CLK_P</twComp><twBEL>AD_D_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y19.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr</twComp></twPathDel><twLogDel>1.033</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="664" twConstType="OFFSETINDELAY" ><twConstHead uID="74"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.715</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="665"><twConstOffIn anchorID="666" twDataPathType="twDataPathMaxDelay"><twSlack>1.548</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AP21.PAD</twSrcSite><twPathDel><twSite>AP21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;0&gt;</twComp><twBEL>AD_CH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AP20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AP20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="667"><twConstOffIn anchorID="668" twDataPathType="twDataPathMinDelay"><twSlack>-0.460</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AP21.PAD</twSrcSite><twPathDel><twSite>AP21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;0&gt;</twComp><twBEL>AD_CH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AP20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AP20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="669" twConstType="OFFSETINDELAY" ><twConstHead uID="75"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.714</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="670"><twConstOffIn anchorID="671" twDataPathType="twDataPathMaxDelay"><twSlack>1.547</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AP21.PAD</twSrcSite><twPathDel><twSite>AP21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;0&gt;</twComp><twBEL>AD_CH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AP20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AP20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="672"><twConstOffIn anchorID="673" twDataPathType="twDataPathMinDelay"><twSlack>-0.458</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AP21.PAD</twSrcSite><twPathDel><twSite>AP21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;0&gt;</twComp><twBEL>AD_CH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AP20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AP20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.457</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="674" twConstType="OFFSETINDELAY" ><twConstHead uID="76"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.715</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="675"><twConstOffIn anchorID="676" twDataPathType="twDataPathMaxDelay"><twSlack>1.548</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="677"><twConstOffIn anchorID="678" twDataPathType="twDataPathMinDelay"><twSlack>-0.460</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="679" twConstType="OFFSETINDELAY" ><twConstHead uID="77"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.714</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="680"><twConstOffIn anchorID="681" twDataPathType="twDataPathMaxDelay"><twSlack>1.547</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="682"><twConstOffIn anchorID="683" twDataPathType="twDataPathMinDelay"><twSlack>-0.458</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AP20.PAD</twSrcSite><twPathDel><twSite>AP20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_CH_D_P&lt;0&gt;</twComp><twBEL>AD_CH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y21.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y21.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.457</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.288</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y21.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="684" twConstType="OFFSETINDELAY" ><twConstHead uID="78"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.739</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="685"><twConstOffIn anchorID="686" twDataPathType="twDataPathMaxDelay"><twSlack>1.572</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN22.PAD</twSrcSite><twPathDel><twSite>AN22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;1&gt;</twComp><twBEL>AD_CH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM22.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM22.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.827</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="687"><twConstOffIn anchorID="688" twDataPathType="twDataPathMinDelay"><twSlack>-0.481</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN22.PAD</twSrcSite><twPathDel><twSite>AN22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;1&gt;</twComp><twBEL>AD_CH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM22.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM22.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="689" twConstType="OFFSETINDELAY" ><twConstHead uID="79"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.738</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="690"><twConstOffIn anchorID="691" twDataPathType="twDataPathMaxDelay"><twSlack>1.571</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN22.PAD</twSrcSite><twPathDel><twSite>AN22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;1&gt;</twComp><twBEL>AD_CH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM22.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM22.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.659</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="692"><twConstOffIn anchorID="693" twDataPathType="twDataPathMinDelay"><twSlack>-0.479</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN22.PAD</twSrcSite><twPathDel><twSite>AN22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;1&gt;</twComp><twBEL>AD_CH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM22.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM22.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="694" twConstType="OFFSETINDELAY" ><twConstHead uID="80"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.695</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="695"><twConstOffIn anchorID="696" twDataPathType="twDataPathMaxDelay"><twSlack>1.528</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN20.PAD</twSrcSite><twPathDel><twSite>AN20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;3&gt;</twComp><twBEL>AD_CH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.871</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="697"><twConstOffIn anchorID="698" twDataPathType="twDataPathMinDelay"><twSlack>-0.443</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN20.PAD</twSrcSite><twPathDel><twSite>AN20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;3&gt;</twComp><twBEL>AD_CH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="699" twConstType="OFFSETINDELAY" ><twConstHead uID="81"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.694</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="700"><twConstOffIn anchorID="701" twDataPathType="twDataPathMaxDelay"><twSlack>1.527</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN20.PAD</twSrcSite><twPathDel><twSite>AN20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;3&gt;</twComp><twBEL>AD_CH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.703</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="702"><twConstOffIn anchorID="703" twDataPathType="twDataPathMinDelay"><twSlack>-0.441</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AN20.PAD</twSrcSite><twPathDel><twSite>AN20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;3&gt;</twComp><twBEL>AD_CH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AN19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AN19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="704" twConstType="OFFSETINDELAY" ><twConstHead uID="82"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.695</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="705"><twConstOffIn anchorID="706" twDataPathType="twDataPathMaxDelay"><twSlack>1.528</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.871</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="707"><twConstOffIn anchorID="708" twDataPathType="twDataPathMinDelay"><twSlack>-0.443</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="709" twConstType="OFFSETINDELAY" ><twConstHead uID="83"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.694</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="710"><twConstOffIn anchorID="711" twDataPathType="twDataPathMaxDelay"><twSlack>1.527</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.703</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="712"><twConstOffIn anchorID="713" twDataPathType="twDataPathMinDelay"><twSlack>-0.441</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AN19.PAD</twSrcSite><twPathDel><twSite>AN19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>AD_CH_D_P&lt;3&gt;</twComp><twBEL>AD_CH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y29.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y29.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.305</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y29.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="714" twConstType="OFFSETINDELAY" ><twConstHead uID="84"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.739</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="715"><twConstOffIn anchorID="716" twDataPathType="twDataPathMaxDelay"><twSlack>1.572</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.827</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="717"><twConstOffIn anchorID="718" twDataPathType="twDataPathMinDelay"><twSlack>-0.481</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.434</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="719" twConstType="OFFSETINDELAY" ><twConstHead uID="85"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.738</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="720"><twConstOffIn anchorID="721" twDataPathType="twDataPathMaxDelay"><twSlack>1.571</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.828</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.659</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="722"><twConstOffIn anchorID="723" twDataPathType="twDataPathMinDelay"><twSlack>-0.479</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM22.PAD</twSrcSite><twPathDel><twSite>AM22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>AD_CH_D_P&lt;1&gt;</twComp><twBEL>AD_CH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y5.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y5.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y5.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="724" twConstType="OFFSETINDELAY" ><twConstHead uID="86"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.747</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="725"><twConstOffIn anchorID="726" twDataPathType="twDataPathMaxDelay"><twSlack>1.580</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="727"><twConstOffIn anchorID="728" twDataPathType="twDataPathMinDelay"><twSlack>-0.487</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="729" twConstType="OFFSETINDELAY" ><twConstHead uID="87"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="730"><twConstOffIn anchorID="731" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.651</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="732"><twConstOffIn anchorID="733" twDataPathType="twDataPathMinDelay"><twSlack>-0.485</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM21.PAD</twSrcSite><twPathDel><twSite>AM21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>AD_CH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.430</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="734" twConstType="OFFSETINDELAY" ><twConstHead uID="88"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.694</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="735"><twConstOffIn anchorID="736" twDataPathType="twDataPathMaxDelay"><twSlack>1.527</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="737"><twConstOffIn anchorID="738" twDataPathType="twDataPathMinDelay"><twSlack>-0.442</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="739" twConstType="OFFSETINDELAY" ><twConstHead uID="89"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.693</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="740"><twConstOffIn anchorID="741" twDataPathType="twDataPathMaxDelay"><twSlack>1.526</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.704</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="742"><twConstOffIn anchorID="743" twDataPathType="twDataPathMinDelay"><twSlack>-0.440</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM20.PAD</twSrcSite><twPathDel><twSite>AM20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>AD_CH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.475</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.306</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="744" twConstType="OFFSETINDELAY" ><twConstHead uID="90"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.669</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="745"><twConstOffIn anchorID="746" twDataPathType="twDataPathMaxDelay"><twSlack>1.502</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="747"><twConstOffIn anchorID="748" twDataPathType="twDataPathMinDelay"><twSlack>-0.420</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.495</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="749" twConstType="OFFSETINDELAY" ><twConstHead uID="91"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.668</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="750"><twConstOffIn anchorID="751" twDataPathType="twDataPathMaxDelay"><twSlack>1.501</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.729</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="752"><twConstOffIn anchorID="753" twDataPathType="twDataPathMinDelay"><twSlack>-0.418</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AM18.PAD</twSrcSite><twPathDel><twSite>AM18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>AD_CH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="754" twConstType="OFFSETINDELAY" ><twConstHead uID="92"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.747</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="755"><twConstOffIn anchorID="756" twDataPathType="twDataPathMaxDelay"><twSlack>1.580</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL21.PAD</twSrcSite><twPathDel><twSite>AL21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;2&gt;</twComp><twBEL>AD_CH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="757"><twConstOffIn anchorID="758" twDataPathType="twDataPathMinDelay"><twSlack>-0.487</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL21.PAD</twSrcSite><twPathDel><twSite>AL21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;2&gt;</twComp><twBEL>AD_CH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="759" twConstType="OFFSETINDELAY" ><twConstHead uID="93"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="760"><twConstOffIn anchorID="761" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL21.PAD</twSrcSite><twPathDel><twSite>AL21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;2&gt;</twComp><twBEL>AD_CH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.651</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="762"><twConstOffIn anchorID="763" twDataPathType="twDataPathMinDelay"><twSlack>-0.485</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL21.PAD</twSrcSite><twPathDel><twSite>AL21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;2&gt;</twComp><twBEL>AD_CH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_CH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y13.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y13.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.430</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.261</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y13.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="764" twConstType="OFFSETINDELAY" ><twConstHead uID="94"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.694</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="765"><twConstOffIn anchorID="766" twDataPathType="twDataPathMaxDelay"><twSlack>1.527</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL20.PAD</twSrcSite><twPathDel><twSite>AL20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;4&gt;</twComp><twBEL>AD_CH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.872</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="767"><twConstOffIn anchorID="768" twDataPathType="twDataPathMinDelay"><twSlack>-0.442</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL20.PAD</twSrcSite><twPathDel><twSite>AL20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;4&gt;</twComp><twBEL>AD_CH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.473</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>63.9</twPctLog><twPctRoute>36.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="769" twConstType="OFFSETINDELAY" ><twConstHead uID="95"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.693</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="770"><twConstOffIn anchorID="771" twDataPathType="twDataPathMaxDelay"><twSlack>1.526</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL20.PAD</twSrcSite><twPathDel><twSite>AL20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;4&gt;</twComp><twBEL>AD_CH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.704</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="772"><twConstOffIn anchorID="773" twDataPathType="twDataPathMinDelay"><twSlack>-0.440</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL20.PAD</twSrcSite><twPathDel><twSite>AL20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;4&gt;</twComp><twBEL>AD_CH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>AD_CH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y25.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y25.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.475</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.306</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y25.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="774" twConstType="OFFSETINDELAY" ><twConstHead uID="96"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.669</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="775"><twConstOffIn anchorID="776" twDataPathType="twDataPathMaxDelay"><twSlack>1.502</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL18.PAD</twSrcSite><twPathDel><twSite>AL18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;5&gt;</twComp><twBEL>AD_CH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.897</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="777"><twConstOffIn anchorID="778" twDataPathType="twDataPathMinDelay"><twSlack>-0.420</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL18.PAD</twSrcSite><twPathDel><twSite>AL18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;5&gt;</twComp><twBEL>AD_CH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.495</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.326</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="779" twConstType="OFFSETINDELAY" ><twConstHead uID="97"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.668</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="780"><twConstOffIn anchorID="781" twDataPathType="twDataPathMaxDelay"><twSlack>1.501</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL18.PAD</twSrcSite><twPathDel><twSite>AL18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;5&gt;</twComp><twBEL>AD_CH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.898</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.729</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>69.5</twPctLog><twPctRoute>30.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="782"><twConstOffIn anchorID="783" twDataPathType="twDataPathMinDelay"><twSlack>-0.418</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AL18.PAD</twSrcSite><twPathDel><twSite>AL18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;5&gt;</twComp><twBEL>AD_CH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AM18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AM18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>AD_CH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y37.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y37.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.497</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.328</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y37.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="784" twConstType="OFFSETINDELAY" ><twConstHead uID="98"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.776</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="785"><twConstOffIn anchorID="786" twDataPathType="twDataPathMaxDelay"><twSlack>1.609</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="787"><twConstOffIn anchorID="788" twDataPathType="twDataPathMinDelay"><twSlack>-0.513</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="789" twConstType="OFFSETINDELAY" ><twConstHead uID="99"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.775</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="790"><twConstOffIn anchorID="791" twDataPathType="twDataPathMaxDelay"><twSlack>1.608</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.622</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="792"><twConstOffIn anchorID="793" twDataPathType="twDataPathMinDelay"><twSlack>-0.511</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AK21.PAD</twSrcSite><twPathDel><twSite>AK21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>AD_CH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.235</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="794" twConstType="OFFSETINDELAY" ><twConstHead uID="100"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.776</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="795"><twConstOffIn anchorID="796" twDataPathType="twDataPathMaxDelay"><twSlack>1.609</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ21.PAD</twSrcSite><twPathDel><twSite>AJ21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;6&gt;</twComp><twBEL>AD_CH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.790</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.621</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="797"><twConstOffIn anchorID="798" twDataPathType="twDataPathMinDelay"><twSlack>-0.513</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ21.PAD</twSrcSite><twPathDel><twSite>AJ21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;6&gt;</twComp><twBEL>AD_CH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.233</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="799" twConstType="OFFSETINDELAY" ><twConstHead uID="101"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.775</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="800"><twConstOffIn anchorID="801" twDataPathType="twDataPathMaxDelay"><twSlack>1.608</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ21.PAD</twSrcSite><twPathDel><twSite>AJ21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;6&gt;</twComp><twBEL>AD_CH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.622</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="802"><twConstOffIn anchorID="803" twDataPathType="twDataPathMinDelay"><twSlack>-0.511</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AJ21.PAD</twSrcSite><twPathDel><twSite>AJ21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;6&gt;</twComp><twBEL>AD_CH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AK21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AK21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>AD_CH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y7.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y7.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.404</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.235</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y7.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="804" twConstType="OFFSETINDELAY" ><twConstHead uID="102"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.781</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="805"><twConstOffIn anchorID="806" twDataPathType="twDataPathMaxDelay"><twSlack>1.614</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="807"><twConstOffIn anchorID="808" twDataPathType="twDataPathMinDelay"><twSlack>-0.517</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.398</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="809" twConstType="OFFSETINDELAY" ><twConstHead uID="103"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.780</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="810"><twConstOffIn anchorID="811" twDataPathType="twDataPathMaxDelay"><twSlack>1.613</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="812"><twConstOffIn anchorID="813" twDataPathType="twDataPathMinDelay"><twSlack>-0.515</twSlack><twSrc BELType="PAD">AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>AJ20.PAD</twSrcSite><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>AD_CH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.400</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.231</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="814" twConstType="OFFSETINDELAY" ><twConstHead uID="104"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.781</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="815"><twConstOffIn anchorID="816" twDataPathType="twDataPathMaxDelay"><twSlack>1.614</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH20.PAD</twSrcSite><twPathDel><twSite>AH20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;7&gt;</twComp><twBEL>AD_CH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.785</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="817"><twConstOffIn anchorID="818" twDataPathType="twDataPathMinDelay"><twSlack>-0.517</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH20.PAD</twSrcSite><twPathDel><twSite>AH20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;7&gt;</twComp><twBEL>AD_CH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.398</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="819" twConstType="OFFSETINDELAY" ><twConstHead uID="105"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_CH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.780</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="820"><twConstOffIn anchorID="821" twDataPathType="twDataPathMaxDelay"><twSlack>1.613</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.422</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH20.PAD</twSrcSite><twPathDel><twSite>AH20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;7&gt;</twComp><twBEL>AD_CH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.786</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.617</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>0.896</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.422</twTotDel><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_CH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="822"><twConstOffIn anchorID="823" twDataPathType="twDataPathMinDelay"><twSlack>-0.515</twSlack><twSrc BELType="PAD">AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.554</twClkDel><twClkSrc>AD_C_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_CH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_C_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_CH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AH20.PAD</twSrcSite><twPathDel><twSite>AH20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_CH_D_N&lt;7&gt;</twComp><twBEL>AD_CH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AJ20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AJ20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_CH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y15.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y15.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.400</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.231</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_C_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>AF20.PAD</twSrcSite><twPathDel><twSite>AF20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>AD_C_CLK_P</twComp><twBEL>AD_C_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y17.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y17.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.676</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y1.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y15.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr</twComp></twPathDel><twLogDel>1.028</twLogDel><twRouteDel>2.526</twRouteDel><twTotDel>3.554</twTotDel><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="824" twConstType="OFFSETINDELAY" ><twConstHead uID="106"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.910</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="825"><twConstOffIn anchorID="826" twDataPathType="twDataPathMaxDelay"><twSlack>1.743</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>L21.PAD</twSrcSite><twPathDel><twSite>L21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;5&gt;</twComp><twBEL>AD_BH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>L20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>L20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="827"><twConstOffIn anchorID="828" twDataPathType="twDataPathMinDelay"><twSlack>-0.652</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>L21.PAD</twSrcSite><twPathDel><twSite>L21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;5&gt;</twComp><twBEL>AD_BH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>L20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>L20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="829" twConstType="OFFSETINDELAY" ><twConstHead uID="107"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.909</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="830"><twConstOffIn anchorID="831" twDataPathType="twDataPathMaxDelay"><twSlack>1.742</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>L21.PAD</twSrcSite><twPathDel><twSite>L21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;5&gt;</twComp><twBEL>AD_BH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>L20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>L20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.630</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="832"><twConstOffIn anchorID="833" twDataPathType="twDataPathMinDelay"><twSlack>-0.650</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>L21.PAD</twSrcSite><twPathDel><twSite>L21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;5&gt;</twComp><twBEL>AD_BH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>L20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>L20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.243</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="834" twConstType="OFFSETINDELAY" ><twConstHead uID="108"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.910</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="835"><twConstOffIn anchorID="836" twDataPathType="twDataPathMaxDelay"><twSlack>1.743</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.798</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="837"><twConstOffIn anchorID="838" twDataPathType="twDataPathMinDelay"><twSlack>-0.652</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.410</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.241</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="839" twConstType="OFFSETINDELAY" ><twConstHead uID="109"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.909</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="840"><twConstOffIn anchorID="841" twDataPathType="twDataPathMaxDelay"><twSlack>1.742</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.799</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.630</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.4</twPctLog><twPctRoute>31.6</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="842"><twConstOffIn anchorID="843" twDataPathType="twDataPathMinDelay"><twSlack>-0.650</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>L20.PAD</twSrcSite><twPathDel><twSite>L20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>AD_BH_D_P&lt;5&gt;</twComp><twBEL>AD_BH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y163.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y163.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.412</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.243</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y163.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="844" twConstType="OFFSETINDELAY" ><twConstHead uID="110"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.915</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="845"><twConstOffIn anchorID="846" twDataPathType="twDataPathMaxDelay"><twSlack>1.748</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K22.PAD</twSrcSite><twPathDel><twSite>K22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;6&gt;</twComp><twBEL>AD_BH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="847"><twConstOffIn anchorID="848" twDataPathType="twDataPathMinDelay"><twSlack>-0.657</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K22.PAD</twSrcSite><twPathDel><twSite>K22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;6&gt;</twComp><twBEL>AD_BH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="849" twConstType="OFFSETINDELAY" ><twConstHead uID="111"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.914</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="850"><twConstOffIn anchorID="851" twDataPathType="twDataPathMaxDelay"><twSlack>1.747</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K22.PAD</twSrcSite><twPathDel><twSite>K22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;6&gt;</twComp><twBEL>AD_BH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.794</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.625</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="852"><twConstOffIn anchorID="853" twDataPathType="twDataPathMinDelay"><twSlack>-0.655</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K22.PAD</twSrcSite><twPathDel><twSite>K22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;6&gt;</twComp><twBEL>AD_BH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>K21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>K21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.238</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="854" twConstType="OFFSETINDELAY" ><twConstHead uID="112"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.915</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="855"><twConstOffIn anchorID="856" twDataPathType="twDataPathMaxDelay"><twSlack>1.748</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.793</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.624</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="857"><twConstOffIn anchorID="858" twDataPathType="twDataPathMinDelay"><twSlack>-0.657</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.405</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.8</twPctLog><twPctRoute>37.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="859" twConstType="OFFSETINDELAY" ><twConstHead uID="113"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.914</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="860"><twConstOffIn anchorID="861" twDataPathType="twDataPathMaxDelay"><twSlack>1.747</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.794</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.625</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.3</twPctLog><twPctRoute>31.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="862"><twConstOffIn anchorID="863" twDataPathType="twDataPathMinDelay"><twSlack>-0.655</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>K21.PAD</twSrcSite><twPathDel><twSite>K21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>AD_BH_D_P&lt;6&gt;</twComp><twBEL>AD_BH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y167.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y167.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.407</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.238</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.9</twPctLog><twPctRoute>37.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y167.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="864" twConstType="OFFSETINDELAY" ><twConstHead uID="114"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.927</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="865"><twConstOffIn anchorID="866" twDataPathType="twDataPathMaxDelay"><twSlack>1.760</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J21.PAD</twSrcSite><twPathDel><twSite>J21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;4&gt;</twComp><twBEL>AD_BH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="867"><twConstOffIn anchorID="868" twDataPathType="twDataPathMinDelay"><twSlack>-0.667</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J21.PAD</twSrcSite><twPathDel><twSite>J21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;4&gt;</twComp><twBEL>AD_BH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="869" twConstType="OFFSETINDELAY" ><twConstHead uID="115"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.926</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="870"><twConstOffIn anchorID="871" twDataPathType="twDataPathMaxDelay"><twSlack>1.759</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J21.PAD</twSrcSite><twPathDel><twSite>J21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;4&gt;</twComp><twBEL>AD_BH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.782</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.613</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="872"><twConstOffIn anchorID="873" twDataPathType="twDataPathMinDelay"><twSlack>-0.665</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J21.PAD</twSrcSite><twPathDel><twSite>J21.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;4&gt;</twComp><twBEL>AD_BH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.228</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="874" twConstType="OFFSETINDELAY" ><twConstHead uID="116"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.927</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="875"><twConstOffIn anchorID="876" twDataPathType="twDataPathMaxDelay"><twSlack>1.760</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.781</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="877"><twConstOffIn anchorID="878" twDataPathType="twDataPathMinDelay"><twSlack>-0.667</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.395</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.226</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="879" twConstType="OFFSETINDELAY" ><twConstHead uID="117"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.926</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="880"><twConstOffIn anchorID="881" twDataPathType="twDataPathMaxDelay"><twSlack>1.759</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.782</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.613</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.2</twPctLog><twPctRoute>31.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="882"><twConstOffIn anchorID="883" twDataPathType="twDataPathMinDelay"><twSlack>-0.665</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J20.PAD</twSrcSite><twPathDel><twSite>J20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>AD_BH_D_P&lt;4&gt;</twComp><twBEL>AD_BH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y191.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y191.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.397</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.228</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>62.7</twPctLog><twPctRoute>37.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y191.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="884" twConstType="OFFSETINDELAY" ><twConstHead uID="118"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.904</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="885"><twConstOffIn anchorID="886" twDataPathType="twDataPathMaxDelay"><twSlack>1.737</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G22.PAD</twSrcSite><twPathDel><twSite>G22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;7&gt;</twComp><twBEL>AD_BH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.804</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="887"><twConstOffIn anchorID="888" twDataPathType="twDataPathMinDelay"><twSlack>-0.647</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G22.PAD</twSrcSite><twPathDel><twSite>G22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;7&gt;</twComp><twBEL>AD_BH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.415</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="889" twConstType="OFFSETINDELAY" ><twConstHead uID="119"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.903</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="890"><twConstOffIn anchorID="891" twDataPathType="twDataPathMaxDelay"><twSlack>1.736</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G22.PAD</twSrcSite><twPathDel><twSite>G22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;7&gt;</twComp><twBEL>AD_BH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.805</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.636</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="892"><twConstOffIn anchorID="893" twDataPathType="twDataPathMinDelay"><twSlack>-0.645</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G22.PAD</twSrcSite><twPathDel><twSite>G22.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;7&gt;</twComp><twBEL>AD_BH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.417</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="894" twConstType="OFFSETINDELAY" ><twConstHead uID="120"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.904</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="895"><twConstOffIn anchorID="896" twDataPathType="twDataPathMaxDelay"><twSlack>1.737</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.804</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="897"><twConstOffIn anchorID="898" twDataPathType="twDataPathMinDelay"><twSlack>-0.647</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.415</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.246</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="899" twConstType="OFFSETINDELAY" ><twConstHead uID="121"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.903</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="900"><twConstOffIn anchorID="901" twDataPathType="twDataPathMaxDelay"><twSlack>1.736</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.805</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.636</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="902"><twConstOffIn anchorID="903" twDataPathType="twDataPathMinDelay"><twSlack>-0.645</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G21.PAD</twSrcSite><twPathDel><twSite>G21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_BH_D_P&lt;7&gt;</twComp><twBEL>AD_BH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.417</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.248</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="904" twConstType="OFFSETINDELAY" ><twConstHead uID="122"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.138</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="905"><twConstOffIn anchorID="906" twDataPathType="twDataPathMaxDelay"><twSlack>1.971</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G20.PAD</twSrcSite><twPathDel><twSite>G20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;0&gt;</twComp><twBEL>AD_BH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="907"><twConstOffIn anchorID="908" twDataPathType="twDataPathMinDelay"><twSlack>-0.883</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G20.PAD</twSrcSite><twPathDel><twSite>G20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;0&gt;</twComp><twBEL>AD_BH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>71.0</twPctLog><twPctRoute>29.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="909" twConstType="OFFSETINDELAY" ><twConstHead uID="123"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.137</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="910"><twConstOffIn anchorID="911" twDataPathType="twDataPathMaxDelay"><twSlack>1.970</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G20.PAD</twSrcSite><twPathDel><twSite>G20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;0&gt;</twComp><twBEL>AD_BH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.402</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="912"><twConstOffIn anchorID="913" twDataPathType="twDataPathMinDelay"><twSlack>-0.881</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>G20.PAD</twSrcSite><twPathDel><twSite>G20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;0&gt;</twComp><twBEL>AD_BH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F21.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F21.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.430</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.012</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="914" twConstType="OFFSETINDELAY" ><twConstHead uID="124"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.138</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="915"><twConstOffIn anchorID="916" twDataPathType="twDataPathMaxDelay"><twSlack>1.971</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="917"><twConstOffIn anchorID="918" twDataPathType="twDataPathMinDelay"><twSlack>-0.883</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.428</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.010</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>71.0</twPctLog><twPctRoute>29.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="919" twConstType="OFFSETINDELAY" ><twConstHead uID="125"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-1.137</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="920"><twConstOffIn anchorID="921" twDataPathType="twDataPathMaxDelay"><twSlack>1.970</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.402</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>75.8</twPctLog><twPctRoute>24.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="922"><twConstOffIn anchorID="923" twDataPathType="twDataPathMinDelay"><twSlack>-0.881</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F21.PAD</twSrcSite><twPathDel><twSite>F21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>AD_BH_D_P&lt;0&gt;</twComp><twBEL>AD_BH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y179.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y179.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.316</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.430</twLogDel><twRouteDel>0.582</twRouteDel><twTotDel>2.012</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y179.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="924" twConstType="OFFSETINDELAY" ><twConstHead uID="126"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.863</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="925"><twConstOffIn anchorID="926" twDataPathType="twDataPathMaxDelay"><twSlack>1.696</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="927"><twConstOffIn anchorID="928" twDataPathType="twDataPathMinDelay"><twSlack>-0.612</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.450</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="929" twConstType="OFFSETINDELAY" ><twConstHead uID="127"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.862</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="930"><twConstOffIn anchorID="931" twDataPathType="twDataPathMaxDelay"><twSlack>1.695</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.846</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.677</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="932"><twConstOffIn anchorID="933" twDataPathType="twDataPathMinDelay"><twSlack>-0.610</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E19.PAD</twSrcSite><twPathDel><twSite>E19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>AD_BH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="934" twConstType="OFFSETINDELAY" ><twConstHead uID="128"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.889</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="935"><twConstOffIn anchorID="936" twDataPathType="twDataPathMaxDelay"><twSlack>1.722</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D20.PAD</twSrcSite><twPathDel><twSite>D20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;1&gt;</twComp><twBEL>AD_BH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="937"><twConstOffIn anchorID="938" twDataPathType="twDataPathMinDelay"><twSlack>-0.635</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D20.PAD</twSrcSite><twPathDel><twSite>D20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;1&gt;</twComp><twBEL>AD_BH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="939" twConstType="OFFSETINDELAY" ><twConstHead uID="129"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.888</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="940"><twConstOffIn anchorID="941" twDataPathType="twDataPathMaxDelay"><twSlack>1.721</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D20.PAD</twSrcSite><twPathDel><twSite>D20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;1&gt;</twComp><twBEL>AD_BH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.651</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="942"><twConstOffIn anchorID="943" twDataPathType="twDataPathMinDelay"><twSlack>-0.633</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D20.PAD</twSrcSite><twPathDel><twSite>D20.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;1&gt;</twComp><twBEL>AD_BH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C20.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C20.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.260</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="944" twConstType="OFFSETINDELAY" ><twConstHead uID="130"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.863</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="945"><twConstOffIn anchorID="946" twDataPathType="twDataPathMaxDelay"><twSlack>1.696</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D19.PAD</twSrcSite><twPathDel><twSite>D19.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;3&gt;</twComp><twBEL>AD_BH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.676</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="947"><twConstOffIn anchorID="948" twDataPathType="twDataPathMinDelay"><twSlack>-0.612</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D19.PAD</twSrcSite><twPathDel><twSite>D19.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;3&gt;</twComp><twBEL>AD_BH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.450</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="949" twConstType="OFFSETINDELAY" ><twConstHead uID="131"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.862</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="950"><twConstOffIn anchorID="951" twDataPathType="twDataPathMaxDelay"><twSlack>1.695</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D19.PAD</twSrcSite><twPathDel><twSite>D19.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;3&gt;</twComp><twBEL>AD_BH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.846</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.677</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="952"><twConstOffIn anchorID="953" twDataPathType="twDataPathMinDelay"><twSlack>-0.610</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D19.PAD</twSrcSite><twPathDel><twSite>D19.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;3&gt;</twComp><twBEL>AD_BH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E19.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E19.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_BH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y173.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y173.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y173.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="954" twConstType="OFFSETINDELAY" ><twConstHead uID="132"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.889</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="955"><twConstOffIn anchorID="956" twDataPathType="twDataPathMaxDelay"><twSlack>1.722</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.650</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.6</twPctLog><twPctRoute>31.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="957"><twConstOffIn anchorID="958" twDataPathType="twDataPathMinDelay"><twSlack>-0.635</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.427</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="959" twConstType="OFFSETINDELAY" ><twConstHead uID="133"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.888</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="960"><twConstOffIn anchorID="961" twDataPathType="twDataPathMaxDelay"><twSlack>1.721</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.651</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="962"><twConstOffIn anchorID="963" twDataPathType="twDataPathMinDelay"><twSlack>-0.633</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C20.PAD</twSrcSite><twPathDel><twSite>C20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>AD_BH_D_P&lt;1&gt;</twComp><twBEL>AD_BH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.260</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="964" twConstType="OFFSETINDELAY" ><twConstHead uID="134"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.829</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="965"><twConstOffIn anchorID="966" twDataPathType="twDataPathMaxDelay"><twSlack>1.662</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>C18.PAD</twSrcSite><twPathDel><twSite>C18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;2&gt;</twComp><twBEL>AD_BH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>B18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>B18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.879</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="967"><twConstOffIn anchorID="968" twDataPathType="twDataPathMinDelay"><twSlack>-0.583</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>C18.PAD</twSrcSite><twPathDel><twSite>C18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;2&gt;</twComp><twBEL>AD_BH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>B18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>B18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.479</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="969" twConstType="OFFSETINDELAY" ><twConstHead uID="135"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.828</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="970"><twConstOffIn anchorID="971" twDataPathType="twDataPathMaxDelay"><twSlack>1.661</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>C18.PAD</twSrcSite><twPathDel><twSite>C18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;2&gt;</twComp><twBEL>AD_BH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>B18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>B18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.880</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.711</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="972"><twConstOffIn anchorID="973" twDataPathType="twDataPathMinDelay"><twSlack>-0.581</twSlack><twSrc BELType="PAD">AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>C18.PAD</twSrcSite><twPathDel><twSite>C18.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_BH_D_N&lt;2&gt;</twComp><twBEL>AD_BH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>B18.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>B18.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.312</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="974" twConstType="OFFSETINDELAY" ><twConstHead uID="136"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.829</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="975"><twConstOffIn anchorID="976" twDataPathType="twDataPathMaxDelay"><twSlack>1.662</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.879</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="977"><twConstOffIn anchorID="978" twDataPathType="twDataPathMinDelay"><twSlack>-0.583</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.479</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="979" twConstType="OFFSETINDELAY" ><twConstHead uID="137"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.828</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="980"><twConstOffIn anchorID="981" twDataPathType="twDataPathMaxDelay"><twSlack>1.661</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.564</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.880</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.711</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>69.3</twPctLog><twPctRoute>30.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>0.922</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.564</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="982"><twConstOffIn anchorID="983" twDataPathType="twDataPathMinDelay"><twSlack>-0.581</twSlack><twSrc BELType="PAD">AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.701</twClkDel><twClkSrc>AD_B_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_BH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_B_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_BH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>B18.PAD</twSrcSite><twPathDel><twSite>B18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>AD_BH_D_P&lt;2&gt;</twComp><twBEL>AD_BH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.565</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.481</twLogDel><twRouteDel>0.831</twRouteDel><twTotDel>2.312</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_B_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H19.PAD</twSrcSite><twPathDel><twSite>H19.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>AD_B_CLK_P</twComp><twBEL>AD_B_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X1Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X1Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X1Y8.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.792</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X1Y8.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr</twComp></twPathDel><twLogDel>1.059</twLogDel><twRouteDel>2.642</twRouteDel><twTotDel>3.701</twTotDel><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="984" twConstType="OFFSETINDELAY" ><twConstHead uID="138"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.759</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="985"><twConstOffIn anchorID="986" twDataPathType="twDataPathMaxDelay"><twSlack>1.592</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J32.PAD</twSrcSite><twPathDel><twSite>J32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;7&gt;</twComp><twBEL>AD_AH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="987"><twConstOffIn anchorID="988" twDataPathType="twDataPathMinDelay"><twSlack>-0.500</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J32.PAD</twSrcSite><twPathDel><twSite>J32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;7&gt;</twComp><twBEL>AD_AH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="989" twConstType="OFFSETINDELAY" ><twConstHead uID="139"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.758</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="990"><twConstOffIn anchorID="991" twDataPathType="twDataPathMaxDelay"><twSlack>1.591</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J32.PAD</twSrcSite><twPathDel><twSite>J32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;7&gt;</twComp><twBEL>AD_AH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.821</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.649</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="992"><twConstOffIn anchorID="993" twDataPathType="twDataPathMinDelay"><twSlack>-0.498</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>J32.PAD</twSrcSite><twPathDel><twSite>J32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;7&gt;</twComp><twBEL>AD_AH_D_N&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>J31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>J31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="994" twConstType="OFFSETINDELAY" ><twConstHead uID="140"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.759</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="995"><twConstOffIn anchorID="996" twDataPathType="twDataPathMaxDelay"><twSlack>1.592</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.820</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="997"><twConstOffIn anchorID="998" twDataPathType="twDataPathMinDelay"><twSlack>-0.500</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.429</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="999" twConstType="OFFSETINDELAY" ><twConstHead uID="141"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.758</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1000"><twConstOffIn anchorID="1001" twDataPathType="twDataPathMaxDelay"><twSlack>1.591</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.821</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.649</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1002"><twConstOffIn anchorID="1003" twDataPathType="twDataPathMinDelay"><twSlack>-0.498</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;7&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;7&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>J31.PAD</twSrcSite><twPathDel><twSite>J31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>AD_AH_D_P&lt;7&gt;</twComp><twBEL>AD_AH_D_P&lt;7&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y161.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y161.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;7&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.431</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.259</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y161.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1004" twConstType="OFFSETINDELAY" ><twConstHead uID="142"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.747</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1005"><twConstOffIn anchorID="1006" twDataPathType="twDataPathMaxDelay"><twSlack>1.580</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1007"><twConstOffIn anchorID="1008" twDataPathType="twDataPathMinDelay"><twSlack>-0.490</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1009" twConstType="OFFSETINDELAY" ><twConstHead uID="143"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1010"><twConstOffIn anchorID="1011" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1012"><twConstOffIn anchorID="1013" twDataPathType="twDataPathMinDelay"><twSlack>-0.488</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>H34.PAD</twSrcSite><twPathDel><twSite>H34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>AD_AH_D_P&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1014" twConstType="OFFSETINDELAY" ><twConstHead uID="144"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.747</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1015"><twConstOffIn anchorID="1016" twDataPathType="twDataPathMaxDelay"><twSlack>1.580</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H33.PAD</twSrcSite><twPathDel><twSite>H33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;6&gt;</twComp><twBEL>AD_AH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>H34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>H34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1017"><twConstOffIn anchorID="1018" twDataPathType="twDataPathMinDelay"><twSlack>-0.490</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H33.PAD</twSrcSite><twPathDel><twSite>H33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;6&gt;</twComp><twBEL>AD_AH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>H34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>H34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1019" twConstType="OFFSETINDELAY" ><twConstHead uID="145"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1020"><twConstOffIn anchorID="1021" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H33.PAD</twSrcSite><twPathDel><twSite>H33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;6&gt;</twComp><twBEL>AD_AH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>H34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>H34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1022"><twConstOffIn anchorID="1023" twDataPathType="twDataPathMinDelay"><twSlack>-0.488</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;6&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;6&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H33.PAD</twSrcSite><twPathDel><twSite>H33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;6&gt;</twComp><twBEL>AD_AH_D_N&lt;6&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>H34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>H34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y171.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y171.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;6&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y171.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1024" twConstType="OFFSETINDELAY" ><twConstHead uID="146"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.744</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1025"><twConstOffIn anchorID="1026" twDataPathType="twDataPathMaxDelay"><twSlack>1.577</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H32.PAD</twSrcSite><twPathDel><twSite>H32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;4&gt;</twComp><twBEL>AD_AH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1027"><twConstOffIn anchorID="1028" twDataPathType="twDataPathMinDelay"><twSlack>-0.487</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H32.PAD</twSrcSite><twPathDel><twSite>H32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;4&gt;</twComp><twBEL>AD_AH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1029" twConstType="OFFSETINDELAY" ><twConstHead uID="147"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.743</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1030"><twConstOffIn anchorID="1031" twDataPathType="twDataPathMaxDelay"><twSlack>1.576</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H32.PAD</twSrcSite><twPathDel><twSite>H32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;4&gt;</twComp><twBEL>AD_AH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.664</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1032"><twConstOffIn anchorID="1033" twDataPathType="twDataPathMinDelay"><twSlack>-0.485</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>H32.PAD</twSrcSite><twPathDel><twSite>H32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;4&gt;</twComp><twBEL>AD_AH_D_N&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>G32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>G32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.272</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1034" twConstType="OFFSETINDELAY" ><twConstHead uID="148"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.744</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1035"><twConstOffIn anchorID="1036" twDataPathType="twDataPathMaxDelay"><twSlack>1.577</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1037"><twConstOffIn anchorID="1038" twDataPathType="twDataPathMinDelay"><twSlack>-0.487</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1039" twConstType="OFFSETINDELAY" ><twConstHead uID="149"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.743</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1040"><twConstOffIn anchorID="1041" twDataPathType="twDataPathMaxDelay"><twSlack>1.576</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.664</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1042"><twConstOffIn anchorID="1043" twDataPathType="twDataPathMinDelay"><twSlack>-0.485</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;4&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;4&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>G32.PAD</twSrcSite><twPathDel><twSite>G32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>AD_AH_D_P&lt;4&gt;</twComp><twBEL>AD_AH_D_P&lt;4&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y165.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y165.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;4&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.444</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.272</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y165.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1044" twConstType="OFFSETINDELAY" ><twConstHead uID="150"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.734</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1045"><twConstOffIn anchorID="1046" twDataPathType="twDataPathMaxDelay"><twSlack>1.567</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>F34.PAD</twSrcSite><twPathDel><twSite>F34.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;5&gt;</twComp><twBEL>AD_AH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1047"><twConstOffIn anchorID="1048" twDataPathType="twDataPathMinDelay"><twSlack>-0.479</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>F34.PAD</twSrcSite><twPathDel><twSite>F34.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;5&gt;</twComp><twBEL>AD_AH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.450</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1049" twConstType="OFFSETINDELAY" ><twConstHead uID="151"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.733</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1050"><twConstOffIn anchorID="1051" twDataPathType="twDataPathMaxDelay"><twSlack>1.566</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>F34.PAD</twSrcSite><twPathDel><twSite>F34.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;5&gt;</twComp><twBEL>AD_AH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.846</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.674</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1052"><twConstOffIn anchorID="1053" twDataPathType="twDataPathMinDelay"><twSlack>-0.477</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>F34.PAD</twSrcSite><twPathDel><twSite>F34.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;5&gt;</twComp><twBEL>AD_AH_D_N&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E34.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E34.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1054" twConstType="OFFSETINDELAY" ><twConstHead uID="152"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.747</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1055"><twConstOffIn anchorID="1056" twDataPathType="twDataPathMaxDelay"><twSlack>1.580</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1057"><twConstOffIn anchorID="1058" twDataPathType="twDataPathMinDelay"><twSlack>-0.490</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1059" twConstType="OFFSETINDELAY" ><twConstHead uID="153"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1060"><twConstOffIn anchorID="1061" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1062"><twConstOffIn anchorID="1063" twDataPathType="twDataPathMinDelay"><twSlack>-0.488</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>F31.PAD</twSrcSite><twPathDel><twSite>F31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>AD_AH_D_P&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1064" twConstType="OFFSETINDELAY" ><twConstHead uID="154"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.734</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1065"><twConstOffIn anchorID="1066" twDataPathType="twDataPathMaxDelay"><twSlack>1.567</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1067"><twConstOffIn anchorID="1068" twDataPathType="twDataPathMinDelay"><twSlack>-0.479</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.450</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1069" twConstType="OFFSETINDELAY" ><twConstHead uID="155"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.733</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1070"><twConstOffIn anchorID="1071" twDataPathType="twDataPathMaxDelay"><twSlack>1.566</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.846</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.674</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1072"><twConstOffIn anchorID="1073" twDataPathType="twDataPathMinDelay"><twSlack>-0.477</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;5&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;5&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E34.PAD</twSrcSite><twPathDel><twSite>E34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>AD_AH_D_P&lt;5&gt;</twComp><twBEL>AD_AH_D_P&lt;5&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y175.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y175.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;5&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.452</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.280</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y175.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1074" twConstType="OFFSETINDELAY" ><twConstHead uID="156"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.744</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1075"><twConstOffIn anchorID="1076" twDataPathType="twDataPathMaxDelay"><twSlack>1.577</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E33.PAD</twSrcSite><twPathDel><twSite>E33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;3&gt;</twComp><twBEL>AD_AH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1077"><twConstOffIn anchorID="1078" twDataPathType="twDataPathMinDelay"><twSlack>-0.488</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E33.PAD</twSrcSite><twPathDel><twSite>E33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;3&gt;</twComp><twBEL>AD_AH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1079" twConstType="OFFSETINDELAY" ><twConstHead uID="157"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.743</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1080"><twConstOffIn anchorID="1081" twDataPathType="twDataPathMaxDelay"><twSlack>1.576</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E33.PAD</twSrcSite><twPathDel><twSite>E33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;3&gt;</twComp><twBEL>AD_AH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.664</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1082"><twConstOffIn anchorID="1083" twDataPathType="twDataPathMinDelay"><twSlack>-0.486</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E33.PAD</twSrcSite><twPathDel><twSite>E33.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;3&gt;</twComp><twBEL>AD_AH_D_N&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>E32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>E32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.443</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.271</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1084" twConstType="OFFSETINDELAY" ><twConstHead uID="158"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.744</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1085"><twConstOffIn anchorID="1086" twDataPathType="twDataPathMaxDelay"><twSlack>1.577</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.835</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.663</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1087"><twConstOffIn anchorID="1088" twDataPathType="twDataPathMinDelay"><twSlack>-0.488</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1089" twConstType="OFFSETINDELAY" ><twConstHead uID="159"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.743</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1090"><twConstOffIn anchorID="1091" twDataPathType="twDataPathMaxDelay"><twSlack>1.576</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.836</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.664</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1092"><twConstOffIn anchorID="1093" twDataPathType="twDataPathMinDelay"><twSlack>-0.486</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;3&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;3&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>E32.PAD</twSrcSite><twPathDel><twSite>E32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>AD_AH_D_P&lt;3&gt;</twComp><twBEL>AD_AH_D_P&lt;3&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y195.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y195.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;3&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.443</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.271</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y195.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1094" twConstType="OFFSETINDELAY" ><twConstHead uID="160"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.747</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1095"><twConstOffIn anchorID="1096" twDataPathType="twDataPathMaxDelay"><twSlack>1.580</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E31.PAD</twSrcSite><twPathDel><twSite>E31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;0&gt;</twComp><twBEL>AD_AH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.832</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.660</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1097"><twConstOffIn anchorID="1098" twDataPathType="twDataPathMinDelay"><twSlack>-0.490</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E31.PAD</twSrcSite><twPathDel><twSite>E31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;0&gt;</twComp><twBEL>AD_AH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.267</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1099" twConstType="OFFSETINDELAY" ><twConstHead uID="161"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.746</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1100"><twConstOffIn anchorID="1101" twDataPathType="twDataPathMaxDelay"><twSlack>1.579</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E31.PAD</twSrcSite><twPathDel><twSite>E31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;0&gt;</twComp><twBEL>AD_AH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>68.9</twPctLog><twPctRoute>31.1</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1102"><twConstOffIn anchorID="1103" twDataPathType="twDataPathMinDelay"><twSlack>-0.488</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;0&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;0&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>E31.PAD</twSrcSite><twPathDel><twSite>E31.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;0&gt;</twComp><twBEL>AD_AH_D_N&lt;0&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>F31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>F31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.557</twDelInfo><twComp>AD_AH_D_P&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y177.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y177.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;0&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.441</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.269</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.5</twPctLog><twPctRoute>36.5</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y177.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1104" twConstType="OFFSETINDELAY" ><twConstHead uID="162"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.728</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1105"><twConstOffIn anchorID="1106" twDataPathType="twDataPathMaxDelay"><twSlack>1.561</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D32.PAD</twSrcSite><twPathDel><twSite>D32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;1&gt;</twComp><twBEL>AD_AH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>D31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>D31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1107"><twConstOffIn anchorID="1108" twDataPathType="twDataPathMinDelay"><twSlack>-0.474</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D32.PAD</twSrcSite><twPathDel><twSite>D32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;1&gt;</twComp><twBEL>AD_AH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>D31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>D31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1109" twConstType="OFFSETINDELAY" ><twConstHead uID="163"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.727</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1110"><twConstOffIn anchorID="1111" twDataPathType="twDataPathMaxDelay"><twSlack>1.560</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D32.PAD</twSrcSite><twPathDel><twSite>D32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;1&gt;</twComp><twBEL>AD_AH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>D31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>D31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.680</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1112"><twConstOffIn anchorID="1113" twDataPathType="twDataPathMinDelay"><twSlack>-0.472</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>D32.PAD</twSrcSite><twPathDel><twSite>D32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;1&gt;</twComp><twBEL>AD_AH_D_N&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>D31.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>D31.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.457</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.285</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1114" twConstType="OFFSETINDELAY" ><twConstHead uID="164"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.728</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1115"><twConstOffIn anchorID="1116" twDataPathType="twDataPathMaxDelay"><twSlack>1.561</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.679</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1117"><twConstOffIn anchorID="1118" twDataPathType="twDataPathMinDelay"><twSlack>-0.474</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.455</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1119" twConstType="OFFSETINDELAY" ><twConstHead uID="165"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.727</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1120"><twConstOffIn anchorID="1121" twDataPathType="twDataPathMaxDelay"><twSlack>1.560</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.680</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.1</twPctLog><twPctRoute>30.9</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1122"><twConstOffIn anchorID="1123" twDataPathType="twDataPathMinDelay"><twSlack>-0.472</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;1&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;1&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>D31.PAD</twSrcSite><twPathDel><twSite>D31.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>AD_AH_D_P&lt;1&gt;</twComp><twBEL>AD_AH_D_P&lt;1&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y169.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y169.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;1&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.457</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.285</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.8</twPctLog><twPctRoute>36.2</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y169.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1124" twConstType="OFFSETINDELAY" ><twConstHead uID="166"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.735</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1125"><twConstOffIn anchorID="1126" twDataPathType="twDataPathMaxDelay"><twSlack>1.568</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.844</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1127"><twConstOffIn anchorID="1128" twDataPathType="twDataPathMinDelay"><twSlack>-0.480</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.449</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1129" twConstType="OFFSETINDELAY" ><twConstHead uID="167"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.734</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1130"><twConstOffIn anchorID="1131" twDataPathType="twDataPathMaxDelay"><twSlack>1.567</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1132"><twConstOffIn anchorID="1133" twDataPathType="twDataPathMinDelay"><twSlack>-0.478</twSlack><twSrc BELType="PAD">AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_P&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_P&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>2</twLogLvls><twSrcSite>C32.PAD</twSrcSite><twPathDel><twSite>C32.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>AD_AH_D_P&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.279</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1134" twConstType="OFFSETINDELAY" ><twConstHead uID="168"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; RISING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.735</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1135"><twConstOffIn anchorID="1136" twDataPathType="twDataPathMaxDelay"><twSlack>1.568</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>B32.PAD</twSrcSite><twPathDel><twSite>B32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;2&gt;</twComp><twBEL>AD_AH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.844</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1137"><twConstOffIn anchorID="1138" twDataPathType="twDataPathMinDelay"><twSlack>-0.480</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>B32.PAD</twSrcSite><twPathDel><twSite>B32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;2&gt;</twComp><twBEL>AD_AH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.449</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.277</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1139" twConstType="OFFSETINDELAY" ><twConstHead uID="169"><twConstName UCFConstName="NET &quot;AD_AH_D_N[0]&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE &quot;AD_A_CLK_P&quot; FALLING;" ScopeName="">COMP &quot;AD_AH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinOff>-0.734</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1140"><twConstOffIn anchorID="1141" twDataPathType="twDataPathMaxDelay"><twSlack>1.567</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.432</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>B32.PAD</twSrcSite><twPathDel><twSite>B32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;2&gt;</twComp><twBEL>AD_AH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.082</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.845</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.673</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>69.0</twPctLog><twPctRoute>31.0</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.432</twTotDel><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: COMP &quot;AD_AH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1142"><twConstOffIn anchorID="1143" twDataPathType="twDataPathMinDelay"><twSlack>-0.478</twSlack><twSrc BELType="PAD">AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType="FF">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twClkDel>3.565</twClkDel><twClkSrc>AD_A_CLK_P</twClkSrc><twClkDest>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twClkDest><twOff>0.833</twOff><twOffSrc>AD_AH_D_N&lt;2&gt;</twOffSrc><twOffDest>AD_A_CLK_P</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_AH_D_N&lt;2&gt;</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>B32.PAD</twSrcSite><twPathDel><twSite>B32.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>AD_AH_D_N&lt;2&gt;</twComp><twBEL>AD_AH_D_N&lt;2&gt;</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>C32.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.000</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>C32.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>AD_AH_D_P&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y199.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y199.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.885</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H&lt;2&gt;</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twBEL></twPathDel><twLogDel>1.451</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.279</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDataPath><twClkPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>AD_A_CLK_P</twSrc><twDest BELType='FF'>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data</twDest><twLogLvls>3</twLogLvls><twSrcSite>K26.PAD</twSrcSite><twPathDel><twSite>K26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.605</twDelInfo><twComp>AD_A_CLK_P</twComp><twBEL>AD_A_CLK_P</twBEL><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y181.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y181.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y9.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.677</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y9.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twComp><twBEL>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y199.CLKB</twSite><twDelType>net</twDelType><twFanCnt>53</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr</twComp></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>2.527</twRouteDel><twTotDel>3.565</twTotDel><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1144" twConstType="OFFSETINDELAY" ><twConstHead uID="170"><twConstName UCFConstName="TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE &quot;rgmii_rxc&quot; RISING;" ScopeName="">TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.121</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1145"><twConstOffIn anchorID="1146" twDataPathType="twDataPathMaxDelay"><twSlack>1.121</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>2.982</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W25.PAD</twSrcSite><twPathDel><twSite>W25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y83.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y83.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.008</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>2.982</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1147"><twConstOffIn anchorID="1148" twDataPathType="twDataPathMaxDelay"><twSlack>1.234</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>2.982</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y108.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y108.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.027</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.723</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>74.4</twPctLog><twPctRoute>25.6</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>2.982</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1149"><twConstOffIn anchorID="1150" twDataPathType="twDataPathMaxDelay"><twSlack>1.236</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>2.982</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.097</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.025</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>74.4</twPctLog><twPctRoute>25.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>2.982</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1151"><twConstOffIn anchorID="1152" twDataPathType="twDataPathMinDelay"><twSlack>0.024</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>3.062</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W29.PAD</twSrcSite><twPathDel><twSite>W29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y89.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y89.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y89.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>1.283</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>3.062</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1153"><twConstOffIn anchorID="1154" twDataPathType="twDataPathMinDelay"><twSlack>0.071</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>3.062</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>3.062</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1155"><twConstOffIn anchorID="1156" twDataPathType="twDataPathMinDelay"><twSlack>0.076</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>3.062</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.003</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>1.467</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLK</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>3.062</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="1157" twConstType="OFFSETINDELAY" ><twConstHead uID="171"><twConstName UCFConstName="TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE &quot;rgmii_rxc&quot; FALLING;" ScopeName="">TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>-0.120</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1158"><twConstOffIn anchorID="1159" twDataPathType="twDataPathMaxDelay"><twSlack>1.120</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twClkDel>2.982</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;1&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W25.PAD</twSrcSite><twPathDel><twSite>W25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>rgmii_rxd&lt;1&gt;</twComp><twBEL>rgmii_rxd&lt;1&gt;</twBEL><twBEL>rgmii_rxd_1_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y83.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y83.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.562</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;1&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.009</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.837</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>70.8</twPctLog><twPctRoute>29.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y83.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>2.982</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1160"><twConstOffIn anchorID="1161" twDataPathType="twDataPathMaxDelay"><twSlack>1.233</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twClkDel>2.982</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;3&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>U27.PAD</twSrcSite><twPathDel><twSite>U27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>rgmii_rxd&lt;3&gt;</twComp><twBEL>rgmii_rxd&lt;3&gt;</twBEL><twBEL>rgmii_rxd_3_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y108.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y108.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;3&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.028</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.724</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>74.4</twPctLog><twPctRoute>25.6</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y108.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>2.982</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1162"><twConstOffIn anchorID="1163" twDataPathType="twDataPathMaxDelay"><twSlack>1.235</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>2.982</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">1.577</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>2.026</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>74.4</twPctLog><twPctRoute>25.6</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>2.982</twTotDel><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;
        &quot;FALLING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1164"><twConstOffIn anchorID="1165" twDataPathType="twDataPathMinDelay"><twSlack>0.026</twSlack><twSrc BELType="PAD">rgmii_rx_ctl</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twClkDel>3.062</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rx_ctl</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rx_ctl</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>W29.PAD</twSrcSite><twPathDel><twSite>W29.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>rgmii_rx_ctl</twComp><twBEL>rgmii_rx_ctl</twBEL><twBEL>rgmii_rx_ctl_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y89.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rx_ctl_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y89.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.562</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y89.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twBEL></twPathDel><twLogDel>1.285</twLogDel><twRouteDel>0.828</twRouteDel><twTotDel>2.113</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>60.8</twPctLog><twPctRoute>39.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y89.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>3.062</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1166"><twConstOffIn anchorID="1167" twDataPathType="twDataPathMinDelay"><twSlack>0.073</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twClkDel>3.062</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;0&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y27.PAD</twSrcSite><twPathDel><twSite>Y27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>rgmii_rxd&lt;0&gt;</twComp><twBEL>rgmii_rxd&lt;0&gt;</twBEL><twBEL>rgmii_rxd_0_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y84.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y84.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;0&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>1.464</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.160</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>67.8</twPctLog><twPctRoute>32.2</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y84.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>3.062</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="1168"><twConstOffIn anchorID="1169" twDataPathType="twDataPathMinDelay"><twSlack>0.078</twSlack><twSrc BELType="PAD">rgmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twClkDel>3.062</twClkDel><twClkSrc>rgmii_rxc</twClkSrc><twClkDest>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>rgmii_rxd&lt;2&gt;</twOffSrc><twOffDest>rgmii_rxc</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>V27.PAD</twSrcSite><twPathDel><twSite>V27.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>rgmii_rxd&lt;2&gt;</twComp><twBEL>rgmii_rxd&lt;2&gt;</twBEL><twBEL>rgmii_rxd_2_IBUF</twBEL></twPathDel><twPathDel><twSite>IODELAY_X0Y96.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.266</twDelInfo><twComp>rgmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X0Y96.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.430</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int&lt;2&gt;</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twBEL></twPathDel><twLogDel>1.469</twLogDel><twRouteDel>0.696</twRouteDel><twTotDel>2.165</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.000">U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rgmii_rxc</twSrc><twDest BELType='FF'>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in</twDest><twLogLvls>2</twLogLvls><twSrcSite>T34.PAD</twSrcSite><twPathDel><twSite>T34.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>rgmii_rxc</twComp><twBEL>rgmii_rxc</twBEL><twBEL>rgmii_rxc_IBUF</twBEL></twPathDel><twPathDel><twSite>BUFR_X0Y5.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.938</twDelInfo><twComp>rgmii_rxc_IBUF</twComp></twPathDel><twPathDel><twSite>BUFR_X0Y5.O</twSite><twDelType>Tbrcko_O</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twComp><twBEL>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y96.CLKB</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">1.584</twDelInfo><twComp>U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio</twComp></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.522</twRouteDel><twTotDel>3.062</twTotDel><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="1170"><twConstRollup name="TS_v6_emac_gmii_core_clk_in" fullName="TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 50 ns HIGH 50%         INPUT_JITTER 0.05 ns;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="47.610" errors="0" errorRollup="0" items="0" itemsRollup="1566691"/><twConstRollup name="TS_U12_clock_generator_clkout1" fullName="TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout1&quot;         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="5.015" actualRollup="N/A" errors="0" errorRollup="0" items="2796" itemsRollup="0"/><twConstRollup name="TS_U12_clock_generator_clkout0" fullName="TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout0&quot;         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="8.000" prefType="period" actual="6.122" actualRollup="N/A" errors="0" errorRollup="0" items="1563870" itemsRollup="0"/><twConstRollup name="TS_U12_clock_generator_clkout2" fullName="TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP &quot;U12_clock_generator_clkout2&quot;         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="25" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="21" anchorID="1171"><twConstRollup name="TS_clk_n" fullName="TS_clk_n = PERIOD TIMEGRP &quot;clk_n&quot; 3.333 ns LOW 50%;" type="origin" depth="0" requirement="3.333" prefType="period" actual="2.000" actualRollup="3.174" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3_0&quot; TS_clk_n / 0.5 PHASE -1.6665 ns         LOW 50%;" type="child" depth="1" requirement="6.666" prefType="period" actual="3.805" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1_0&quot; TS_clk_n / 0.1 PHASE -14.9985 ns         LOW 50%;" type="child" depth="1" requirement="33.330" prefType="period" actual="12.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2_0&quot; TS_clk_n LOW 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="2.222" actualRollup="3.174" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0" fullName="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0_0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         LOW 50%;" type="child" depth="2" requirement="4.999" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="22" anchorID="1172"><twConstRollup name="TS_clk_p" fullName="TS_clk_p = PERIOD TIMEGRP &quot;clk_p&quot; 3.333 ns HIGH 50%;" type="origin" depth="0" requirement="3.333" prefType="period" actual="2.000" actualRollup="4.057" errors="0" errorRollup="11" items="0" itemsRollup="338958"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout3" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout3&quot; TS_clk_p / 0.5 HIGH 50%;" type="child" depth="1" requirement="6.666" prefType="period" actual="6.329" actualRollup="N/A" errors="0" errorRollup="0" items="289964" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout1" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout1&quot; TS_clk_p / 0.1 HIGH 50%;" type="child" depth="1" requirement="33.330" prefType="period" actual="12.500" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U0_CLK_RESET_INTERFACE_U0_clkout2" fullName="TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP         &quot;U0_CLK_RESET_INTERFACE_U0_clkout2&quot; TS_clk_p HIGH 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="4.057" actualRollup="3.174" errors="11" errorRollup="0" items="48986" itemsRollup="8"/><twConstRollup name="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0" fullName="TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP         &quot;U1_adc_if_check_snap_U_refclk_gen_clkout0&quot;         TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;" type="child" depth="2" requirement="4.999" prefType="period" actual="4.761" actualRollup="N/A" errors="0" errorRollup="0" items="8" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="1173">130</twUnmetConstCnt><twDataSheet anchorID="1174" twNameLen="15"><twSUH2ClkList anchorID="1175" twDestWidth="12" twPhaseWidth="86"><twDest>AD_A_CLK_P</twDest><twSUH2Clk ><twSrc>AD_AH_D_N&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.727</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.735</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.313</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.734</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.743</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.743</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.733</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_N&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.758</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.307</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.727</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.305</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.735</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.313</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.734</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.311</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.743</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.319</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.743</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.733</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.310</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.321</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.758</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.331</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1176" twDestWidth="12" twPhaseWidth="86"><twDest>AD_B_CLK_P</twDest><twSUH2Clk ><twSrc>AD_BH_D_N&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.138</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.137</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.888</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.466</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.416</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.828</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.863</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.862</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.926</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.485</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.909</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.914</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.488</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.480</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_N&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.903</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.478</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.138</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.137</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.468</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.888</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.466</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.416</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.828</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.414</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.863</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.445</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.862</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.443</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.500</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.926</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.498</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.485</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.909</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.483</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.490</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.914</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.488</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.480</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.903</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.478</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1177" twDestWidth="12" twPhaseWidth="86"><twDest>AD_C_CLK_P</twDest><twSUH2Clk ><twSrc>AD_CH_D_N&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.715</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.293</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.714</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.291</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.738</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.694</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.693</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.273</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.668</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.775</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.344</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.350</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_N&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.780</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.348</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.715</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.293</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.714</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.291</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.314</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.738</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.312</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.276</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.694</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.274</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.275</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.693</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.273</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.668</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.251</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.346</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.775</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.344</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.350</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.780</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.348</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1178" twDestWidth="12" twPhaseWidth="86"><twDest>AD_D_CLK_P</twDest><twSUH2Clk ><twSrc>AD_DH_D_N&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.021</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.020</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.591</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.347</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.774</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.345</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.758</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.340</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.766</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.762</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.334</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.745</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.740</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.316</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_N&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.748</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.021</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.593</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-1.020</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.591</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.347</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.774</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.345</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.758</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.340</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.766</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.338</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.336</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.762</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.334</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.322</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.745</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.320</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.318</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.740</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.316</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHTime twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.324</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.748</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">1.322</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="1179" twDestWidth="12" twPhaseWidth="69"><twDest>rgmii_rxc</twDest><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.368</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.976</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rx_ctl</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.367</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">0.974</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.929</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.241</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">0.927</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.121</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.807</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.120</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">0.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.236</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.924</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.235</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">0.922</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.923</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio"><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-0.233</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">0.921</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="1180" twDestWidth="10"><twDest>AD_A_CLK_N</twDest><twClk2SU><twSrc>AD_A_CLK_N</twSrc><twRiseRise>2.174</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_A_CLK_P</twSrc><twRiseRise>2.174</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1181" twDestWidth="10"><twDest>AD_A_CLK_P</twDest><twClk2SU><twSrc>AD_A_CLK_N</twSrc><twRiseRise>2.174</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_A_CLK_P</twSrc><twRiseRise>2.174</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1182" twDestWidth="10"><twDest>AD_B_CLK_N</twDest><twClk2SU><twSrc>AD_B_CLK_N</twSrc><twRiseRise>1.606</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_B_CLK_P</twSrc><twRiseRise>1.606</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1183" twDestWidth="10"><twDest>AD_B_CLK_P</twDest><twClk2SU><twSrc>AD_B_CLK_N</twSrc><twRiseRise>1.606</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_B_CLK_P</twSrc><twRiseRise>1.606</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1184" twDestWidth="10"><twDest>AD_C_CLK_N</twDest><twClk2SU><twSrc>AD_C_CLK_N</twSrc><twRiseRise>0.824</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_C_CLK_P</twSrc><twRiseRise>0.824</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1185" twDestWidth="10"><twDest>AD_C_CLK_P</twDest><twClk2SU><twSrc>AD_C_CLK_N</twSrc><twRiseRise>0.824</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_C_CLK_P</twSrc><twRiseRise>0.824</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1186" twDestWidth="10"><twDest>AD_D_CLK_N</twDest><twClk2SU><twSrc>AD_D_CLK_N</twSrc><twRiseRise>0.811</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_D_CLK_P</twSrc><twRiseRise>0.811</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1187" twDestWidth="10"><twDest>AD_D_CLK_P</twDest><twClk2SU><twSrc>AD_D_CLK_N</twSrc><twRiseRise>0.811</twRiseRise></twClk2SU><twClk2SU><twSrc>AD_D_CLK_P</twSrc><twRiseRise>0.811</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1188" twDestWidth="7"><twDest>BUS_CLK</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>8.360</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>6.366</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>6.366</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1189" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>6.122</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1190" twDestWidth="7"><twDest>clk_n</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>26.140</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>6.329</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>6.329</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1191" twDestWidth="7"><twDest>clk_p</twDest><twClk2SU><twSrc>BUS_CLK</twSrc><twRiseRise>26.140</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_n</twSrc><twRiseRise>6.329</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_p</twSrc><twRiseRise>6.329</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="1192" twDestWidth="9"><twDest>rgmii_rxc</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>0.917</twRiseRise></twClk2SU><twClk2SU><twSrc>rgmii_rxc</twSrc><twRiseRise>4.346</twRiseRise><twFallFall>4.251</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="1193" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.746" twWorstHold="1.322" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.489" ><twConstName>COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.489" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.322</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1194" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.411" twWorstHold="2.986" twWorstSetupSlack="1.578" twWorstHoldSlack="-0.487" ><twConstName>COMP &quot;AD_DH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.578" twHoldSlack = "-0.487" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.411</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.986</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1195" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-0.741" twWorstHold="1.318" twWorstSetupSlack="1.574" twWorstHoldSlack="-0.485" ><twConstName>COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.574" twHoldSlack = "-0.485" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.318</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1196" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-2.406" twWorstHold="2.982" twWorstSetupSlack="1.573" twWorstHoldSlack="-0.483" ><twConstName>COMP &quot;AD_DH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.573" twHoldSlack = "-0.483" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.406</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.982</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1197" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.746" twWorstHold="1.322" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.489" ><twConstName>COMP &quot;AD_DH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.489" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.322</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1198" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.411" twWorstHold="2.986" twWorstSetupSlack="1.578" twWorstHoldSlack="-0.487" ><twConstName>COMP &quot;AD_DH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.578" twHoldSlack = "-0.487" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.411</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.986</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1199" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.767" twWorstHold="1.340" twWorstSetupSlack="1.600" twWorstHoldSlack="-0.507" ><twConstName>COMP &quot;AD_DH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.600" twHoldSlack = "-0.507" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.340</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1200" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.432" twWorstHold="3.004" twWorstSetupSlack="1.599" twWorstHoldSlack="-0.505" ><twConstName>COMP &quot;AD_DH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.599" twHoldSlack = "-0.505" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.432</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.004</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1201" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-0.741" twWorstHold="1.318" twWorstSetupSlack="1.574" twWorstHoldSlack="-0.485" ><twConstName>COMP &quot;AD_DH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.574" twHoldSlack = "-0.485" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.318</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1202" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-2.406" twWorstHold="2.982" twWorstSetupSlack="1.573" twWorstHoldSlack="-0.483" ><twConstName>COMP &quot;AD_DH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.573" twHoldSlack = "-0.483" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.406</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.982</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1203" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-0.759" twWorstHold="1.333" twWorstSetupSlack="1.592" twWorstHoldSlack="-0.500" ><twConstName>COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.592" twHoldSlack = "-0.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1204" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-2.424" twWorstHold="2.997" twWorstSetupSlack="1.591" twWorstHoldSlack="-0.498" ><twConstName>COMP &quot;AD_DH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.591" twHoldSlack = "-0.498" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.424</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.997</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1205" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.767" twWorstHold="1.340" twWorstSetupSlack="1.600" twWorstHoldSlack="-0.507" ><twConstName>COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.600" twHoldSlack = "-0.507" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.767</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.340</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1206" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.432" twWorstHold="3.004" twWorstSetupSlack="1.599" twWorstHoldSlack="-0.505" ><twConstName>COMP &quot;AD_DH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.599" twHoldSlack = "-0.505" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.432</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.004</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1207" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.749" twWorstHold="1.324" twWorstSetupSlack="1.582" twWorstHoldSlack="-0.491" ><twConstName>COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.582" twHoldSlack = "-0.491" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.324</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1208" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.414" twWorstHold="2.988" twWorstSetupSlack="1.581" twWorstHoldSlack="-0.489" ><twConstName>COMP &quot;AD_DH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.581" twHoldSlack = "-0.489" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.414</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.988</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1209" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.749" twWorstHold="1.324" twWorstSetupSlack="1.582" twWorstHoldSlack="-0.491" ><twConstName>COMP &quot;AD_DH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.582" twHoldSlack = "-0.491" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.749</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.324</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1210" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.414" twWorstHold="2.988" twWorstSetupSlack="1.581" twWorstHoldSlack="-0.489" ><twConstName>COMP &quot;AD_DH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.581" twHoldSlack = "-0.489" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.414</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.988</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1211" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-0.759" twWorstHold="1.333" twWorstSetupSlack="1.592" twWorstHoldSlack="-0.500" ><twConstName>COMP &quot;AD_DH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.592" twHoldSlack = "-0.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1212" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-2.424" twWorstHold="2.997" twWorstSetupSlack="1.591" twWorstHoldSlack="-0.498" ><twConstName>COMP &quot;AD_DH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.591" twHoldSlack = "-0.498" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.424</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.997</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1213" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-0.775" twWorstHold="1.347" twWorstSetupSlack="1.608" twWorstHoldSlack="-0.514" ><twConstName>COMP &quot;AD_DH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.608" twHoldSlack = "-0.514" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.347</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1214" twDestWidth="12" twWorstWindow="0.571" twWorstSetup="-2.440" twWorstHold="3.011" twWorstSetupSlack="1.607" twWorstHoldSlack="-0.512" ><twConstName>COMP &quot;AD_DH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.607" twHoldSlack = "-0.512" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.440</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.011</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1215" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-0.775" twWorstHold="1.347" twWorstSetupSlack="1.608" twWorstHoldSlack="-0.514" ><twConstName>COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.608" twHoldSlack = "-0.514" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.775</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.347</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1216" twDestWidth="12" twWorstWindow="0.571" twWorstSetup="-2.440" twWorstHold="3.011" twWorstSetupSlack="1.607" twWorstHoldSlack="-0.512" ><twConstName>COMP &quot;AD_DH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.607" twHoldSlack = "-0.512" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.440</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.011</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1217" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.763" twWorstHold="1.336" twWorstSetupSlack="1.596" twWorstHoldSlack="-0.503" ><twConstName>COMP &quot;AD_DH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.596" twHoldSlack = "-0.503" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.336</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1218" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.428" twWorstHold="3.000" twWorstSetupSlack="1.595" twWorstHoldSlack="-0.501" ><twConstName>COMP &quot;AD_DH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.595" twHoldSlack = "-0.501" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.428</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.000</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1219" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.763" twWorstHold="1.336" twWorstSetupSlack="1.596" twWorstHoldSlack="-0.503" ><twConstName>COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.596" twHoldSlack = "-0.503" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.763</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.336</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1220" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.428" twWorstHold="3.000" twWorstSetupSlack="1.595" twWorstHoldSlack="-0.501" ><twConstName>COMP &quot;AD_DH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.595" twHoldSlack = "-0.501" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.428</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.000</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1221" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-1.021" twWorstHold="1.593" twWorstSetupSlack="1.854" twWorstHoldSlack="-0.760" ><twConstName>COMP &quot;AD_DH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.854" twHoldSlack = "-0.760" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.021</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.593</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1222" twDestWidth="12" twWorstWindow="0.571" twWorstSetup="-2.686" twWorstHold="3.257" twWorstSetupSlack="1.853" twWorstHoldSlack="-0.758" ><twConstName>COMP &quot;AD_DH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.853" twHoldSlack = "-0.758" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.686</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.257</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1223" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-1.021" twWorstHold="1.593" twWorstSetupSlack="1.854" twWorstHoldSlack="-0.760" ><twConstName>COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.854" twHoldSlack = "-0.760" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.021</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.593</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1224" twDestWidth="12" twWorstWindow="0.571" twWorstSetup="-2.686" twWorstHold="3.257" twWorstSetupSlack="1.853" twWorstHoldSlack="-0.758" ><twConstName>COMP &quot;AD_DH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_D_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_DH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.853" twHoldSlack = "-0.758" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.686</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.257</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1225" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-0.715" twWorstHold="1.293" twWorstSetupSlack="1.548" twWorstHoldSlack="-0.460" ><twConstName>COMP &quot;AD_CH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.548" twHoldSlack = "-0.460" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.715</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.293</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1226" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.380" twWorstHold="2.957" twWorstSetupSlack="1.547" twWorstHoldSlack="-0.458" ><twConstName>COMP &quot;AD_CH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.547" twHoldSlack = "-0.458" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.380</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.957</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1227" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-0.715" twWorstHold="1.293" twWorstSetupSlack="1.548" twWorstHoldSlack="-0.460" ><twConstName>COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.548" twHoldSlack = "-0.460" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.715</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.293</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1228" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.380" twWorstHold="2.957" twWorstSetupSlack="1.547" twWorstHoldSlack="-0.458" ><twConstName>COMP &quot;AD_CH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.547" twHoldSlack = "-0.458" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.380</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.957</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1229" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.739" twWorstHold="1.314" twWorstSetupSlack="1.572" twWorstHoldSlack="-0.481" ><twConstName>COMP &quot;AD_CH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.572" twHoldSlack = "-0.481" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.314</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1230" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.404" twWorstHold="2.978" twWorstSetupSlack="1.571" twWorstHoldSlack="-0.479" ><twConstName>COMP &quot;AD_CH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.571" twHoldSlack = "-0.479" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.404</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.978</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1231" twDestWidth="12" twWorstWindow="0.581" twWorstSetup="-0.695" twWorstHold="1.276" twWorstSetupSlack="1.528" twWorstHoldSlack="-0.443" ><twConstName>COMP &quot;AD_CH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.528" twHoldSlack = "-0.443" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.276</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1232" twDestWidth="12" twWorstWindow="0.580" twWorstSetup="-2.360" twWorstHold="2.940" twWorstSetupSlack="1.527" twWorstHoldSlack="-0.441" ><twConstName>COMP &quot;AD_CH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.527" twHoldSlack = "-0.441" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.360</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.940</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1233" twDestWidth="12" twWorstWindow="0.581" twWorstSetup="-0.695" twWorstHold="1.276" twWorstSetupSlack="1.528" twWorstHoldSlack="-0.443" ><twConstName>COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.528" twHoldSlack = "-0.443" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.276</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1234" twDestWidth="12" twWorstWindow="0.580" twWorstSetup="-2.360" twWorstHold="2.940" twWorstSetupSlack="1.527" twWorstHoldSlack="-0.441" ><twConstName>COMP &quot;AD_CH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.527" twHoldSlack = "-0.441" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.360</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.940</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1235" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.739" twWorstHold="1.314" twWorstSetupSlack="1.572" twWorstHoldSlack="-0.481" ><twConstName>COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.572" twHoldSlack = "-0.481" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.739</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.314</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1236" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.404" twWorstHold="2.978" twWorstSetupSlack="1.571" twWorstHoldSlack="-0.479" ><twConstName>COMP &quot;AD_CH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.571" twHoldSlack = "-0.479" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.404</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.978</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1237" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.747" twWorstHold="1.320" twWorstSetupSlack="1.580" twWorstHoldSlack="-0.487" ><twConstName>COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.580" twHoldSlack = "-0.487" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1238" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.412" twWorstHold="2.984" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.485" ><twConstName>COMP &quot;AD_CH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.485" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.412</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.984</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1239" twDestWidth="12" twWorstWindow="0.581" twWorstSetup="-0.694" twWorstHold="1.275" twWorstSetupSlack="1.527" twWorstHoldSlack="-0.442" ><twConstName>COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.527" twHoldSlack = "-0.442" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.275</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1240" twDestWidth="12" twWorstWindow="0.580" twWorstSetup="-2.359" twWorstHold="2.939" twWorstSetupSlack="1.526" twWorstHoldSlack="-0.440" ><twConstName>COMP &quot;AD_CH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.526" twHoldSlack = "-0.440" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.359</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.939</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1241" twDestWidth="12" twWorstWindow="0.584" twWorstSetup="-0.669" twWorstHold="1.253" twWorstSetupSlack="1.502" twWorstHoldSlack="-0.420" ><twConstName>COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.502" twHoldSlack = "-0.420" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.253</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1242" twDestWidth="12" twWorstWindow="0.583" twWorstSetup="-2.334" twWorstHold="2.917" twWorstSetupSlack="1.501" twWorstHoldSlack="-0.418" ><twConstName>COMP &quot;AD_CH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.501" twHoldSlack = "-0.418" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.334</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.917</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1243" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.747" twWorstHold="1.320" twWorstSetupSlack="1.580" twWorstHoldSlack="-0.487" ><twConstName>COMP &quot;AD_CH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.580" twHoldSlack = "-0.487" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1244" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.412" twWorstHold="2.984" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.485" ><twConstName>COMP &quot;AD_CH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.485" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.412</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.984</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1245" twDestWidth="12" twWorstWindow="0.581" twWorstSetup="-0.694" twWorstHold="1.275" twWorstSetupSlack="1.527" twWorstHoldSlack="-0.442" ><twConstName>COMP &quot;AD_CH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.527" twHoldSlack = "-0.442" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.275</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1246" twDestWidth="12" twWorstWindow="0.580" twWorstSetup="-2.359" twWorstHold="2.939" twWorstSetupSlack="1.526" twWorstHoldSlack="-0.440" ><twConstName>COMP &quot;AD_CH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.526" twHoldSlack = "-0.440" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.359</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.939</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1247" twDestWidth="12" twWorstWindow="0.584" twWorstSetup="-0.669" twWorstHold="1.253" twWorstSetupSlack="1.502" twWorstHoldSlack="-0.420" ><twConstName>COMP &quot;AD_CH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.502" twHoldSlack = "-0.420" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.669</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.253</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1248" twDestWidth="12" twWorstWindow="0.583" twWorstSetup="-2.334" twWorstHold="2.917" twWorstSetupSlack="1.501" twWorstHoldSlack="-0.418" ><twConstName>COMP &quot;AD_CH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.501" twHoldSlack = "-0.418" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.334</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.917</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1249" twDestWidth="12" twWorstWindow="0.570" twWorstSetup="-0.776" twWorstHold="1.346" twWorstSetupSlack="1.609" twWorstHoldSlack="-0.513" ><twConstName>COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.609" twHoldSlack = "-0.513" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.346</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1250" twDestWidth="12" twWorstWindow="0.569" twWorstSetup="-2.441" twWorstHold="3.010" twWorstSetupSlack="1.608" twWorstHoldSlack="-0.511" ><twConstName>COMP &quot;AD_CH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.608" twHoldSlack = "-0.511" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.441</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.010</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1251" twDestWidth="12" twWorstWindow="0.570" twWorstSetup="-0.776" twWorstHold="1.346" twWorstSetupSlack="1.609" twWorstHoldSlack="-0.513" ><twConstName>COMP &quot;AD_CH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.609" twHoldSlack = "-0.513" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.346</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1252" twDestWidth="12" twWorstWindow="0.569" twWorstSetup="-2.441" twWorstHold="3.010" twWorstSetupSlack="1.608" twWorstHoldSlack="-0.511" ><twConstName>COMP &quot;AD_CH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.608" twHoldSlack = "-0.511" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.441</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.010</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1253" twDestWidth="12" twWorstWindow="0.569" twWorstSetup="-0.781" twWorstHold="1.350" twWorstSetupSlack="1.614" twWorstHoldSlack="-0.517" ><twConstName>COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.614" twHoldSlack = "-0.517" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.350</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1254" twDestWidth="12" twWorstWindow="0.568" twWorstSetup="-2.446" twWorstHold="3.014" twWorstSetupSlack="1.613" twWorstHoldSlack="-0.515" ><twConstName>COMP &quot;AD_CH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.613" twHoldSlack = "-0.515" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.446</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.014</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1255" twDestWidth="12" twWorstWindow="0.569" twWorstSetup="-0.781" twWorstHold="1.350" twWorstSetupSlack="1.614" twWorstHoldSlack="-0.517" ><twConstName>COMP &quot;AD_CH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.614" twHoldSlack = "-0.517" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.781</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.350</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1256" twDestWidth="12" twWorstWindow="0.568" twWorstSetup="-2.446" twWorstHold="3.014" twWorstSetupSlack="1.613" twWorstHoldSlack="-0.515" ><twConstName>COMP &quot;AD_CH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_C_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_CH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.613" twHoldSlack = "-0.515" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.446</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.014</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1257" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.910" twWorstHold="1.485" twWorstSetupSlack="1.743" twWorstHoldSlack="-0.652" ><twConstName>COMP &quot;AD_BH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.743" twHoldSlack = "-0.652" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.485</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1258" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.575" twWorstHold="3.149" twWorstSetupSlack="1.742" twWorstHoldSlack="-0.650" ><twConstName>COMP &quot;AD_BH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.742" twHoldSlack = "-0.650" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.575</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.149</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1259" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.910" twWorstHold="1.485" twWorstSetupSlack="1.743" twWorstHoldSlack="-0.652" ><twConstName>COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.743" twHoldSlack = "-0.652" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.910</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.485</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1260" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.575" twWorstHold="3.149" twWorstSetupSlack="1.742" twWorstHoldSlack="-0.650" ><twConstName>COMP &quot;AD_BH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.742" twHoldSlack = "-0.650" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.575</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.149</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1261" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.915" twWorstHold="1.490" twWorstSetupSlack="1.748" twWorstHoldSlack="-0.657" ><twConstName>COMP &quot;AD_BH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.748" twHoldSlack = "-0.657" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1262" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.580" twWorstHold="3.154" twWorstSetupSlack="1.747" twWorstHoldSlack="-0.655" ><twConstName>COMP &quot;AD_BH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.747" twHoldSlack = "-0.655" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.580</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.154</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1263" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-0.915" twWorstHold="1.490" twWorstSetupSlack="1.748" twWorstHoldSlack="-0.657" ><twConstName>COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.748" twHoldSlack = "-0.657" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.915</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.490</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1264" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-2.580" twWorstHold="3.154" twWorstSetupSlack="1.747" twWorstHoldSlack="-0.655" ><twConstName>COMP &quot;AD_BH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.747" twHoldSlack = "-0.655" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.580</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.154</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1265" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.927" twWorstHold="1.500" twWorstSetupSlack="1.760" twWorstHoldSlack="-0.667" ><twConstName>COMP &quot;AD_BH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.760" twHoldSlack = "-0.667" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.500</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1266" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.592" twWorstHold="3.164" twWorstSetupSlack="1.759" twWorstHoldSlack="-0.665" ><twConstName>COMP &quot;AD_BH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.759" twHoldSlack = "-0.665" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.592</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.164</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1267" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-0.927" twWorstHold="1.500" twWorstSetupSlack="1.760" twWorstHoldSlack="-0.667" ><twConstName>COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.760" twHoldSlack = "-0.667" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.927</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.500</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1268" twDestWidth="12" twWorstWindow="0.572" twWorstSetup="-2.592" twWorstHold="3.164" twWorstSetupSlack="1.759" twWorstHoldSlack="-0.665" ><twConstName>COMP &quot;AD_BH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.759" twHoldSlack = "-0.665" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.592</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.164</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1269" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.904" twWorstHold="1.480" twWorstSetupSlack="1.737" twWorstHoldSlack="-0.647" ><twConstName>COMP &quot;AD_BH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.737" twHoldSlack = "-0.647" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.480</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1270" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.569" twWorstHold="3.144" twWorstSetupSlack="1.736" twWorstHoldSlack="-0.645" ><twConstName>COMP &quot;AD_BH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.736" twHoldSlack = "-0.645" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.569</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.144</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1271" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.904" twWorstHold="1.480" twWorstSetupSlack="1.737" twWorstHoldSlack="-0.647" ><twConstName>COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.737" twHoldSlack = "-0.647" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.904</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.480</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1272" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.569" twWorstHold="3.144" twWorstSetupSlack="1.736" twWorstHoldSlack="-0.645" ><twConstName>COMP &quot;AD_BH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.736" twHoldSlack = "-0.645" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.569</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.144</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1273" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-1.138" twWorstHold="1.716" twWorstSetupSlack="1.971" twWorstHoldSlack="-0.883" ><twConstName>COMP &quot;AD_BH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.971" twHoldSlack = "-0.883" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.138</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.716</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1274" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.803" twWorstHold="3.380" twWorstSetupSlack="1.970" twWorstHoldSlack="-0.881" ><twConstName>COMP &quot;AD_BH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.970" twHoldSlack = "-0.881" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.803</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.380</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1275" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-1.138" twWorstHold="1.716" twWorstSetupSlack="1.971" twWorstHoldSlack="-0.883" ><twConstName>COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.971" twHoldSlack = "-0.883" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-1.138</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.716</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1276" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.803" twWorstHold="3.380" twWorstSetupSlack="1.970" twWorstHoldSlack="-0.881" ><twConstName>COMP &quot;AD_BH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.970" twHoldSlack = "-0.881" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.803</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.380</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1277" twDestWidth="12" twWorstWindow="0.582" twWorstSetup="-0.863" twWorstHold="1.445" twWorstSetupSlack="1.696" twWorstHoldSlack="-0.612" ><twConstName>COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.696" twHoldSlack = "-0.612" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.863</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.445</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1278" twDestWidth="12" twWorstWindow="0.581" twWorstSetup="-2.528" twWorstHold="3.109" twWorstSetupSlack="1.695" twWorstHoldSlack="-0.610" ><twConstName>COMP &quot;AD_BH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.695" twHoldSlack = "-0.610" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.528</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.109</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1279" twDestWidth="12" twWorstWindow="0.579" twWorstSetup="-0.889" twWorstHold="1.468" twWorstSetupSlack="1.722" twWorstHoldSlack="-0.635" ><twConstName>COMP &quot;AD_BH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.722" twHoldSlack = "-0.635" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.468</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1280" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-2.554" twWorstHold="3.132" twWorstSetupSlack="1.721" twWorstHoldSlack="-0.633" ><twConstName>COMP &quot;AD_BH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.721" twHoldSlack = "-0.633" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.554</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.132</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1281" twDestWidth="12" twWorstWindow="0.582" twWorstSetup="-0.863" twWorstHold="1.445" twWorstSetupSlack="1.696" twWorstHoldSlack="-0.612" ><twConstName>COMP &quot;AD_BH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.696" twHoldSlack = "-0.612" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.863</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.445</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1282" twDestWidth="12" twWorstWindow="0.581" twWorstSetup="-2.528" twWorstHold="3.109" twWorstSetupSlack="1.695" twWorstHoldSlack="-0.610" ><twConstName>COMP &quot;AD_BH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.695" twHoldSlack = "-0.610" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.528</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.109</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1283" twDestWidth="12" twWorstWindow="0.579" twWorstSetup="-0.889" twWorstHold="1.468" twWorstSetupSlack="1.722" twWorstHoldSlack="-0.635" ><twConstName>COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.722" twHoldSlack = "-0.635" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.889</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.468</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1284" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-2.554" twWorstHold="3.132" twWorstSetupSlack="1.721" twWorstHoldSlack="-0.633" ><twConstName>COMP &quot;AD_BH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.721" twHoldSlack = "-0.633" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.554</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.132</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1285" twDestWidth="12" twWorstWindow="0.587" twWorstSetup="-0.829" twWorstHold="1.416" twWorstSetupSlack="1.662" twWorstHoldSlack="-0.583" ><twConstName>COMP &quot;AD_BH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.662" twHoldSlack = "-0.583" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.416</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1286" twDestWidth="12" twWorstWindow="0.586" twWorstSetup="-2.494" twWorstHold="3.080" twWorstSetupSlack="1.661" twWorstHoldSlack="-0.581" ><twConstName>COMP &quot;AD_BH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.661" twHoldSlack = "-0.581" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.494</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.080</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1287" twDestWidth="12" twWorstWindow="0.587" twWorstSetup="-0.829" twWorstHold="1.416" twWorstSetupSlack="1.662" twWorstHoldSlack="-0.583" ><twConstName>COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.662" twHoldSlack = "-0.583" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.829</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.416</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1288" twDestWidth="12" twWorstWindow="0.586" twWorstSetup="-2.494" twWorstHold="3.080" twWorstSetupSlack="1.661" twWorstHoldSlack="-0.581" ><twConstName>COMP &quot;AD_BH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_B_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_BH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.661" twHoldSlack = "-0.581" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.494</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">3.080</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1289" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-0.759" twWorstHold="1.333" twWorstSetupSlack="1.592" twWorstHoldSlack="-0.500" ><twConstName>COMP &quot;AD_AH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.592" twHoldSlack = "-0.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1290" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-2.424" twWorstHold="2.997" twWorstSetupSlack="1.591" twWorstHoldSlack="-0.498" ><twConstName>COMP &quot;AD_AH_D_N&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.591" twHoldSlack = "-0.498" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.424</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.997</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1291" twDestWidth="12" twWorstWindow="0.574" twWorstSetup="-0.759" twWorstHold="1.333" twWorstSetupSlack="1.592" twWorstHoldSlack="-0.500" ><twConstName>COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.592" twHoldSlack = "-0.500" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.333</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1292" twDestWidth="12" twWorstWindow="0.573" twWorstSetup="-2.424" twWorstHold="2.997" twWorstSetupSlack="1.591" twWorstHoldSlack="-0.498" ><twConstName>COMP &quot;AD_AH_D_P&lt;7&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.591" twHoldSlack = "-0.498" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.424</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.997</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1293" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.747" twWorstHold="1.323" twWorstSetupSlack="1.580" twWorstHoldSlack="-0.490" ><twConstName>COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.580" twHoldSlack = "-0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1294" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.412" twWorstHold="2.987" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.488" ><twConstName>COMP &quot;AD_AH_D_P&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.488" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.412</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.987</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1295" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.747" twWorstHold="1.323" twWorstSetupSlack="1.580" twWorstHoldSlack="-0.490" ><twConstName>COMP &quot;AD_AH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.580" twHoldSlack = "-0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1296" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.412" twWorstHold="2.987" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.488" ><twConstName>COMP &quot;AD_AH_D_N&lt;6&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.488" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.412</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.987</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1297" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.744" twWorstHold="1.320" twWorstSetupSlack="1.577" twWorstHoldSlack="-0.487" ><twConstName>COMP &quot;AD_AH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.577" twHoldSlack = "-0.487" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1298" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.409" twWorstHold="2.984" twWorstSetupSlack="1.576" twWorstHoldSlack="-0.485" ><twConstName>COMP &quot;AD_AH_D_N&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.576" twHoldSlack = "-0.485" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.409</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.984</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1299" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.744" twWorstHold="1.320" twWorstSetupSlack="1.577" twWorstHoldSlack="-0.487" ><twConstName>COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.577" twHoldSlack = "-0.487" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.320</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1300" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.409" twWorstHold="2.984" twWorstSetupSlack="1.576" twWorstHoldSlack="-0.485" ><twConstName>COMP &quot;AD_AH_D_P&lt;4&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.576" twHoldSlack = "-0.485" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.409</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.984</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1301" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-0.734" twWorstHold="1.312" twWorstSetupSlack="1.567" twWorstHoldSlack="-0.479" ><twConstName>COMP &quot;AD_AH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.567" twHoldSlack = "-0.479" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.312</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1302" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.399" twWorstHold="2.976" twWorstSetupSlack="1.566" twWorstHoldSlack="-0.477" ><twConstName>COMP &quot;AD_AH_D_N&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.566" twHoldSlack = "-0.477" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.399</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.976</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1303" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.747" twWorstHold="1.323" twWorstSetupSlack="1.580" twWorstHoldSlack="-0.490" ><twConstName>COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.580" twHoldSlack = "-0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1304" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.412" twWorstHold="2.987" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.488" ><twConstName>COMP &quot;AD_AH_D_P&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.488" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.412</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.987</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1305" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-0.734" twWorstHold="1.312" twWorstSetupSlack="1.567" twWorstHoldSlack="-0.479" ><twConstName>COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.567" twHoldSlack = "-0.479" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.312</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1306" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.399" twWorstHold="2.976" twWorstSetupSlack="1.566" twWorstHoldSlack="-0.477" ><twConstName>COMP &quot;AD_AH_D_P&lt;5&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.566" twHoldSlack = "-0.477" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.399</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.976</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1307" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-0.744" twWorstHold="1.321" twWorstSetupSlack="1.577" twWorstHoldSlack="-0.488" ><twConstName>COMP &quot;AD_AH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.577" twHoldSlack = "-0.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.321</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1308" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-2.409" twWorstHold="2.985" twWorstSetupSlack="1.576" twWorstHoldSlack="-0.486" ><twConstName>COMP &quot;AD_AH_D_N&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.576" twHoldSlack = "-0.486" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.409</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.985</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1309" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-0.744" twWorstHold="1.321" twWorstSetupSlack="1.577" twWorstHoldSlack="-0.488" ><twConstName>COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.577" twHoldSlack = "-0.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.744</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.321</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1310" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-2.409" twWorstHold="2.985" twWorstSetupSlack="1.576" twWorstHoldSlack="-0.486" ><twConstName>COMP &quot;AD_AH_D_P&lt;3&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.576" twHoldSlack = "-0.486" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.409</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.985</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1311" twDestWidth="12" twWorstWindow="0.576" twWorstSetup="-0.747" twWorstHold="1.323" twWorstSetupSlack="1.580" twWorstHoldSlack="-0.490" ><twConstName>COMP &quot;AD_AH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.580" twHoldSlack = "-0.490" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.323</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1312" twDestWidth="12" twWorstWindow="0.575" twWorstSetup="-2.412" twWorstHold="2.987" twWorstSetupSlack="1.579" twWorstHoldSlack="-0.488" ><twConstName>COMP &quot;AD_AH_D_N&lt;0&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.579" twHoldSlack = "-0.488" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.412</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.987</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1313" twDestWidth="12" twWorstWindow="0.579" twWorstSetup="-0.728" twWorstHold="1.307" twWorstSetupSlack="1.561" twWorstHoldSlack="-0.474" ><twConstName>COMP &quot;AD_AH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.561" twHoldSlack = "-0.474" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.307</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1314" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-2.393" twWorstHold="2.971" twWorstSetupSlack="1.560" twWorstHoldSlack="-0.472" ><twConstName>COMP &quot;AD_AH_D_N&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.560" twHoldSlack = "-0.472" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.393</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.971</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1315" twDestWidth="12" twWorstWindow="0.579" twWorstSetup="-0.728" twWorstHold="1.307" twWorstSetupSlack="1.561" twWorstHoldSlack="-0.474" ><twConstName>COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.561" twHoldSlack = "-0.474" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.728</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.307</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1316" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-2.393" twWorstHold="2.971" twWorstSetupSlack="1.560" twWorstHoldSlack="-0.472" ><twConstName>COMP &quot;AD_AH_D_P&lt;1&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.560" twHoldSlack = "-0.472" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.393</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.971</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1317" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-0.735" twWorstHold="1.313" twWorstSetupSlack="1.568" twWorstHoldSlack="-0.480" ><twConstName>COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.568" twHoldSlack = "-0.480" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.735</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.313</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1318" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.400" twWorstHold="2.977" twWorstSetupSlack="1.567" twWorstHoldSlack="-0.478" ><twConstName>COMP &quot;AD_AH_D_P&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_P&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.567" twHoldSlack = "-0.478" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.400</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.977</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1319" twDestWidth="12" twWorstWindow="0.578" twWorstSetup="-0.735" twWorstHold="1.313" twWorstSetupSlack="1.568" twWorstHoldSlack="-0.480" ><twConstName>COMP &quot;AD_AH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.568" twHoldSlack = "-0.480" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.735</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.313</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1320" twDestWidth="12" twWorstWindow="0.577" twWorstSetup="-2.400" twWorstHold="2.977" twWorstSetupSlack="1.567" twWorstHoldSlack="-0.478" ><twConstName>COMP &quot;AD_AH_D_N&lt;2&gt;&quot; OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         &quot;AD_A_CLK_P&quot; &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>AD_AH_D_N&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.567" twHoldSlack = "-0.478" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-2.400</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">2.977</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1321" twDestWidth="12" twWorstWindow="0.855" twWorstSetup="-0.121" twWorstHold="0.976" twWorstSetupSlack="1.121" twWorstHoldSlack="0.024" ><twConstName>TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "1.368" twHoldSlack = "0.024" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.368</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.976</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.242" twHoldSlack = "0.071" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.929</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.121" twHoldSlack = "0.193" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.121</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.807</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.236" twHoldSlack = "0.076" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.236</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.924</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.234" twHoldSlack = "0.077" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.923</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="1322" twDestWidth="12" twWorstWindow="0.854" twWorstSetup="-4.120" twWorstHold="4.974" twWorstSetupSlack="1.120" twWorstHoldSlack="0.026" ><twConstName>TIMEGRP &quot;rgmii_rx&quot; OFFSET = IN 1 ns VALID 2 ns BEFORE COMP &quot;rgmii_rxc&quot;         &quot;FALLING&quot;;</twConstName><twOffInTblRow ><twSrc>rgmii_rx_ctl</twSrc><twSUHSlackTime twSetupSlack = "1.367" twHoldSlack = "0.026" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-4.367</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">4.974</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.241" twHoldSlack = "0.073" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-4.241</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">4.927</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.120" twHoldSlack = "0.195" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-4.120</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">4.805</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.235" twHoldSlack = "0.078" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-4.235</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">4.922</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rgmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "1.233" twHoldSlack = "0.079" ><twSU2ClkTime twEdge="twFalling" twCrnrFst="t">-4.233</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="t">4.921</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="1323"><twErrCnt>151</twErrCnt><twScore>119976</twScore><twSetupScore>3621</twSetupScore><twHoldScore>116355</twHoldScore><twConstCov><twPathCnt>2876280191521</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>84955</twConnCnt></twConstCov><twStats anchorID="1324"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>2.599</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Dec  5 19:21:28 2019 </twTimestamp></twFoot><twClientInfo anchorID="1325"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1450 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
