
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.239704                       # Number of seconds simulated
sim_ticks                                239704375500                       # Number of ticks simulated
final_tick                               239704375500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1357240                       # Simulator instruction rate (inst/s)
host_op_rate                                  1671154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3719898106                       # Simulator tick rate (ticks/s)
host_mem_usage                                 866316                       # Number of bytes of host memory used
host_seconds                                    64.44                       # Real time elapsed on the host
sim_insts                                    87458413                       # Number of instructions simulated
sim_ops                                     107686503                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           96                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.data            8                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.data            8                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.data            8                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.data            8                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.data            8                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.data            8                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           64                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.data            8                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           636                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           96                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           64                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          544                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst           24                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu0.data            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           16                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.data            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           16                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.data            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           16                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.data            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           16                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.data            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           16                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.data            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           16                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.data            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           16                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.data            1                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total            148                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst          400                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu0.data          150                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst          267                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.data           33                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst          267                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.data           33                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst          267                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.data           33                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst          267                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.data           33                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst          267                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.data           33                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst          267                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.data           33                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst          267                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.data           33                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total             2653                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst          400                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst          267                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst          267                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst          267                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst          267                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst          267                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst          267                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst          267                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total         2269                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst          400                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.data          150                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst          267                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.data           33                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst          267                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.data           33                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst          267                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.data           33                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst          267                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.data           33                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst          267                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.data           33                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst          267                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.data           33                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst          267                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.data           33                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total            2653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::cpu0.dtb.walker         3056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker          864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst      322556308                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       64808995                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker         1096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst       25113452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       12329013                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker          880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker          400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         431508                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         236560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker          336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         411336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         224386                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker          744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker          336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         386368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data         210100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker          536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker          240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst         358640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data         194714                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker          312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker          160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         332072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         179814                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker          112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst         305452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data         164630                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          428253780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst    322556308                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst     25113452                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       431508                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       411336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       386368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst       358640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       332072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst       305452                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     349895136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::cpu0.data    143378489                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data      9519285                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data       165052                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data       156640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data       146964                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data       136652                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data       126606                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data       116252                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       153745940                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker          382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker          108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst        80639077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         8083780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst         6278363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         1446778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker           50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst          107877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           26652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker           92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst          102834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           25364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker           93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst           96592                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           23789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst           89660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           22064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst           83018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           20411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst           76363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data           18756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            97142682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data       18578771                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data        1295420                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data          21680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data          20612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data          19373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data          18044                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data          16756                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data          15432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           19986088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        12749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker         3604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst        1345642137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         270370513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         4572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker         1802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         104768434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          51434243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker         3671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker         1669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           1800167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data            986882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         3070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker         1402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1716014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            936095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker         3104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker         1402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           1611852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data            876496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         2236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         1001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1496176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data            812309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker         1302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker          667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           1385340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data            750149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker          801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker          467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           1274286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data            686804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1786591417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1345642137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    104768434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      1800167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1716014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      1611852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1496176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      1385340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      1274286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1459694406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data        598147150                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data         39712604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data           688565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data           653472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data           613105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data           570086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data           528176                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data           484981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            641398138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        12749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker         3604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1345642137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        868517663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         4572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker         1802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        104768434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         91146847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker         3671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker         1669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          1800167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1675447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         3070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker         1402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1716014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1589566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker         3104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker         1402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          1611852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          1489602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         2236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         1001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1496176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          1382394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker         1302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker          667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          1385340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          1278325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker          801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker          467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          1274286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          1171785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2427989555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   231695866250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      8004100000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         15656019600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         15656019600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0          5185271475                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1          5185271475                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        139271487750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        139271487750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          160112778825                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          160112778825                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971675                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971675                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq            96676127                       # Transaction distribution
system.membus.trans_dist::ReadResp           96957931                       # Transaction distribution
system.membus.trans_dist::WriteReq           19712536                       # Transaction distribution
system.membus.trans_dist::WriteResp          19712536                       # Transaction distribution
system.membus.trans_dist::SoftPFReq            197744                       # Transaction distribution
system.membus.trans_dist::SoftPFResp           197744                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq        281804                       # Transaction distribution
system.membus.trans_dist::StoreCondReq         281647                       # Transaction distribution
system.membus.trans_dist::StoreCondResp        281647                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache_port::system.realview.nvmem.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::system.mem_ctrls.port    161278154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.icache_port::total    161278202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.bridge.slave        33964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.realview.gic.pio         3608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::system.mem_ctrls.port     53325110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache_port::total     53362692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::system.mem_ctrls.port          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.itb.walker.dma::total          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::system.mem_ctrls.port          764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dtb.walker.dma::total          764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.realview.nvmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::system.mem_ctrls.port     12556726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache_port::total     12556758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.nvmem.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.realview.gic.pio         3324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::system.mem_ctrls.port      5484402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache_port::total      5487728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.itb.walker.dma::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::system.mem_ctrls.port          274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dtb.walker.dma::total          274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.realview.nvmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::system.mem_ctrls.port       215754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache_port::total       215786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.nvmem.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.realview.gic.pio          174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::system.mem_ctrls.port        96688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache_port::total        96864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.itb.walker.dma::total          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::system.mem_ctrls.port          220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dtb.walker.dma::total          220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.realview.nvmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::system.mem_ctrls.port       205668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache_port::total       205700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.nvmem.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.realview.gic.pio          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::system.mem_ctrls.port        91964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache_port::total        92128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::system.mem_ctrls.port           84                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.itb.walker.dma::total           84                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::system.mem_ctrls.port          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dtb.walker.dma::total          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::system.realview.nvmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::system.mem_ctrls.port       193184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache_port::total       193216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.realview.nvmem.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.realview.gic.pio          150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::system.mem_ctrls.port        86342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache_port::total        86494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.itb.walker.dma::system.mem_ctrls.port           84                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.itb.walker.dma::total           84                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dtb.walker.dma::system.mem_ctrls.port          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dtb.walker.dma::total          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::system.realview.nvmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::system.mem_ctrls.port       179320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache_port::total       179352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.realview.nvmem.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.realview.gic.pio          138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::system.mem_ctrls.port        80224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache_port::total        80364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.itb.walker.dma::system.mem_ctrls.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.itb.walker.dma::total           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dtb.walker.dma::system.mem_ctrls.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dtb.walker.dma::total          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::system.realview.nvmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::system.mem_ctrls.port       166036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache_port::total       166068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.realview.nvmem.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.realview.gic.pio          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::system.mem_ctrls.port        74356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache_port::total        74484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.itb.walker.dma::system.mem_ctrls.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.itb.walker.dma::total           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dtb.walker.dma::system.mem_ctrls.port           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dtb.walker.dma::total           78                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::system.realview.nvmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::system.mem_ctrls.port       152726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache_port::total       152758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.realview.nvmem.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.realview.gic.pio          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::system.mem_ctrls.port        68398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache_port::total        68514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.itb.walker.dma::system.mem_ctrls.port           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.itb.walker.dma::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dtb.walker.dma::system.mem_ctrls.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dtb.walker.dma::total           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              234299716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.realview.nvmem.port           96                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::system.mem_ctrls.port    322556308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache_port::total    322556404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.bridge.slave        48477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.nvmem.port           36                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.realview.gic.pio         7216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::system.mem_ctrls.port    208187500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache_port::total    208243229                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::system.mem_ctrls.port          864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.itb.walker.dma::total          864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::system.mem_ctrls.port         3056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dtb.walker.dma::total         3056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.realview.nvmem.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::system.mem_ctrls.port     25113452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache_port::total     25113516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.nvmem.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.realview.gic.pio         6648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::system.mem_ctrls.port     21848310                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache_port::total     21854966                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::system.mem_ctrls.port          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.itb.walker.dma::total          432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::system.mem_ctrls.port         1096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dtb.walker.dma::total         1096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.realview.nvmem.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::system.mem_ctrls.port       431508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache_port::total       431572                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.nvmem.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.realview.gic.pio          348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::system.mem_ctrls.port       401660                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache_port::total       402016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::system.mem_ctrls.port          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.itb.walker.dma::total          400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::system.mem_ctrls.port          880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dtb.walker.dma::total          880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.realview.nvmem.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::system.mem_ctrls.port       411336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache_port::total       411400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.nvmem.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.realview.gic.pio          324                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::system.mem_ctrls.port       381050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache_port::total       381382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::system.mem_ctrls.port          336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.itb.walker.dma::total          336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::system.mem_ctrls.port          736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dtb.walker.dma::total          736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::system.realview.nvmem.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::system.mem_ctrls.port       386368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache_port::total       386432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.realview.nvmem.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.realview.gic.pio          300                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::system.mem_ctrls.port       357100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache_port::total       357408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.itb.walker.dma::system.mem_ctrls.port          336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.itb.walker.dma::total          336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dtb.walker.dma::system.mem_ctrls.port          744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dtb.walker.dma::total          744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::system.realview.nvmem.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::system.mem_ctrls.port       358640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache_port::total       358704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.realview.nvmem.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.realview.gic.pio          276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::system.mem_ctrls.port       331382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache_port::total       331666                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.itb.walker.dma::system.mem_ctrls.port          240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.itb.walker.dma::total          240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dtb.walker.dma::system.mem_ctrls.port          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dtb.walker.dma::total          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::system.realview.nvmem.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::system.mem_ctrls.port       332072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache_port::total       332136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.realview.nvmem.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.realview.gic.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::system.mem_ctrls.port       306464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache_port::total       306724                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.itb.walker.dma::system.mem_ctrls.port          160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.itb.walker.dma::total          160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dtb.walker.dma::system.mem_ctrls.port          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dtb.walker.dma::total          312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::system.realview.nvmem.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::system.mem_ctrls.port       305452                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache_port::total       305516                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.realview.nvmem.port            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.realview.gic.pio          228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::system.mem_ctrls.port       280926                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache_port::total       281162                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.itb.walker.dma::system.mem_ctrls.port          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.itb.walker.dma::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dtb.walker.dma::system.mem_ctrls.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dtb.walker.dma::total          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               582064665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples         117119920                       # Request fanout histogram
system.membus.snoop_fanout::mean            39.746844                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.434819                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::34                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::35                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::36                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::37                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::38                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::39               29649585     25.32%     25.32% # Request fanout histogram
system.membus.snoop_fanout::40               87470335     74.68%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              39                       # Request fanout histogram
system.membus.snoop_fanout::max_value              40                       # Request fanout histogram
system.membus.snoop_fanout::total           117119920                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                10923                       # Transaction distribution
system.iobus.trans_dist::ReadResp               10923                       # Transaction distribution
system.iobus.trans_dist::WriteReq                6059                       # Transaction distribution
system.iobus.trans_dist::WriteResp               6059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        33730                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.clcd.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        33964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        48009                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.clcd.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        48477                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    48477                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8095428                       # DTB read hits
system.cpu0.dtb.read_misses                       103                       # DTB read misses
system.cpu0.dtb.write_hits                   18583150                       # DTB write hits
system.cpu0.dtb.write_misses                       71                       # DTB write misses
system.cpu0.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                     202                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   685                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8095531                       # DTB read accesses
system.cpu0.dtb.write_accesses               18583221                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         26678578                       # DTB hits
system.cpu0.dtb.misses                            174                       # DTB misses
system.cpu0.dtb.accesses                     26678752                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    80636932                       # ITB inst hits
system.cpu0.itb.inst_misses                        54                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                     114                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                80636986                       # ITB inst accesses
system.cpu0.itb.hits                         80636932                       # DTB hits
system.cpu0.itb.misses                             54                       # DTB misses
system.cpu0.itb.accesses                     80636986                       # DTB accesses
system.cpu0.numCycles                       479409667                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   80628886                       # Number of instructions committed
system.cpu0.committedOps                     99299752                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             83056518                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 22656                       # Number of float alu accesses
system.cpu0.num_func_calls                    2940899                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     18178049                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    83056518                       # number of integer instructions
system.cpu0.num_fp_insts                        22656                       # number of float instructions
system.cpu0.num_int_register_reads          110008552                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          61664825                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               45312                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            46892304                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           46895328                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     26681019                       # number of memory refs
system.cpu0.num_load_insts                    8095982                       # Number of load instructions
system.cpu0.num_store_insts                  18585037                       # Number of store instructions
system.cpu0.num_idle_cycles              380099952.127010                       # Number of idle cycles
system.cpu0.num_busy_cycles              99309714.872990                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.207150                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.792850                       # Percentage of idle cycles
system.cpu0.Branches                         22102201                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 72306110     72.81%     72.81% # Class of executed instruction
system.cpu0.op_class::IntMult                  314645      0.32%     73.13% # Class of executed instruction
system.cpu0.op_class::IntDiv                     8193      0.01%     73.13% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.13% # Class of executed instruction
system.cpu0.op_class::MemRead                 8095982      8.15%     81.29% # Class of executed instruction
system.cpu0.op_class::MemWrite               18585037     18.71%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  99309967                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     915                       # number of quiesce instructions executed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            8                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     1447541                       # DTB read hits
system.cpu1.dtb.read_misses                        51                       # DTB read misses
system.cpu1.dtb.write_hits                    1296226                       # DTB write hits
system.cpu1.dtb.write_misses                       13                       # DTB write misses
system.cpu1.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                     114                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    57                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 1447592                       # DTB read accesses
system.cpu1.dtb.write_accesses                1296239                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          2743767                       # DTB hits
system.cpu1.dtb.misses                             64                       # DTB misses
system.cpu1.dtb.accesses                      2743831                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                     6278172                       # ITB inst hits
system.cpu1.itb.inst_misses                        27                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                      88                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                 6278199                       # ITB inst accesses
system.cpu1.itb.hits                          6278172                       # DTB hits
system.cpu1.itb.misses                             27                       # DTB misses
system.cpu1.itb.accesses                      6278199                       # DTB accesses
system.cpu1.numCycles                       479395782                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                    6274071                       # Number of instructions committed
system.cpu1.committedOps                      7697790                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses              7267941                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     465713                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts       793142                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                     7267941                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads            9663526                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           5692696                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads             1045401                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            1037448                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      2743919                       # number of memory refs
system.cpu1.num_load_insts                    1447679                       # Number of load instructions
system.cpu1.num_store_insts                   1296240                       # Number of store instructions
system.cpu1.num_idle_cycles              471694328.245949                       # Number of idle cycles
system.cpu1.num_busy_cycles              7701453.754051                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.016065                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.983935                       # Percentage of idle cycles
system.cpu1.Branches                          1304558                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  4947855     64.24%     64.24% # Class of executed instruction
system.cpu1.op_class::IntMult                    8097      0.11%     64.35% # Class of executed instruction
system.cpu1.op_class::IntDiv                     2227      0.03%     64.37% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.37% # Class of executed instruction
system.cpu1.op_class::MemRead                 1447679     18.80%     83.17% # Class of executed instruction
system.cpu1.op_class::MemWrite                1296240     16.83%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                   7702098                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1358                       # number of quiesce instructions executed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                       26627                       # DTB read hits
system.cpu2.dtb.read_misses                        41                       # DTB read misses
system.cpu2.dtb.write_hits                      21719                       # DTB write hits
system.cpu2.dtb.write_misses                       10                       # DTB write misses
system.cpu2.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                     108                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                   26668                       # DTB read accesses
system.cpu2.dtb.write_accesses                  21729                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                            48346                       # DTB hits
system.cpu2.dtb.misses                             51                       # DTB misses
system.cpu2.dtb.accesses                        48397                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                      107678                       # ITB inst hits
system.cpu2.itb.inst_misses                        25                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                      86                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                  107703                       # ITB inst accesses
system.cpu2.itb.hits                           107678                       # DTB hits
system.cpu2.itb.misses                             25                       # DTB misses
system.cpu2.itb.accesses                       107703                       # DTB accesses
system.cpu2.numCycles                       478184362                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     107699                       # Number of instructions committed
system.cpu2.committedOps                       134100                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               126136                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                       8513                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        12869                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      126136                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads             164368                       # number of times the integer registers were read
system.cpu2.num_int_register_writes            101417                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads               19986                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes              19854                       # number of times the CC registers were written
system.cpu2.num_mem_refs                        48430                       # number of memory refs
system.cpu2.num_load_insts                      26700                       # Number of load instructions
system.cpu2.num_store_insts                     21730                       # Number of store instructions
system.cpu2.num_idle_cycles              478050442.833450                       # Number of idle cycles
system.cpu2.num_busy_cycles              133919.166550                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.000280                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.999720                       # Percentage of idle cycles
system.cpu2.Branches                            22286                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                    85249     63.48%     63.48% # Class of executed instruction
system.cpu2.op_class::IntMult                     346      0.26%     63.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                      269      0.20%     63.94% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.94% # Class of executed instruction
system.cpu2.op_class::MemRead                   26700     19.88%     83.82% # Class of executed instruction
system.cpu2.op_class::MemWrite                  21730     16.18%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    134294                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                       25340                       # DTB read hits
system.cpu3.dtb.read_misses                        34                       # DTB read misses
system.cpu3.dtb.write_hits                      20644                       # DTB write hits
system.cpu3.dtb.write_misses                        9                       # DTB write misses
system.cpu3.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                     100                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                   25374                       # DTB read accesses
system.cpu3.dtb.write_accesses                  20653                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                            45984                       # DTB hits
system.cpu3.dtb.misses                             43                       # DTB misses
system.cpu3.dtb.accesses                        46027                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                      102629                       # ITB inst hits
system.cpu3.itb.inst_misses                        21                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                      82                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                  102650                       # ITB inst accesses
system.cpu3.itb.hits                           102629                       # DTB hits
system.cpu3.itb.misses                             21                       # DTB misses
system.cpu3.itb.accesses                       102650                       # DTB accesses
system.cpu3.numCycles                       478186107                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     102668                       # Number of instructions committed
system.cpu3.committedOps                       127555                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               120020                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                       8071                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        12237                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      120020                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads             156416                       # number of times the integer registers were read
system.cpu3.num_int_register_writes             96385                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads               18852                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes              18693                       # number of times the CC registers were written
system.cpu3.num_mem_refs                        46059                       # number of memory refs
system.cpu3.num_load_insts                      25405                       # Number of load instructions
system.cpu3.num_store_insts                     20654                       # Number of store instructions
system.cpu3.num_idle_cycles              478058729.471596                       # Number of idle cycles
system.cpu3.num_busy_cycles              127377.528404                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.000266                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.999734                       # Percentage of idle cycles
system.cpu3.Branches                            21210                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                    81068     63.46%     63.46% # Class of executed instruction
system.cpu3.op_class::IntMult                     335      0.26%     63.73% # Class of executed instruction
system.cpu3.op_class::IntDiv                      275      0.22%     63.94% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.94% # Class of executed instruction
system.cpu3.op_class::MemRead                   25405     19.89%     83.83% # Class of executed instruction
system.cpu3.op_class::MemWrite                  20654     16.17%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    127737                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      52                       # number of quiesce instructions executed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            8                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                       23761                       # DTB read hits
system.cpu4.dtb.read_misses                        32                       # DTB read misses
system.cpu4.dtb.write_hits                      19404                       # DTB write hits
system.cpu4.dtb.write_misses                       11                       # DTB write misses
system.cpu4.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                     100                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                   23793                       # DTB read accesses
system.cpu4.dtb.write_accesses                  19415                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                            43165                       # DTB hits
system.cpu4.dtb.misses                             43                       # DTB misses
system.cpu4.dtb.accesses                        43208                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                       96377                       # ITB inst hits
system.cpu4.itb.inst_misses                        21                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                      82                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                   96398                       # ITB inst accesses
system.cpu4.itb.hits                            96377                       # DTB hits
system.cpu4.itb.misses                             21                       # DTB misses
system.cpu4.itb.accesses                        96398                       # DTB accesses
system.cpu4.numCycles                       478187156                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                      96438                       # Number of instructions committed
system.cpu4.committedOps                       119639                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses               112660                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                       7569                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts        11420                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                      112660                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads             146795                       # number of times the integer registers were read
system.cpu4.num_int_register_writes             90339                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads               17367                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes              17211                       # number of times the CC registers were written
system.cpu4.num_mem_refs                        43241                       # number of memory refs
system.cpu4.num_load_insts                      23825                       # Number of load instructions
system.cpu4.num_store_insts                     19416                       # Number of store instructions
system.cpu4.num_idle_cycles              478067683.842095                       # Number of idle cycles
system.cpu4.num_busy_cycles              119472.157905                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000250                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999750                       # Percentage of idle cycles
system.cpu4.Branches                            19868                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                    75982     63.42%     63.42% # Class of executed instruction
system.cpu4.op_class::IntMult                     316      0.26%     63.68% # Class of executed instruction
system.cpu4.op_class::IntDiv                      270      0.23%     63.91% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     63.91% # Class of executed instruction
system.cpu4.op_class::MemRead                   23825     19.89%     83.79% # Class of executed instruction
system.cpu4.op_class::MemWrite                  19416     16.21%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                    119809                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                       22039                       # DTB read hits
system.cpu5.dtb.read_misses                        23                       # DTB read misses
system.cpu5.dtb.write_hits                      18071                       # DTB write hits
system.cpu5.dtb.write_misses                        8                       # DTB write misses
system.cpu5.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                      88                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                   22062                       # DTB read accesses
system.cpu5.dtb.write_accesses                  18079                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                            40110                       # DTB hits
system.cpu5.dtb.misses                             31                       # DTB misses
system.cpu5.dtb.accesses                        40141                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                       89441                       # ITB inst hits
system.cpu5.itb.inst_misses                        15                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                      76                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                   89456                       # ITB inst accesses
system.cpu5.itb.hits                            89441                       # DTB hits
system.cpu5.itb.misses                             15                       # DTB misses
system.cpu5.itb.accesses                        89456                       # DTB accesses
system.cpu5.numCycles                       478188217                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                      89518                       # Number of instructions committed
system.cpu5.committedOps                       110947                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               104587                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                       7033                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        10498                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      104587                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads             136267                       # number of times the integer registers were read
system.cpu5.num_int_register_writes             83714                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads               15693                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes              15531                       # number of times the CC registers were written
system.cpu5.num_mem_refs                        40177                       # number of memory refs
system.cpu5.num_load_insts                      22097                       # Number of load instructions
system.cpu5.num_store_insts                     18080                       # Number of store instructions
system.cpu5.num_idle_cycles              478077426.267747                       # Number of idle cycles
system.cpu5.num_busy_cycles              110790.732253                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000232                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999768                       # Percentage of idle cycles
system.cpu5.Branches                            18378                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                    70378     63.34%     63.34% # Class of executed instruction
system.cpu5.op_class::IntMult                     289      0.26%     63.60% # Class of executed instruction
system.cpu5.op_class::IntDiv                      261      0.23%     63.84% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
system.cpu5.op_class::MemRead                   22097     19.89%     83.73% # Class of executed instruction
system.cpu5.op_class::MemWrite                  18080     16.27%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    111105                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            8                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                       20390                       # DTB read hits
system.cpu6.dtb.read_misses                        13                       # DTB read misses
system.cpu6.dtb.write_hits                      16791                       # DTB write hits
system.cpu6.dtb.write_misses                        5                       # DTB write misses
system.cpu6.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      75                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                   20403                       # DTB read accesses
system.cpu6.dtb.write_accesses                  16796                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                            37181                       # DTB hits
system.cpu6.dtb.misses                             18                       # DTB misses
system.cpu6.dtb.accesses                        37199                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                       82794                       # ITB inst hits
system.cpu6.itb.inst_misses                        10                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                      71                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                   82804                       # ITB inst accesses
system.cpu6.itb.hits                            82794                       # DTB hits
system.cpu6.itb.misses                             10                       # DTB misses
system.cpu6.itb.accesses                        82804                       # DTB accesses
system.cpu6.numCycles                       478189280                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                      82888                       # Number of instructions committed
system.cpu6.committedOps                       102590                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                96833                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                       6517                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts         9629                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                       96833                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads             126164                       # number of times the integer registers were read
system.cpu6.num_int_register_writes             77337                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads               14088                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes              13920                       # number of times the CC registers were written
system.cpu6.num_mem_refs                        37236                       # number of memory refs
system.cpu6.num_load_insts                      20439                       # Number of load instructions
system.cpu6.num_store_insts                     16797                       # Number of store instructions
system.cpu6.num_idle_cycles              478086836.583637                       # Number of idle cycles
system.cpu6.num_busy_cycles              102443.416363                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000214                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999786                       # Percentage of idle cycles
system.cpu6.Branches                            16956                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                    64978     63.25%     63.25% # Class of executed instruction
system.cpu6.op_class::IntMult                     267      0.26%     63.51% # Class of executed instruction
system.cpu6.op_class::IntDiv                      255      0.25%     63.76% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     63.76% # Class of executed instruction
system.cpu6.op_class::MemRead                   20439     19.89%     83.65% # Class of executed instruction
system.cpu6.op_class::MemWrite                  16797     16.35%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                    102736                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                       18735                       # DTB read hits
system.cpu7.dtb.read_misses                         7                       # DTB read misses
system.cpu7.dtb.write_hits                      15466                       # DTB write hits
system.cpu7.dtb.write_misses                        4                       # DTB write misses
system.cpu7.dtb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      67                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                   18742                       # DTB read accesses
system.cpu7.dtb.write_accesses                  15470                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            34201                       # DTB hits
system.cpu7.dtb.misses                             11                       # DTB misses
system.cpu7.dtb.accesses                        34212                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       76132                       # ITB inst hits
system.cpu7.itb.inst_misses                         7                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                          22                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                      68                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   76139                       # ITB inst accesses
system.cpu7.itb.hits                            76132                       # DTB hits
system.cpu7.itb.misses                              7                       # DTB misses
system.cpu7.itb.accesses                        76139                       # DTB accesses
system.cpu7.numCycles                       478190341                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      76245                       # Number of instructions committed
system.cpu7.committedOps                        94130                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                88966                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                       5981                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         8771                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       88966                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads             115947                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             70870                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               12501                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              12321                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        34251                       # number of memory refs
system.cpu7.num_load_insts                      18780                       # Number of load instructions
system.cpu7.num_store_insts                     15471                       # Number of store instructions
system.cpu7.num_idle_cycles              478096348.674713                       # Number of idle cycles
system.cpu7.num_busy_cycles              93992.325287                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000197                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999803                       # Percentage of idle cycles
system.cpu7.Branches                            15527                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    59508     63.13%     63.13% # Class of executed instruction
system.cpu7.op_class::IntMult                     251      0.27%     63.40% # Class of executed instruction
system.cpu7.op_class::IntDiv                      254      0.27%     63.66% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.66% # Class of executed instruction
system.cpu7.op_class::MemRead                   18780     19.92%     83.59% # Class of executed instruction
system.cpu7.op_class::MemWrite                  15471     16.41%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     94264                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      50                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
