// Seed: 2487178453
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4
);
  logic id_5;
  logic id_6;
  type_14(
      1, 1'b0 == id_1 - id_1, 1
  );
  logic id_7;
  defparam id_8.id_9 = id_1;
endmodule
