
---------- Begin Simulation Statistics ----------
final_tick                               2153111699000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60962                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702440                       # Number of bytes of host memory used
host_op_rate                                    61159                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38627.11                       # Real time elapsed on the host
host_tick_rate                               55740948                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354775929                       # Number of instructions simulated
sim_ops                                    2362384836                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.153112                       # Number of seconds simulated
sim_ticks                                2153111699000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.297982                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292443383                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334994435                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19342954                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457658547                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38818705                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39201020                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          382315                       # Number of indirect misses.
system.cpu0.branchPred.lookups              582230349                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963184                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801862                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13671422                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555011807                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61478946                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419476                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      102566117                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224718522                       # Number of instructions committed
system.cpu0.commit.committedOps            2228525671                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3984337686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559321                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.312206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2880401974     72.29%     72.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    680944538     17.09%     89.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145637875      3.66%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146595095      3.68%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     41109585      1.03%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15825142      0.40%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5287237      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7057294      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61478946      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3984337686                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161590                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150823391                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691533770                       # Number of loads committed
system.cpu0.commit.membars                    7608875                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608881      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238712896     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695335624     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264749988     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228525671                       # Class of committed instruction
system.cpu0.commit.refs                     960085636                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224718522                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228525671                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.932411                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.932411                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            669615624                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5689800                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290995800                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2363769565                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1668964467                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1643698683                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13692593                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10662292                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10332679                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  582230349                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                414039368                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2330220929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8862401                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          234                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2384583815                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          720                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38728472                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135432                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1656717795                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331262088                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.554674                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4006304046                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.596158                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878697                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2299933821     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1266552857     31.61%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               266235275      6.65%     95.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               141871743      3.54%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14188171      0.35%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9559381      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  344754      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809435      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808609      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4006304046                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      292766730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13857450                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566038815                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538013                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008449184                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274293347                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              560904803                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            732799668                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810934                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4379759                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278833483                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2331049051                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734155837                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12853993                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2312954274                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2946031                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8072245                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13692593                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15612057                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       189586                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33693916                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74909                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23365                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8651509                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41265898                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10281617                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23365                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1967945                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11889505                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                944365393                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2293286153                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.896523                       # average fanout of values written-back
system.cpu0.iew.wb_producers                846644913                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.533438                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2293428672                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2823487862                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1469617302                       # number of integer regfile writes
system.cpu0.ipc                              0.517488                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.517488                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611982      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1280196816     55.04%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18327991      0.79%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802463      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742135445     31.91%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273733525     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2325808268                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1154                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4476936                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001925                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 779207     17.40%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3297652     73.66%     91.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               400075      8.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2322673174                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8662657780                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2293286107                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2433593361                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2319628783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2325808268                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420268                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      102523376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           260357                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           792                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41499035                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4006304046                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.580537                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797177                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2307117003     57.59%     57.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1186983410     29.63%     87.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          426730242     10.65%     97.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67051261      1.67%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11325430      0.28%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4689578      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1631123      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             533749      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             242250      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4006304046                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541003                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35245498                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4954139                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           732799668                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278833483                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4299070776                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7152886                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              603541756                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421276208                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25813159                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1684983331                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17689102                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                60215                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2873746901                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2350200223                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1510302764                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1635125735                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23535171                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13692593                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             68728363                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                89026548                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2873746861                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        232268                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8883                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55837262                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8878                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6253913361                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4684198721                       # The number of ROB writes
system.cpu0.timesIdled                       54051223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.783165                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17890944                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19076925                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1790154                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32419194                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            915626                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         924022                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8396                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35584488                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46681                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1384786                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515254                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3225230                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405417                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14613125                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130057407                       # Number of instructions committed
system.cpu1.commit.committedOps             133859165                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    677059057                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.197707                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.877471                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    622183976     91.90%     91.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26954080      3.98%     95.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8658856      1.28%     97.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8953450      1.32%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2511268      0.37%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       797534      0.12%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3530200      0.52%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       244463      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3225230      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    677059057                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456879                       # Number of function calls committed.
system.cpu1.commit.int_insts                125263395                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888350                       # Number of loads committed
system.cpu1.commit.membars                    7603286                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603286      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77444694     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689927     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121114      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133859165                       # Class of committed instruction
system.cpu1.commit.refs                      48811053                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130057407                       # Number of Instructions Simulated
system.cpu1.committedOps                    133859165                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.236271                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.236271                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            600756284                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               423597                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17209285                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154151145                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18030850                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50968513                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1386120                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1126470                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8692808                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35584488                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19755077                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    657027190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               148150                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     155341619                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3582976                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052252                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21015873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18806570                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.228103                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         679834575                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.234092                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.678931                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               585231680     86.08%     86.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53253845      7.83%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25139727      3.70%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10180633      1.50%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5142041      0.76%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  821163      0.12%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64496      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     788      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           679834575                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1181216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1502032                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31498752                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211461                       # Inst execution rate
system.cpu1.iew.exec_refs                    51968332                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12357524                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              517638102                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40143115                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802265                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1194911                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12687943                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148459209                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39610808                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1519184                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144007940                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3220064                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3912288                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1386120                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11397341                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52915                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1084967                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33388                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1539                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4492                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3254765                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       765240                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1539                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       509509                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        992523                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82289327                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142986544                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857992                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70603585                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209961                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143028659                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179109708                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96142530                       # number of integer regfile writes
system.cpu1.ipc                              0.190976                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190976                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603387      5.22%      5.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85527715     58.77%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   91      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43786437     30.09%     94.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8609436      5.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145527124                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4113069                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028263                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 704694     17.13%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     11      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3047609     74.10%     91.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               360753      8.77%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142036792                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         975272537                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142986532                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        163060547                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137053407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145527124                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405802                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14600043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           270671                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           385                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5959061                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    679834575                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.214063                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.684496                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          591910960     87.07%     87.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55756746      8.20%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18577733      2.73%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6039993      0.89%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5354830      0.79%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             734674      0.11%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             956084      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             362701      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             140854      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      679834575                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213691                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23590382                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2187992                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40143115                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12687943                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       681015791                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3625197808                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              556242257                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89318730                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24843335                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21271913                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4483672                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                52762                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189899932                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             152148738                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102187049                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54528679                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16004648                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1386120                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46371954                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12868319                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189899920                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33652                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48684040                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           625                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   822305948                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299728185                       # The number of ROB writes
system.cpu1.timesIdled                          15934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14104468                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4240                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14186373                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                308607                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18991256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      37856839                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4177996                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       177461                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123883565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7949906                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247772437                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8127367                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14374070                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5662068                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13203386                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4614303                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4614301                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14374070                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     56845210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               56845210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1577628096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1577628096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18991385                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18991385    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18991385                       # Request fanout histogram
system.membus.respLayer1.occupancy        98278074070                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         65411022248                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       894111250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   713946729.750021                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1592493000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2149535254000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3576445000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347687520                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347687520                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347687520                       # number of overall hits
system.cpu0.icache.overall_hits::total      347687520                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66351848                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66351848                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66351848                       # number of overall misses
system.cpu0.icache.overall_misses::total     66351848                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 868931229993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 868931229993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 868931229993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 868931229993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    414039368                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    414039368                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    414039368                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    414039368                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160255                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160255                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160255                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160255                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13095.810534                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13095.810534                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13095.810534                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13095.810534                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4968                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          650                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               83                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.855422                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   162.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62564481                       # number of writebacks
system.cpu0.icache.writebacks::total         62564481                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3787334                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3787334                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3787334                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3787334                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62564514                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62564514                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62564514                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62564514                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 771096791496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 771096791496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 771096791496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 771096791496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151108                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151108                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151108                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151108                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12324.826682                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12324.826682                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12324.826682                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12324.826682                       # average overall mshr miss latency
system.cpu0.icache.replacements              62564481                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347687520                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347687520                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66351848                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66351848                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 868931229993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 868931229993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    414039368                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    414039368                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160255                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13095.810534                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13095.810534                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3787334                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3787334                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62564514                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62564514                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 771096791496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 771096791496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151108                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151108                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12324.826682                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12324.826682                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999983                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          410251803                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62564481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.557264                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999983                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        890643249                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       890643249                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862605706                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862605706                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862605706                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862605706                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93203460                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93203460                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93203460                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93203460                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2153675263999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2153675263999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2153675263999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2153675263999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955809166                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955809166                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955809166                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955809166                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097513                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097513                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097513                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097513                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23107.245847                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23107.245847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23107.245847                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23107.245847                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12325604                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       999851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           217434                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10791                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.686645                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.656010                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57626610                       # number of writebacks
system.cpu0.dcache.writebacks::total         57626610                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37035806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37035806                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37035806                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37035806                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56167654                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56167654                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56167654                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56167654                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 955200261160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 955200261160                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 955200261160                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 955200261160                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058765                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058765                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058765                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058765                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17006.233893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17006.233893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17006.233893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17006.233893                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57626610                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621755251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621755251                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69309782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69309782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1373675746500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1373675746500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    691065033                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    691065033                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100294                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100294                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19819.363254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19819.363254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23573728                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23573728                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45736054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45736054                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 683542520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 683542520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066182                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066182                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14945.375928                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14945.375928                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240850455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240850455                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23893678                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23893678                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 779999517499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 779999517499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264744133                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264744133                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.090252                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.090252                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32644.598186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32644.598186                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13462078                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13462078                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10431600                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10431600                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 271657740660                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 271657740660                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039403                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039403                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26041.809565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26041.809565                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3196                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2746                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14371000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14371000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462134                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462134                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5233.430444                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5233.430444                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2731                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2731                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1050000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1050000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       621000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       621000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024195                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4373.239437                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4373.239437                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       480000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       480000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024195                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024195                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3380.281690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3380.281690                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2334929                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2334929                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466933                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466933                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127469679500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127469679500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385846                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385846                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86895.365705                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86895.365705                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466933                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466933                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126002746500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126002746500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385846                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385846                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85895.365705                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85895.365705                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995078                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922583643                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57634353                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.007530                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995078                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976880063                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976880063                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62387086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53440978                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              792003                       # number of demand (read+write) hits
system.l2.demand_hits::total                116627512                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62387086                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53440978                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7445                       # number of overall hits
system.l2.overall_hits::.cpu1.data             792003                       # number of overall hits
system.l2.overall_hits::total               116627512                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            177423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4182439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8167                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2879461                       # number of demand (read+write) misses
system.l2.demand_misses::total                7247490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           177423                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4182439                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8167                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2879461                       # number of overall misses
system.l2.overall_misses::total               7247490                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14905963500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 404650446000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    757466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 298389051000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     718702926500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14905963500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 404650446000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    757466000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 298389051000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    718702926500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62564509                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57623417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3671464                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123875002                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62564509                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57623417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3671464                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123875002                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.072582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.523123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.784281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058506                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.072582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.523123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.784281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058506                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84013.704537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96749.873937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92747.153177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103626.703400                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99165.770011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84013.704537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96749.873937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92747.153177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103626.703400                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99165.770011                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11003422                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5662068                       # number of writebacks
system.l2.writebacks::total                   5662068                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            165                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         446116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         212841                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              659135                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           165                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        446116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        212841                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             659135                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       177258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3736323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2666620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6588355                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       177258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3736323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2666620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12713780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19302135                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13121909001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 332131909500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    675335500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 252283025505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 598212179506                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13121909001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 332131909500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    675335500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 252283025505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1028524287252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1626736466758                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.064840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.522291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.726310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053186                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.064840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.522291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.726310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155819                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74027.175084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88892.718724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82822.602404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94607.790201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90798.413186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74027.175084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88892.718724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82822.602404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94607.790201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80898.386416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84277.540633                       # average overall mshr miss latency
system.l2.replacements                       26621042                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15166947                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15166947                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15166947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15166947                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108346804                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108346804                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108346804                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108346804                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12713780                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12713780                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1028524287252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1028524287252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80898.386416                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80898.386416                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 51                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.879310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7242.424242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4686.274510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       659500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       357000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1016500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.879310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19984.848485                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19931.372549                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       331500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       371500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19552.631579                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9114654                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           329767                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9444421                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2793365                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2155059                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4948424                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 275193662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223668024000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  498861686500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11908019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14392845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.234578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.867288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.343811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98516.900763                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103787.424845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100812.235673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       247833                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       132451                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           380284                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2545532                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2022608                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4568140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 228765435000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 191235578504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 420001013504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.213766                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.813984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.317390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89869.400581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94549.007274                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91941.362021                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62387086                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62394531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       177423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8167                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           185590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14905963500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    757466000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15663429500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62564509                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62580121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002836                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.523123                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84013.704537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92747.153177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84398.025217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          165                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           178                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       177258                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       185412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13121909001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    675335500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13797244501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.522291                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002963                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74027.175084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82822.602404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74413.978065                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44326324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       462236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44788560                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1389074                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       724402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2113476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 129456783500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  74721027000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 204177810500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45715398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1186638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46902036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.610466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93196.462895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103148.565299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96607.584141                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       198283                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        80390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       278673                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1190791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       644012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1834803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 103366474500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61047447001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 164413921501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026048                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.542720                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86804.883897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94792.406044                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89608.487397                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           92                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           29                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               121                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2749                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          119                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2868                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     32628000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4020500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36648500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2841                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          148                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2989                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.967617                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.804054                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.959518                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11869.043288                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 33785.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12778.417015                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          438                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          477                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2311                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           80                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2391                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     45607481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1575999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     47183480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.813446                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.540541                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.799933                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19734.954998                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19699.987500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19733.785027                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999973                       # Cycle average of tags in use
system.l2.tags.total_refs                   259088145                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26621620                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.732246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.851877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.403628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.875755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.225062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.641197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.466436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.037557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.107434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.385019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2005756244                       # Number of tag accesses
system.l2.tags.data_accesses               2005756244                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11344640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     240776320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        521856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     172025664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    790587264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1215255744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11344640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       521856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11866496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    362372352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       362372352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         177260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3762130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2687901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12352926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18988371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5662068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5662068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5268951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111827138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           242373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         79896303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    367183581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564418346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5268951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       242373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5511324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168301697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168301697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168301697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5268951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111827138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          242373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        79896303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    367183581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            732720043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5486642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    177258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3553453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2602531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12324105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013483948750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       337390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       337390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35945714                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5165636                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18988371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5662068                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18988371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5662068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 322870                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                175426                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            947587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            955227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1209556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1608448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1315080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1424262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1211714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1231990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1403096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1147260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1086442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           998020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1205611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           990932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           937981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           992295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            347339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            341157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            396267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            409828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            387577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            398585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            401547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            366808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           286640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           296236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 614104424659                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                93327505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            964082568409                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32900.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51650.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14063904                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2964157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18988371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5662068                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3723860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3906553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4188785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2364789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1958380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1406660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  418127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  309463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  216440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  46826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 254207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 325839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 357571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 363182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 361919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 362371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 366917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 378881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 351815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 343739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 349562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7124041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    216.974095                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.725297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   198.273832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2073809     29.11%     29.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3378324     47.42%     76.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       697212      9.79%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       441785      6.20%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       154295      2.17%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67935      0.95%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        63285      0.89%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40970      0.58%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       206426      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7124041                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       337390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.322864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.477592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    448.132432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       337385    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        337390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       337390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.244944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           298360     88.43%     88.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3920      1.16%     89.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25257      7.49%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6714      1.99%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2275      0.67%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              611      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              169      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               62      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        337390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1194592064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20663680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351143104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1215255744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            362372352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       554.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       163.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2153111619500                       # Total gap between requests
system.mem_ctrls.avgGap                      87345.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11344512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    227420992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       521856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    166561984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    788742720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351143104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5268891.532784338109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105624335.284427806735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 242372.934131737304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77358728.800442039967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 366326893.475302219391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163086338.791938334703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       177260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3762130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8154                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2687901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12352926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5662068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5782998348                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 178222995391                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    330967249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 141387929522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 638357677899                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51338788170357                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32624.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47372.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40589.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52601.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51676.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9067144.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24403813140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12970919115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         62558088180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13693485060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169964555280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     421039780740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     472235077440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1176865718955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.588326                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1222829780666                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71897020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 858384898334                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26461911000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14064816480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         70713588960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14946624360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169964555280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     596489169390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     324488223840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1217128889310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.288317                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 836820836214                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71897020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1244393842786                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20594063181.818180                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100117582076.394699                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 783966002500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   340834139000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1812277560000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19738044                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19738044                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19738044                       # number of overall hits
system.cpu1.icache.overall_hits::total       19738044                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17033                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17033                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17033                       # number of overall misses
system.cpu1.icache.overall_misses::total        17033                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    918007999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    918007999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    918007999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    918007999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19755077                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19755077                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19755077                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19755077                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000862                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000862                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000862                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000862                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53895.849175                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53895.849175                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53895.849175                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53895.849175                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          208                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          104                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15580                       # number of writebacks
system.cpu1.icache.writebacks::total            15580                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1421                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1421                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1421                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1421                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15612                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15612                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15612                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15612                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    863051999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    863051999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    863051999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    863051999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000790                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000790                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000790                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000790                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 55281.321996                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55281.321996                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 55281.321996                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55281.321996                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15580                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19738044                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19738044                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17033                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17033                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    918007999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    918007999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19755077                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19755077                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000862                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000862                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53895.849175                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53895.849175                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1421                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1421                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15612                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15612                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    863051999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    863051999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 55281.321996                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55281.321996                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19620368                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15580                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1259.330424                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326390500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999848                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39525766                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39525766                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38020176                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38020176                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38020176                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38020176                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8447275                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8447275                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8447275                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8447275                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 733117024525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 733117024525                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 733117024525                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 733117024525                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46467451                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46467451                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46467451                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46467451                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181789                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86787.398839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86787.398839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86787.398839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86787.398839                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3778454                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       541473                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            55495                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6154                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.086386                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.987163                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3671280                       # number of writebacks
system.cpu1.dcache.writebacks::total          3671280                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6114665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6114665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6114665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6114665                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2332610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2332610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2332610                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2332610                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 194695501342                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 194695501342                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 194695501342                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 194695501342                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050199                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050199                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050199                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050199                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83466.803856                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83466.803856                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83466.803856                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83466.803856                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3671280                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33251375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33251375                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5095403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5095403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 382232895500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 382232895500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38346778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38346778                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132877                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132877                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75015.243250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75015.243250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3908538                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3908538                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1186865                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1186865                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  82368685000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  82368685000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030951                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030951                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69400.214009                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69400.214009                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4768801                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4768801                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3351872                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3351872                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 350884129025                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 350884129025                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120673                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120673                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.412758                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.412758                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 104683.033548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 104683.033548                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2206127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2206127                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 112326816342                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 112326816342                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98038.233937                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98038.233937                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8856500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8856500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          468                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350427                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54003.048780                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54003.048780                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4298500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4298500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 91457.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91457.446809                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       949500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       949500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.263274                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.263274                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7978.991597                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7978.991597                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       831500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       831500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.263274                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.263274                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6987.394958                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6987.394958                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454733                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454733                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346844                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346844                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121172823500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121172823500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354286                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354286                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89967.972163                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89967.972163                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346844                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346844                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119825979500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119825979500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354286                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354286                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88967.972163                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88967.972163                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.801951                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44152731                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3679353                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.000135                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326402000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.801951                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104219275                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104219275                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2153111699000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109482902                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20829015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108710998                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20958974                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19503091                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            602                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14407996                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14407996                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62580126                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46902777                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2989                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2989                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187693503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172887652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11022555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371650514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8008255296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7376001984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1996288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469935616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15856189184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46140567                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363390528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        170018625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073557                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              157707727     92.76%     92.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12123286      7.13%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 180009      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   7603      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          170018625                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247764164997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86453083650                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93924533660                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5521059458                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23431972                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15006                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3283302099000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137297                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704164                       # Number of bytes of host memory used
host_op_rate                                   137634                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22586.81                       # Real time elapsed on the host
host_tick_rate                               50037639                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101093438                       # Number of instructions simulated
sim_ops                                    3108703737                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.130190                       # Number of seconds simulated
sim_ticks                                1130190400000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.033590                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              169224493                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           172618888                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7045671                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        187708405                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7709                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12535                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4826                       # Number of indirect misses.
system.cpu0.branchPred.lookups              191327305                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1729                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           762                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7043544                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122654748                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31304219                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2792                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      168904716                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541992800                       # Number of instructions committed
system.cpu0.commit.committedOps             541993413                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2224170236                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.243683                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.199849                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2091574713     94.04%     94.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     29938595      1.35%     95.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40772640      1.83%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5223652      0.23%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1923566      0.09%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3362626      0.15%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       594139      0.03%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     19476086      0.88%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31304219      1.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2224170236                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10386                       # Number of function calls committed.
system.cpu0.commit.int_insts                538844616                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166752655                       # Number of loads committed
system.cpu0.commit.membars                        975                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1026      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372195767     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166753361     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3041903      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541993413                       # Class of committed instruction
system.cpu0.commit.refs                     169795358                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541992800                       # Number of Instructions Simulated
system.cpu0.committedOps                    541993413                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.155566                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.155566                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1860882888                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2207                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           147955048                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             755661887                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                89966398                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                257166758                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7044068                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4625                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             35848224                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  191327305                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                172166254                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2068591338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2057245                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          267                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     854345455                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           97                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14092422                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.084948                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         175270250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         169232202                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.379324                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2250908336                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.379556                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.705339                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1623183711     72.11%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               436745334     19.40%     91.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               174387732      7.75%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6587902      0.29%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5468201      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   26415      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4507282      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     449      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1310      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2250908336                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     212                       # number of floating regfile writes
system.cpu0.idleCycles                        1378488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7345082                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               141104043                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.409696                       # Inst execution rate
system.cpu0.iew.exec_refs                   485479262                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3084584                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              183146198                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            218624306                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1985                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5192318                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3836969                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          706102821                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            482394678                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6220686                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            922752402                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1892815                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1142434729                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7044068                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1144982362                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30182537                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1967                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     51871651                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       794266                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           442                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1537716                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5807366                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                534725442                       # num instructions consuming a value
system.cpu0.iew.wb_count                    626659352                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.737721                       # average fanout of values written-back
system.cpu0.iew.wb_producers                394477996                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.278232                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     628154329                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1133459561                       # number of integer regfile reads
system.cpu0.int_regfile_writes              483972414                       # number of integer regfile writes
system.cpu0.ipc                              0.240641                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.240641                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1292      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            439418228     47.30%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1033      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  256      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           486362431     52.35%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3189527      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             928973087                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   60101429                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064697                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4501716      7.49%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              55598688     92.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1025      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             989072904                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4175286206                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    626659034                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        870212187                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 706099778                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                928973087                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3043                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      164109411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6330906                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           251                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    106118518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2250908336                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.412710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.119372                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1855234315     82.42%     82.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178800446      7.94%     90.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           77240745      3.43%     93.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35884502      1.59%     95.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56681280      2.52%     97.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           30407769      1.35%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9883825      0.44%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4232902      0.19%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2542552      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2250908336                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.412458                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5305435                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1310442                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           218624306                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3836969                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    573                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2252286824                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8093976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1346995883                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416301913                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              49132334                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               109944605                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             497989576                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               529211                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            977970365                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             729529086                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          562709242                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                267158485                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2996867                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7044068                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            519672182                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               146407337                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       977970053                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93113                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1211                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                212110612                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1201                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2903761169                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1448555387                       # The number of ROB writes
system.cpu0.timesIdled                          17129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  250                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.981582                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70954589                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            75498398                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9195336                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        108040736                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              7036                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          42635                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           35599                       # Number of indirect misses.
system.cpu1.branchPred.lookups              112252432                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          239                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           459                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9195027                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46609082                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10898299                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2577                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      186855184                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204324709                       # Number of instructions committed
system.cpu1.commit.committedOps             204325488                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    736541394                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.277412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.172946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    667708554     90.65%     90.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29657226      4.03%     94.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16117042      2.19%     96.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4412084      0.60%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2020032      0.27%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2922977      0.40%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       319739      0.04%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2485441      0.34%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10898299      1.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    736541394                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201178143                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53904755                       # Number of loads committed
system.cpu1.commit.membars                       1137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1137      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146720323     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53905214     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3698574      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204325488                       # Class of committed instruction
system.cpu1.commit.refs                      57603788                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204324709                       # Number of Instructions Simulated
system.cpu1.committedOps                    204325488                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.763457                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.763457                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            469273166                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  335                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            60184752                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             440440362                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                66263814                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                214776216                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9208537                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  646                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9181735                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  112252432                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78404632                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    678437412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2914368                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     514991052                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18417692                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.145978                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          81057210                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70961625                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.669718                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         768703468                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.669952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.016957                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               439764341     57.21%     57.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               208474985     27.12%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                91203435     11.86%     96.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9315153      1.21%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11706581      1.52%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   93827      0.01%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8144589      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     101      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     456      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           768703468                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         263775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9739132                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66653802                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.423621                       # Inst execution rate
system.cpu1.iew.exec_refs                   103348354                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4187783                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              176942630                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102982162                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1650                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12387005                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7272081                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          389210155                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             99160571                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7736121                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            325750877                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1083893                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            179851460                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9208537                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            181414744                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3039401                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          579594                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3133                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13370                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     49077407                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3573048                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13370                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4094703                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5644429                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242948177                       # num instructions consuming a value
system.cpu1.iew.wb_count                    297357249                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735217                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178619598                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.386697                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     298650333                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               421054608                       # number of integer regfile reads
system.cpu1.int_regfile_writes              227812243                       # number of integer regfile writes
system.cpu1.ipc                              0.265713                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.265713                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1318      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            226505373     67.92%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4014      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           102412924     30.71%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4563209      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             333486998                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4648184                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013938                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 806123     17.34%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3841698     82.65%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  363      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             338133864                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1441939657                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    297357249                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        574108176                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 389207247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                333486998                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2908                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      184884667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1614009                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           331                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    124949669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    768703468                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.433830                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.970999                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          582848292     75.82%     75.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          106462440     13.85%     89.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           43038082      5.60%     95.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16922963      2.20%     97.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12273019      1.60%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3794150      0.49%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1979896      0.26%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             839705      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             544921      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      768703468                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.433682                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14829603                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2345764                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102982162                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7272081                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    181                       # number of misc regfile reads
system.cpu1.numCycles                       768967243                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1491316807                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              378501504                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154019655                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9582273                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76712800                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              83293367                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               616829                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            565984475                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             420750580                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          321702715                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                210104717                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2921454                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9208537                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             94113008                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               167683060                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       565984475                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         62902                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1485                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38411651                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1487                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1116823494                       # The number of ROB reads
system.cpu1.rob.rob_writes                  814562706                       # The number of ROB writes
system.cpu1.timesIdled                           2503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         80363231                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                98933                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            81218391                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  5                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1792573                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    112851961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     225328329                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       976276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       381950                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47976529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     42446103                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95949267                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       42828053                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          112805741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1185451                       # Transaction distribution
system.membus.trans_dist::CleanEvict        111291234                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1309                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            442                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44148                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44141                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     112805745                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    338178211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              338178211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   7298261312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7298261312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1232                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         112851644                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               112851644    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           112851644                       # Request fanout histogram
system.membus.respLayer1.occupancy       578928473228                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        256976433204                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    192714214.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   108531575.824454                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1985000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    255990500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             21                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1126143401500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4046998500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172149035                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172149035                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172149035                       # number of overall hits
system.cpu0.icache.overall_hits::total      172149035                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17216                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17216                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17216                       # number of overall misses
system.cpu0.icache.overall_misses::total        17216                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1152956999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1152956999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1152956999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1152956999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    172166251                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    172166251                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    172166251                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    172166251                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66970.085908                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66970.085908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66970.085908                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66970.085908                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3089                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               75                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.186667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15574                       # number of writebacks
system.cpu0.icache.writebacks::total            15574                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1641                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1641                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1641                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1641                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15575                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15575                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15575                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1050463999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1050463999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1050463999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1050463999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67445.521605                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67445.521605                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67445.521605                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67445.521605                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15574                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172149035                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172149035                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17216                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17216                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1152956999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1152956999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    172166251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    172166251                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66970.085908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66970.085908                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1641                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1641                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15575                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1050463999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1050463999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67445.521605                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67445.521605                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172164839                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15606                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11031.964565                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        344348076                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       344348076                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    128052218                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128052218                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    128052218                       # number of overall hits
system.cpu0.dcache.overall_hits::total      128052218                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70666326                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70666326                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70666326                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70666326                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5604301265572                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5604301265572                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5604301265572                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5604301265572                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    198718544                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    198718544                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    198718544                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    198718544                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.355610                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.355610                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.355610                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.355610                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79306.532302                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79306.532302                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79306.532302                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79306.532302                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1543766164                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       105979                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         30709220                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2139                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.270445                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.546050                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39793256                       # number of writebacks
system.cpu0.dcache.writebacks::total         39793256                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30871446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30871446                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30871446                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30871446                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39794880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39794880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39794880                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39794880                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3758716743310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3758716743310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3758716743310                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3758716743310                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.200258                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200258                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.200258                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200258                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94452.269822                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94452.269822                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94452.269822                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94452.269822                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39793256                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126008578                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126008578                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69668779                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69668779                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5532818291500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5532818291500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195677357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195677357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.356039                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.356039                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79416.036436                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79416.036436                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29979458                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29979458                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39689321                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39689321                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3751838155000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3751838155000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.202830                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.202830                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94530.167321                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94530.167321                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2043640                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2043640                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       997547                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       997547                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  71482974072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  71482974072                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3041187                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3041187                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.328012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.328012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71658.752993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71658.752993                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       891988                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       891988                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105559                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105559                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6878588310                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6878588310                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65163.447077                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65163.447077                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          694                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6970500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6970500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.186401                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.186401                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43839.622642                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43839.622642                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          154                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       247500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       247500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        49500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          223                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          223                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       949000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       949000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          752                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.296543                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.296543                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4255.605381                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4255.605381                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          223                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          223                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       726000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       726000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.296543                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.296543                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3255.605381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3255.605381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            662                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          100                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          100                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       437000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       437000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          762                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          762                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.131234                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.131234                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data         4370                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total         4370                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          100                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          100                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       337000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       337000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.131234                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.131234                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         3370                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         3370                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999618                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          167851784                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39793935                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.218024                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999618                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        437235725                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       437235725                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4911                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5218601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1235659                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6459631                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4911                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5218601                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                460                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1235659                       # number of overall hits
system.l2.overall_hits::total                 6459631                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10664                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34574123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6918638                       # number of demand (read+write) misses
system.l2.demand_misses::total               41505480                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10664                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34574123                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2055                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6918638                       # number of overall misses
system.l2.overall_misses::total              41505480                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    973464500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3620613235876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    197472000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 824967408725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4446751581101                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    973464500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3620613235876                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    197472000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 824967408725                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4446751581101                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39792724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8154297                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47965111                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39792724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8154297                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47965111                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.684687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.868855                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.817097                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.848465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.865326                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.684687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.868855                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.817097                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.848465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.865326                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91285.118155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104720.320335                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96093.430657                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119238.412058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107136.493328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91285.118155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104720.320335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96093.430657                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119238.412058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107136.493328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3659732                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    138013                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.517299                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  73724555                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1185449                       # number of writebacks
system.l2.writebacks::total                   1185449                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3356784                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         228131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3584994                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3356784                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        228131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3584994                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31217339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2030                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6690507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          37920486                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31217339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2030                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6690507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     75708551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        113629037                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    863593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3097072469960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    175267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 741407569254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3839518899714                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    863593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3097072469960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    175267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 741407569254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6488058220205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 10327577119919                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.681220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.784499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.807157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.820489                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.790585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.681220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.784499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.807157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.820489                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.368994                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81394.250707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99210.008578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86338.669951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110814.855923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101251.837851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81394.250707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99210.008578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86338.669951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110814.855923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85697.825867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90888.538639                       # average overall mshr miss latency
system.l2.replacements                      153990148                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1310820                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1310820                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1310822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1310822                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45681616                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45681616                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45681616                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45681616                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     75708551                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       75708551                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6488058220205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6488058220205                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85697.825867                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85697.825867                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             103                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  111                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           442                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                489                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2655000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       652500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3307500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              600                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.811009                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.854545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.815000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6006.787330                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 13882.978723                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6763.803681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          439                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           479                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8951000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       991500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9942500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.805505                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.727273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.798333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20389.521640                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24787.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20756.784969                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.791667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       757000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       797000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.791667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19921.052632                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19925                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            37671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            41498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 79169                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          66914                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65311                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              132225                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6278256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   5979045500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12257301500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.639805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.611475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.625491                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93825.746481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91547.296780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92700.332766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        43897                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        44190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            88087                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        23017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        21121                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2496151000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2300541500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4796692500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.220079                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.197746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.208795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108448.147022                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 108921.997065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108674.894649                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           460                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12719                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    973464500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    197472000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1170936500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.684687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.817097                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.703096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91285.118155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96093.430657                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92061.993867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2030                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    863593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    175267500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1038860500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.681220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.807157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.698729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81394.250707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86338.669951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82188.330696                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5180930                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1194161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6375091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     34507209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6853327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        41360536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3614334979876                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 818988363225                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4433323343101                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39688139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8047488                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47735627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.869459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.851611                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.866450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104741.446342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119502.303513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107187.279756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3312887                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       183941                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3496828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     31194322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6669386                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     37863708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3094576318960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 739107027754                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3833683346714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.785986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.828754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.793196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99203.192137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110820.850338                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101249.548690                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   166343806                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 153990212                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.080223                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.417248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.024944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.543141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.013489                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.047265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.008487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.453336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            47                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.734375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 913661068                       # Number of tag accesses
system.l2.tags.data_accesses                913661068                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        678912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2005382528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        129920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     428826688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4787374464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7222392512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       678912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       129920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        808832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75868864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75868864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31334102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6700417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     74802726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           112849883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1185451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1185451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           600706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1774375829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           114954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        379428712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4235900839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6390421041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       600706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       114954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           715660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67129277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67129277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67129277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          600706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1774375829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          114954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       379428712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4235900839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6457550317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1105378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31256750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6607580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  74727739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.066452551750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67829                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67829                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           155072704                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1043981                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   112849886                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1185451                       # Number of write requests accepted
system.mem_ctrls.readBursts                 112849886                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1185451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 245178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80073                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4790945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5170477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4738942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4527513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10803119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12991549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          10110166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8852685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8277955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7831929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7159407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4987961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6884787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5949455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4674364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4853454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67244                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4267475397308                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               563023540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6378813672308                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37897.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56647.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 90583811                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  808004                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             112849886                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1185451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5450320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7466506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9931684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11078498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                11668889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11730611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10429187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 9598211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7978744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6183823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6036152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6941080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3862196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1679177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1185325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 742141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 434888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 177176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  25960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  69452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  73209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  74016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  68893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22318274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.075506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.668945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.310112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       782991      3.51%      3.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     12996954     58.23%     61.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1261001      5.65%     67.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3221042     14.43%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1380878      6.19%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       450083      2.02%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       599935      2.69%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       377939      1.69%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1247451      5.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22318274                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1660.125875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.337227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  59522.949666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67797     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.70394e+06-1.83501e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.40787e+06-3.53894e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67829                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.296628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.965280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60082     88.58%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1266      1.87%     90.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3439      5.07%     95.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1692      2.49%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              715      1.05%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              281      0.41%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              122      0.18%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               98      0.14%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               59      0.09%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67829                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7206701312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15691392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70744576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7222392704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75868864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6376.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6390.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    49.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1130190474501                       # Total gap between requests
system.mem_ctrls.avgGap                       9910.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       678976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2000432000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       129920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    422885120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4782575296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70744576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 600762.490992668085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1769995568.888215541840                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 114954.082073250669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 374171573.214566290379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4231654503.524361610413                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62595272.442590199411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31334102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2030                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6700417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     74802728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1185451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    422680235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1794540382858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     90443391                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 462744477413                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4121015688411                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27329761375847                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39841.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57271.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44553.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69062.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55091.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23054315.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74488471260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39591557610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        361421887680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2869762860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     89216225280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     507368416530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6735499680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1081691820900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        957.088134                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13080414445                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37739520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1079370465555                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          84864026520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          45106292220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        442575727440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2900341620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89216225280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     509893830030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4608835680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1179165278790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1043.333299                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7609590205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37739520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1084841289795                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4631719618.012423                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9327562002.510962                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        92000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  24381732500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   384483541500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 745706858500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78402037                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78402037                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78402037                       # number of overall hits
system.cpu1.icache.overall_hits::total       78402037                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2595                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2595                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2595                       # number of overall misses
system.cpu1.icache.overall_misses::total         2595                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    214615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    214615000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    214615000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    214615000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78404632                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78404632                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78404632                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78404632                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 82703.275530                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82703.275530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 82703.275530                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82703.275530                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2515                       # number of writebacks
system.cpu1.icache.writebacks::total             2515                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           80                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2515                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2515                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2515                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2515                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    206914500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    206914500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    206914500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    206914500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82272.166998                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82272.166998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82272.166998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82272.166998                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2515                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78402037                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78402037                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2595                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2595                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    214615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    214615000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78404632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78404632                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 82703.275530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82703.275530                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           80                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2515                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2515                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    206914500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    206914500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82272.166998                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82272.166998                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78537840                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2547                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30835.429918                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156811779                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156811779                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62908763                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62908763                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62908763                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62908763                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18252953                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18252953                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18252953                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18252953                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1544693337204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1544693337204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1544693337204                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1544693337204                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     81161716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     81161716                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     81161716                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     81161716                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.224896                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.224896                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.224896                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.224896                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84627.037455                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84627.037455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84627.037455                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84627.037455                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    216270675                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        31164                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3203274                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            520                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.515509                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    59.930769                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8154572                       # number of writebacks
system.cpu1.dcache.writebacks::total          8154572                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10096756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10096756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10096756                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10096756                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8156197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8156197                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8156197                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8156197                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 855661432787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 855661432787                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 855661432787                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 855661432787                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.100493                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.100493                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.100493                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.100493                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104909.363124                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104909.363124                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104909.363124                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104909.363124                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8154572                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60210892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60210892                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17253050                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17253050                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1474855059000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1474855059000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     77463942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     77463942                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.222724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.222724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85483.729486                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85483.729486                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9203543                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9203543                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8049507                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8049507                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 849018121000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 849018121000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103913                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103913                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105474.549062                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105474.549062                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2697871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2697871                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       999903                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       999903                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69838278204                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69838278204                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3697774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3697774                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.270407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.270407                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69845.053174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69845.053174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       893213                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       893213                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6643311787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6643311787                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62267.427003                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62267.427003                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          743                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          140                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13750000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13750000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.158550                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.158550                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 98214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 98214.285714                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           59                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7450500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.091733                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091733                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 91981.481481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91981.481481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          571                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          571                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          229                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          229                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2096500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2096500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.286250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.286250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9155.021834                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9155.021834                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          229                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          229                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1867500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1867500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.286250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.286250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8155.021834                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8155.021834                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            311                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          148                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          148                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       740000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       740000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          459                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.322440                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.322440                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         5000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         5000                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          148                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          148                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       592000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       592000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.322440                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.322440                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         4000                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         4000                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996515                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71069541                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8156117                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.713649                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996515                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999891                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999891                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        170483807                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       170483807                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1130190400000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47756491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2496271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46655095                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       152804699                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        120678751                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1423                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211592                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18090                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47738402                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119381738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24465635                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143901641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1993472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5093502848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       321920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1043767808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6139586048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       274673102                       # Total snoops (count)
system.tol2bus.snoopTraffic                  76059328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        322643496                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136955                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347226                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              278837708     86.42%     86.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43423838     13.46%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 381950      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          322643496                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95946911752                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59701815348                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23369483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12242087637                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3782979                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
