// Seed: 3566039344
module module_0 ();
  assign module_2.type_0 = 0;
endmodule
module module_1 (
    input logic id_0,
    output logic id_1,
    input supply0 id_2,
    input wand id_3,
    output wor id_4,
    input tri1 id_5
);
  module_0 modCall_1 ();
  always @(negedge 1) begin : LABEL_0
    id_1 <= id_0;
  end
  assign id_4 = 1;
  wire id_7;
endmodule
module module_2 (
    input supply0 id_0,
    output tri1 id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    output tri0 id_5
    , id_7
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
