#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Apr 16 17:45:54 2025
# Process ID: 159532
# Current directory: /home/johncrespo/FPGA/RISC_V_SC
# Command line: vivado
# Log file: /home/johncrespo/FPGA/RISC_V_SC/vivado.log
# Journal file: /home/johncrespo/FPGA/RISC_V_SC/vivado.jou
# Running On: fedora, OS: Linux, CPU Frequency: 2200.003 MHz, CPU Physical cores: 4, Host memory: 7951 MB
#-----------------------------------------------------------
start_gui
open_project /home/johncrespo/FPGA/RISC_V_SC/fpga/RISC_V_SC.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
