# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model load
.inputs clk rst addrIn addrIn_valid addrOut_ready dataFromMem dataFromMem_valid dataOut_ready
.outputs addrIn_ready addrOut addrOut_valid dataFromMem_ready dataOut dataOut_valid
.names $false
.names $true
1
.names $undef
.latch $flatten\addr_tehb.$0\dataReg[0:0] addr_tehb.dataReg re clk 0
.names addr_tehb.dataReg addrIn addr_tehb.control.ins_ready addr_tehb.outs
1-0 1
-11 1
.names addr_tehb.dataReg addrIn addr_tehb.regEnable $flatten\addr_tehb.$procmux$17_Y
1-0 1
-11 1
.names $flatten\addr_tehb.$procmux$17_Y $false rst $flatten\addr_tehb.$0\dataReg[0:0]
1-0 1
-11 1
.names addrOut_ready $flatten\addr_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$2_Y
0 1
.names addr_tehb.control.ins_ready addrIn_valid $flatten\addr_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$1_Y
11 1
.names $flatten\addr_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$1_Y $flatten\addr_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$2_Y addr_tehb.regEnable
11 1
.latch $flatten\addr_tehb.\control.$0\fullReg[0:0] addr_tehb.control.fullReg re clk 0
.names $flatten\addr_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$10_Y $false rst $flatten\addr_tehb.\control.$0\fullReg[0:0]
1-0 1
-11 1
.names addrOut_ready $flatten\addr_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$9_Y
0 1
.names addr_tehb.control.fullReg addr_tehb.control.ins_ready
0 1
.names addr_tehb.control.outs_valid $flatten\addr_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$9_Y $flatten\addr_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$10_Y
11 1
.names addrIn_valid addr_tehb.control.fullReg addr_tehb.control.outs_valid
1- 1
-1 1
.latch $flatten\data_tehb.$0\dataReg[0:0] data_tehb.dataReg re clk 0
.names data_tehb.dataReg dataFromMem data_tehb.control.ins_ready data_tehb.outs
1-0 1
-11 1
.names data_tehb.dataReg dataFromMem data_tehb.regEnable $flatten\data_tehb.$procmux$17_Y
1-0 1
-11 1
.names $flatten\data_tehb.$procmux$17_Y $false rst $flatten\data_tehb.$0\dataReg[0:0]
1-0 1
-11 1
.names dataOut_ready $flatten\data_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$2_Y
0 1
.names data_tehb.control.ins_ready dataFromMem_valid $flatten\data_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$1_Y
11 1
.names $flatten\data_tehb.$and$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$1_Y $flatten\data_tehb.$not$/home/ubuntu/dynamatic/data/verilog/handshake/tehb.v:30$2_Y data_tehb.regEnable
11 1
.latch $flatten\data_tehb.\control.$0\fullReg[0:0] data_tehb.control.fullReg re clk 0
.names $flatten\data_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$10_Y $false rst $flatten\data_tehb.\control.$0\fullReg[0:0]
1-0 1
-11 1
.names dataOut_ready $flatten\data_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$9_Y
0 1
.names data_tehb.control.fullReg data_tehb.control.ins_ready
0 1
.names data_tehb.control.outs_valid $flatten\data_tehb.\control.$not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$9_Y $flatten\data_tehb.\control.$and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/tehb.v:18$10_Y
11 1
.names dataFromMem_valid data_tehb.control.fullReg data_tehb.control.outs_valid
1- 1
-1 1
.names rst addr_tehb.rst
1 1
.names addr_tehb.control.ins_ready addr_tehb.regNotFull
1 1
.names addr_tehb.control.outs_valid addr_tehb.outs_valid
1 1
.names addrOut_ready addr_tehb.outs_ready
1 1
.names addrIn_valid addr_tehb.ins_valid
1 1
.names addr_tehb.control.ins_ready addr_tehb.ins_ready
1 1
.names addrIn addr_tehb.ins
1 1
.names clk addr_tehb.clk
1 1
.names clk addr_tehb.control.clk
1 1
.names addrIn_valid addr_tehb.control.ins_valid
1 1
.names addrOut_ready addr_tehb.control.outs_ready
1 1
.names rst addr_tehb.control.rst
1 1
.names rst data_tehb.rst
1 1
.names data_tehb.control.ins_ready data_tehb.regNotFull
1 1
.names data_tehb.control.outs_valid data_tehb.outs_valid
1 1
.names dataOut_ready data_tehb.outs_ready
1 1
.names dataFromMem_valid data_tehb.ins_valid
1 1
.names data_tehb.control.ins_ready data_tehb.ins_ready
1 1
.names dataFromMem data_tehb.ins
1 1
.names clk data_tehb.clk
1 1
.names clk data_tehb.control.clk
1 1
.names dataFromMem_valid data_tehb.control.ins_valid
1 1
.names dataOut_ready data_tehb.control.outs_ready
1 1
.names rst data_tehb.control.rst
1 1
.names addr_tehb.control.ins_ready addrIn_ready
1 1
.names addr_tehb.outs addrOut
1 1
.names addr_tehb.control.outs_valid addrOut_valid
1 1
.names data_tehb.control.ins_ready dataFromMem_ready
1 1
.names data_tehb.outs dataOut
1 1
.names data_tehb.control.outs_valid dataOut_valid
1 1
.end
