{"email": ["abhishek@cs.yale.edu"], "image": ["./files/headshot-crop.jpg"], "research_blurb": ["<div id=\"news-more\"> <a href=\"http://www.cs.yale.edu/homes/abhishek/#publications\"><strong>more...</strong></a>\n\n<ul>\n<font color=\"blue\"><strong>Teaching Materials</strong></font>\n<br/>\n<!-- <a class=\"btn btn-primary btn-outline btn-xs\" href=\"https://www.computer.org/csdl/mags/mi/2017/05/mmi2017050006-abs.html\">PDF</a>\n                    <font color=\"black\"> <b>Preserving Virtual Memory by Mitigating the Address Translation Wall</b><br>Brief overview of the challenges facing the virtual memory abstraction</font> -->\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/abhishek-appendix-l.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\">\n<b>Advanced Concepts on Address Translation</b>\n<br/>\nAppendix L in\n                                <a href=\"https://www.elsevier.com/books/computer-architecture/hennessy/978-0-12-811905-1\"><b>\"Computer Architecture: A Quantitative Approach\"</b></a> by Hennessy and Patterson\n\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.morganclaypoolpublishers.com/catalog_Orig/product_info.php?products_id=1115\">PDF</a>\n<div class=\"p-desc\" color=\"black\"> <b>Architectural and Operating System Support for Virtual Memory</b><br/>Synthesis lecture monograph on basic and advanced virtual memory concepts \n\n<br/><font color=\"blue\"><strong>Selected Research</strong></font>\n<br/>\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/jgandhi-asplos20.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\"> <b>Mitosis: Transparently Self-Replicating Page-Tables for Large-Memory Machines, ASPLOS '20</b><br/>Check out VMware's <a href=\"http://blogs.vmware.com/research/2019/11/08/mitosis-an-efficient-way-to-boost-application-performance-on-large-machines\"><b>blog post</b></a> covering our work<br/>Our experimental kernel is available <a href=\"http://gandhijayneel.github.io/mitosis/\"><b>here</b></a>\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/ziyan-isca19.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\"> <b>Translation Ranger: Operating System Support for Contiguity-Aware TLBs, ISCA '19</b><br/>Check out our kernel <a href=\"https://github.com/ysarch-lab/translation_ranger_isca_2019\"><b>here</b></a><!-- and some other <a href=\"http://www.cs.yale.edu/homes/abhishek/more-notes.pdf\"><b>thoughts</b>--><br/>We are working on <a href=\"https://lwn.net/Articles/779979\"><b>patching</b></a> Translation Ranger into the mainline Linux kernel\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/ziyan-asplos19.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\"> <b>Nimble Page Management for Tiered Memory Systems, ASPLOS '19</b><br/>Native transparent hugepage migration has been integrated into the <a href=\"https://kernelnewbies.org/Linux_4.14#Memory_management\"><b>Linux kernel</b></a><br/>Our experimental kernel is available <a href=\"https://github.com/ysarch-lab/nimble_page_management_asplos_2019\"><b>here</b></a>\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/jvesely-isca18.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\"> <b>Generic System Calls for GPUs, ISCA '18</b><br/>Selected for honorable mention in IEEE Micro's Top Picks in Computer Architecture journal<br/>Released under the <a href=\"https://rocm.github.io/\"><b>Radeon Open Compute</b></a> project for ultrascale computing\n\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/abhishek-micro17.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\">\n<b>Using Branch Predictors to Predict Brain Activity in Brain-Machine Implants, MICRO '17</b>\n<br/>\n                            Selected for honorable mention in IEEE Micro's Top Picks in Computer Architecture journal\n                        \n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/abhishek-asplos17.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\">\n<b>Translation-Triggered Prefetching, ASPLOS '17</b>\n<br/>Best paper award nominee\n                            <br/>\n                            Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture journal\n                        \n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/dlustig-gsethi-asplos16.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\">\n<b>COATCheck: Verifying Memory Ordering at the Hardware-OS Interface, ASPLOS '16</b>\n<br/>Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture journal\n                                <br/>Our COATCheck tool is available <a href=\"https://github.com/daniellustig/coatcheck\"><b>here</b></a>\n\n\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/binhpham-micro15.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\"><b>Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have it Both Ways?, MICRO '15</b><br/>Best paper award nominee\n\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/bpichai-asplos14.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\"> <b>Architectural Support for Address Translation on GPUs, ASPLOS '14</b><br/>Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture journal\n\n\n\n\n<a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/binhpham-micro12.pdf\">PDF</a>\n<div class=\"p-desc\" color=\"black\"> <b>CoLT: Coalesced Large-Reach TLBs, MICRO '12</b><br/>Integrated in <a href=\"https://en.wikipedia.org/wiki/Advanced_Micro_Devices\"><b>AMD</b></a> chips, beginning with the <a href=\"https://en.wikipedia.org/wiki/Zen_(microarchitecture)\"><b>Zen</b></a> architecture\n\n\n<!--        <a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/dlustig-gsethi-asplos16.pdf\">PDF</a>\n                     <font color=\"black\"><b>COATCheck: Verifying Memory Ordering at the Hardware-OS Interface</b><br>Lustig, Sethi, Martonosi, Bhattacharjee | ASPLOS 2016<br></font><b>Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture journal</b>\n\n             <a class=\"btn btn-primary btn-outline btn-xs\" href=\"http://www.cs.yale.edu/homes/abhishek/bpichai-asplos14.pdf\">PDF</a>\n              <font color=\"black\"><b>Architectural Support for Address Translation on GPUs</b><br>Pichai, Hsu, Bhattacharjee | ASPLOS 2014</font><br><b>Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture journal</b>\n     -->\n<!--         <font color=\"black\">Using Branch Predictors to Predict Brain Activity in Brain-Machine Implants</font><br>MICRO 2017<a href=\"http://www.cs.yale.edu/homes/abhishek/abhishek-micro17.pdf\"><font color=\"blue\"> | paper</font></a>\n             <font color=\"black\">Hardware Translation Coherence for Virtualized Systems</font><br>ISCA 2017<a href=\"http://www.cs.yale.edu/homes/abhishek/ziyan-isca17.pdf\"><font color=\"blue\"> | paper</font></a>\n             <font color=\"black\">Translation-Triggered Prefetching</font><br><font color=\"blue\">Best paper award nominee</font><br>ASPLOS 2017<a href=\"http://www.cs.yale.edu/homes/abhishek/abhishek-asplos17.pdf\"><font color=\"blue\"> | paper</font></a>0000F\n             <font color=\"black\">Efficient Address Translation for Architectures with Multiple Page Sizes</font><br>ASPLOS 2017<a href=\"http://www.cs.yale.edu/homes/abhishek/gcox-asplos17.pdf\"><font color=\"blue\"> | paper</font></a>\n             <font color=\"black\">COATCheck: Verifying Memory Ordering at the Hardware-OS Interface</font><br><font color=\"blue\">Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture journal</font><br>ASPLOS 2016<a href=\"http://www.cs.yale.edu/homes/abhishek/dlustig-gsethi-asplos16.pdf\"><font color=\"blue\"> | original paper | </font></a> <a href=\"http://www.cs.yale.edu/homes/abhishek/dlustig-toppicks17.pdf\"><font color=\"blue\">award paper | </font></a><a href=\"https://github.com/daniellustig/coatcheck/\"><font color=\"blue\">tool</font></a>\n             <font color=\"black\">Large Pages and Lightweight Memory Management in Virtualized Environments: Can You Have it Both Ways?</font><br><font color=\"blue\">Best paper award nominee</font><br>MICRO 2015<a href=\"http://www.cs.yale.edu/homes/abhishek/binhpham-micro15.pdf\"><font color=\"blue\"> | paper</font></a>\n             <font color=\"black\">Architectural Support for Address Translation on GPUs</font><br><font color=\"blue\">Selected for inclusion in IEEE Micro's Top Picks in Computer Architecture journal</font><br>ASPLOS 2014<a href=\"http://www.cs.yale.edu/homes/abhishek/bpichai-asplos14.pdf\"><font color=\"blue\"> | original paper</font></a><a href=\"http://www.cs.yale.edu/homes/abhishek/bpichai-toppicks15.pdf\"><font color=\"blue\"> | award paper</font></a>\n             <font color=\"black\">CoLT: Coalesced Large-Reach TLBs</font><br><font color=\"blue\">Coalesced TLBs are now implemented on AMD's chips</font><br>MICRO 2012<a href=\"http://www.cs.yale.edu/homes/abhishek/binhpham-micro12.pdf\"><font color=\"blue\"> | paper</font></a></ul>\n         -->\n</ul>\n\n\n<div class=\"card\" id=\"publications\" style=\"display: none; padding-top: 0px;\">The following list of publications includes only peer-reviewed conference and journal manuscripts as well as select blog entries. For arxiv preprints and technical reports, please see my DBLP page."]}