`timescale 1ps / 1ps
module module_0 (
    input id_1,
    output id_2,
    output logic id_3,
    output id_4
);
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_2),
      .id_4(id_3)
  );
endmodule
