<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p579" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_579{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_579{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_579{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_579{left:70px;bottom:1084px;}
#t5_579{left:96px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t6_579{left:96px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_579{left:96px;bottom:1040px;}
#t8_579{left:122px;bottom:1040px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#t9_579{left:96px;bottom:1016px;}
#ta_579{left:122px;bottom:1016px;letter-spacing:-0.24px;word-spacing:-0.39px;}
#tb_579{left:96px;bottom:993px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_579{left:96px;bottom:976px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_579{left:96px;bottom:959px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_579{left:122px;bottom:933px;}
#tf_579{left:148px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_579{left:147px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#th_579{left:147px;bottom:901px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#ti_579{left:70px;bottom:861px;letter-spacing:0.13px;}
#tj_579{left:70px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_579{left:70px;bottom:822px;letter-spacing:-0.17px;word-spacing:-0.97px;}
#tl_579{left:70px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_579{left:70px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_579{left:70px;bottom:730px;letter-spacing:0.14px;}
#to_579{left:152px;bottom:730px;letter-spacing:0.14px;}
#tp_579{left:70px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tq_579{left:70px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_579{left:70px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ts_579{left:70px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_579{left:70px;bottom:640px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tu_579{left:70px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_579{left:70px;bottom:597px;}
#tw_579{left:96px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.91px;}
#tx_579{left:838px;bottom:600px;letter-spacing:-0.06px;}
#ty_579{left:96px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_579{left:96px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_579{left:96px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_579{left:70px;bottom:524px;}
#t12_579{left:96px;bottom:527px;letter-spacing:-0.15px;word-spacing:-1.37px;}
#t13_579{left:96px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_579{left:96px;bottom:493px;letter-spacing:-0.19px;word-spacing:-1.01px;}
#t15_579{left:96px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_579{left:96px;bottom:460px;letter-spacing:-0.18px;word-spacing:-0.91px;}
#t17_579{left:96px;bottom:443px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_579{left:96px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.9px;}
#t19_579{left:96px;bottom:409px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1a_579{left:96px;bottom:393px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_579{left:96px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_579{left:96px;bottom:353px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1d_579{left:96px;bottom:336px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1e_579{left:70px;bottom:277px;letter-spacing:0.13px;}
#t1f_579{left:152px;bottom:277px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1g_579{left:70px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_579{left:70px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t1i_579{left:70px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1j_579{left:70px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_579{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_579{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_579{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_579{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_579{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_579{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_579{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts579" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg579Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg579" style="-webkit-user-select: none;"><object width="935" height="1210" data="579/579.svg" type="image/svg+xml" id="pdf579" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_579" class="t s1_579">Vol. 3B </span><span id="t2_579" class="t s1_579">16-27 </span>
<span id="t3_579" class="t s2_579">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_579" class="t s3_579">• </span><span id="t5_579" class="t s4_579">Recoverable-not-continuable SRAR Error (RIPV=0, EIPV=x): </span>
<span id="t6_579" class="t s4_579">For Recoverable-not-continuable errors, the affected logical processor should find that either </span>
<span id="t7_579" class="t s4_579">— </span><span id="t8_579" class="t s4_579">IA32_MCG_STATUS.RIPV= 0, IA32_MCG_STATUS.EIPV=1, or </span>
<span id="t9_579" class="t s4_579">— </span><span id="ta_579" class="t s4_579">IA32_MCG_STATUS.RIPV= 0, IA32_MCG_STATUS.EIPV=0. </span>
<span id="tb_579" class="t s4_579">In either case, this indicates that the error is detected at the instruction pointer saved on the stack for this </span>
<span id="tc_579" class="t s4_579">machine check exception and restarting execution with the interrupted context is not possible. System </span>
<span id="td_579" class="t s4_579">software may take the following recovery actions for the affected logical processor: </span>
<span id="te_579" class="t s5_579">• </span><span id="tf_579" class="t s4_579">The current executing thread cannot be continued. System software must terminate the interrupted </span>
<span id="tg_579" class="t s4_579">stream of execution and provide a new stream of execution on return from the machine check handler </span>
<span id="th_579" class="t s4_579">for the affected logical processor. </span>
<span id="ti_579" class="t s6_579">SRAR Error And Non-Affected Logical Processors </span>
<span id="tj_579" class="t s4_579">The logical processors that observed but not affected by an SRAR error should find that the RIPV flag in the </span>
<span id="tk_579" class="t s4_579">IA32_MCG_STATUS register is set and the EIPV flag in the IA32_MCG_STATUS register is cleared, indicating that it </span>
<span id="tl_579" class="t s4_579">is safe to restart the execution at the instruction saved on the stack for the machine check exception on these </span>
<span id="tm_579" class="t s4_579">processors after the recovery action is successfully taken by system software. </span>
<span id="tn_579" class="t s7_579">16.9.4 </span><span id="to_579" class="t s7_579">Multiple MCA Errors </span>
<span id="tp_579" class="t s4_579">When multiple MCA errors are detected within a certain detection window, the processor may aggregate the </span>
<span id="tq_579" class="t s4_579">reporting of these errors together as a single event, i.e., a single machine exception condition. If this occurs, </span>
<span id="tr_579" class="t s4_579">system software may find multiple MCA errors logged in different MC banks on one logical processor or find </span>
<span id="ts_579" class="t s4_579">multiple MCA errors logged across different processors for a single machine check broadcast event. In order to </span>
<span id="tt_579" class="t s4_579">handle multiple UCR errors reported from a single machine check event and possibly recover from multiple errors, </span>
<span id="tu_579" class="t s4_579">system software may consider the following: </span>
<span id="tv_579" class="t s3_579">• </span><span id="tw_579" class="t s4_579">Whether it can recover from multiple errors is determined by the most severe error reported on the system. </span><span id="tx_579" class="t s4_579">If </span>
<span id="ty_579" class="t s4_579">the most severe error is found to be an unrecoverable error (VAL=1, UC=1, PCC=1 and EN=1) after system </span>
<span id="tz_579" class="t s4_579">software examines the MC banks of all processors to which the MCA signal is broadcast, recovery from the </span>
<span id="t10_579" class="t s4_579">multiple errors is not possible and system software needs to reset the system. </span>
<span id="t11_579" class="t s3_579">• </span><span id="t12_579" class="t s4_579">When multiple recoverable errors are reported and no other fatal condition (e.g., overflowed condition for SRAR </span>
<span id="t13_579" class="t s4_579">error) is found for the reported recoverable errors, it is possible for system software to recover from the </span>
<span id="t14_579" class="t s4_579">multiple recoverable errors by taking necessary recovery action for each individual recoverable error. However, </span>
<span id="t15_579" class="t s4_579">system software can no longer expect one to one relationship with the error information recorded in the </span>
<span id="t16_579" class="t s4_579">IA32_MCi_STATUS register and the states of the RIPV and EIPV flags in the IA32_MCG_STATUS register as the </span>
<span id="t17_579" class="t s4_579">states of the RIPV and the EIPV flags in the IA32_MCG_STATUS register may indicate the information for the </span>
<span id="t18_579" class="t s4_579">most severe error recorded on the processor. System software is required to use the RIPV flag indication in the </span>
<span id="t19_579" class="t s4_579">IA32_MCG_STATUS register to make a final decision of recoverability of the errors and find the restart-ability </span>
<span id="t1a_579" class="t s4_579">requirement after examining each IA32_MCi_STATUS register error information in the MC banks. </span>
<span id="t1b_579" class="t s4_579">In certain cases where system software observes more than one SRAR error logged for a single logical </span>
<span id="t1c_579" class="t s4_579">processor, it can no longer rely on affected threads as specified in Table 15-20 above. System software is </span>
<span id="t1d_579" class="t s4_579">recommended to reset the system if this condition is observed. </span>
<span id="t1e_579" class="t s7_579">16.9.5 </span><span id="t1f_579" class="t s7_579">Machine-Check Error Codes Interpretation </span>
<span id="t1g_579" class="t s4_579">Chapter 17, “Interpreting Machine Check Error Codes,” provides information on interpreting the MCA error code, </span>
<span id="t1h_579" class="t s4_579">model-specific error code, and other information error code fields. For P6 family processors, information has been </span>
<span id="t1i_579" class="t s4_579">included on decoding external bus errors. For Pentium 4 and Intel Xeon processors; information is included on </span>
<span id="t1j_579" class="t s4_579">external bus, internal timer and cache hierarchy errors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
