# Verilog SPI

## Introduction

This is a basic SPI to AXI Stream IP Core, written in Verilog with cocotb testbenches.


## Other

The code structure and style is based upon [alexforencich/verilog-uart](https://github.com/alexforencich/verilog-uart).

