Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu May 29 21:23:57 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/fft1D_512_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                             Instance                            |                                             Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                    |                                                                                         (top) |      25603 |      25533 |       0 |   70 | 15572 |     10 |      0 |    0 |        163 |
|   bd_0_i                                                        |                                                                                          bd_0 |      25603 |      25533 |       0 |   70 | 15572 |     10 |      0 |    0 |        163 |
|     hls_inst                                                    |                                                                               bd_0_hls_inst_0 |      25603 |      25533 |       0 |   70 | 15572 |     10 |      0 |    0 |        163 |
|       inst                                                      |                                                                     bd_0_hls_inst_0_fft1D_512 |      25603 |      25533 |       0 |   70 | 15572 |     10 |      0 |    0 |        163 |
|         (inst)                                                  |                                                                     bd_0_hls_inst_0_fft1D_512 |         93 |         93 |       0 |    0 |  3171 |      0 |      0 |    0 |          0 |
|         DATA_x_U                                                |                                                bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W |        624 |        624 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         DATA_y_U                                                |                                              bd_0_hls_inst_0_fft1D_512_DATA_x_RAM_AUTO_1R1W_0 |        682 |        682 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U66                  |                                  bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |       1071 |       1071 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U66)              |                                  bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1 |        370 |        370 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_844 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U67                  |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |       1017 |       1017 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U67)              |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |        251 |        251 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_750 |        766 |        766 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_750 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__4 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U68                  |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |       1213 |       1213 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U68)              |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_2 |        351 |        351 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_656 |        862 |        862 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_656 |        160 |        160 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__5 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__5 |        702 |        702 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U69                  |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |       1066 |       1066 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U69)              |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_3 |        264 |        264 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_562 |        802 |        802 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             (fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u) |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_562 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__3 |        706 |        706 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__3 |        706 |        706 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U70                  |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |        701 |        701 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U70)              |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_4 |          0 |          0 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                           bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_468 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__1 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__1 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U71                  |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |        765 |        765 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U71)              |                                bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_5 |         64 |         64 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u     |                               bd_0_hls_inst_0_fft1D_512_dadddsub_64ns_64ns_64_4_full_dsp_1_ip |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0__2 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1__2 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         data_x_U_x                                              |                                              bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x |        192 |        192 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         data_y_U_x                                              |                                            bd_0_hls_inst_0_fft1D_512_data_x_RAM_AUTO_1R1W_x_6 |        526 |        526 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U74                       |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |        164 |        164 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U74)                   |                                       bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1 |         64 |         64 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_336 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__2 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__2 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U75                       |                                     bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |        165 |        165 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U75)                   |                                     bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_7 |         65 |         65 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_296 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U76                       |                                     bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |        100 |        100 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U76)                   |                                     bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_8 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_256 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U77                       |                                     bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |        100 |        100 |       0 |    0 |   186 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U77)                   |                                     bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_9 |          0 |          0 |       0 |    0 |   103 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_216 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__5 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__5 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U78                       |                                    bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |         62 |         62 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U78)                   |                                    bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_10 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_179 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__4 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__4 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U79                       |                                    bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |         62 |         62 |       0 |    0 |   147 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U79)                   |                                    bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_11 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u          |                                    bd_0_hls_inst_0_fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2__3 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5__3 |         62 |         62 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U72                      |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |        736 |        736 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U72)                  |                                      bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1 |         33 |         33 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_67 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                        bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                    bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dsub_64ns_64ns_64_4_full_dsp_1_U73                      |                                   bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_12 |        736 |        736 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dsub_64ns_64ns_64_4_full_dsp_1_U73)                  |                                   bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_12 |         33 |         33 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip_u         |                                   bd_0_hls_inst_0_fft1D_512_dsub_64ns_64ns_64_4_full_dsp_1_ip |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                |                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__1 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                           |                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__1 |        703 |        703 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550           |                                   bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_loop1_twiddles |       4816 |       4816 |       0 |    0 |  3562 |      0 |      0 |    0 |          0 |
|           (grp_fft1D_512_Pipeline_loop1_twiddles_fu_1550)       |                                   bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_loop1_twiddles |       4628 |       4628 |       0 |    0 |  3554 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U              |                           bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init_16 |         85 |         85 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_2_no_dsp_1_U41                         |                                        bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_17 |        105 |        105 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_2_no_dsp_1_U41)                     |                                        bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_17 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|             fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u            |                                     bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_18 |        105 |        105 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                              |                                                        bd_0_hls_inst_0_floating_point_v7_1_16 |        105 |        105 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580           |                                   bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_loop6_twiddles |       5634 |       5622 |       0 |   12 |  3458 |      0 |      0 |    0 |          0 |
|           (grp_fft1D_512_Pipeline_loop6_twiddles_fu_1580)       |                                   bd_0_hls_inst_0_fft1D_512_fft1D_512_Pipeline_loop6_twiddles |       5453 |       5441 |       0 |   12 |  3453 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U              |                              bd_0_hls_inst_0_fft1D_512_flow_control_loop_pipe_sequential_init |         94 |         94 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           sitodp_32ns_64_2_no_dsp_1_U60                         |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |         87 |         87 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             (sitodp_32ns_64_2_no_dsp_1_U60)                     |                                           bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|             fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip_u            |                                        bd_0_hls_inst_0_fft1D_512_sitodp_32ns_64_2_no_dsp_1_ip |         87 |         87 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               inst                                              |                                                     bd_0_hls_inst_0_floating_point_v7_1_16__1 |         87 |         87 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         grp_sin_or_cos_double_s_fu_5138                         |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       4614 |       4556 |       0 |   58 |  1332 |      0 |      0 |    0 |         91 |
|           (grp_sin_or_cos_double_s_fu_5138)                     |                                                 bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s |       1584 |       1526 |       0 |   58 |   540 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K0_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_ROM_1P_LUTRAM_1R |        283 |        283 |       0 |    0 |    59 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K1_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_ROM_1P_LUTRAM_1R |        209 |        209 |       0 |    0 |    18 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K2_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_ROM_1P_LUTRAM_1R |        166 |        166 |       0 |    0 |    26 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K3_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_ROM_1P_LUTRAM_1R |        130 |        130 |       0 |    0 |    16 |      0 |      0 |    0 |          0 |
|           fourth_order_double_sin_cos_K4_U                      | bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_ROM_1P_LUTRAM_1R |         94 |         94 |       0 |    0 |    25 |      0 |      0 |    0 |          0 |
|           mul_170s_53ns_170_2_1_U9                              |                                               bd_0_hls_inst_0_fft1D_512_mul_170s_53ns_170_2_1 |        658 |        658 |       0 |    0 |    86 |      0 |      0 |    0 |         27 |
|           mul_35ns_25ns_60_1_1_U1                               |                                                bd_0_hls_inst_0_fft1D_512_mul_35ns_25ns_60_1_1 |         25 |         25 |       0 |    0 |     0 |      0 |      0 |    0 |          2 |
|           mul_42ns_33ns_75_1_1_U2                               |                                                bd_0_hls_inst_0_fft1D_512_mul_42ns_33ns_75_1_1 |        102 |        102 |       0 |    0 |     0 |      0 |      0 |    0 |          4 |
|           mul_49ns_44s_93_1_1_U3                                |                                                 bd_0_hls_inst_0_fft1D_512_mul_49ns_44s_93_1_1 |        103 |        103 |       0 |    0 |    64 |      0 |      0 |    0 |          6 |
|           mul_49ns_49ns_98_1_1_U4                               |                                                bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1 |        513 |        513 |       0 |    0 |    85 |      0 |      0 |    0 |          9 |
|           mul_49ns_49ns_98_1_1_U5                               |                                             bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_13 |         81 |         81 |       0 |    0 |    62 |      0 |      0 |    0 |          9 |
|           mul_49ns_49ns_98_1_1_U6                               |                                             bd_0_hls_inst_0_fft1D_512_mul_49ns_49ns_98_1_1_14 |         81 |         81 |       0 |    0 |   128 |      0 |      0 |    0 |          9 |
|           mul_56ns_52s_108_1_1_U7                               |                                                bd_0_hls_inst_0_fft1D_512_mul_56ns_52s_108_1_1 |        247 |        247 |       0 |    0 |     0 |      0 |      0 |    0 |          9 |
|           mul_64s_63ns_126_1_1_U8                               |                                                bd_0_hls_inst_0_fft1D_512_mul_64s_63ns_126_1_1 |        144 |        144 |       0 |    0 |     0 |      0 |      0 |    0 |         16 |
|           ref_4oPi_table_256_U                                  |                  bd_0_hls_inst_0_fft1D_512_sin_or_cos_double_s_ref_4oPi_table_256_ROM_AUTO_1R |        197 |        197 |       0 |    0 |   223 |      0 |      0 |    0 |          0 |
|         smem_U                                                  |                                                  bd_0_hls_inst_0_fft1D_512_smem_RAM_AUTO_1R1W |        489 |        489 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         twiddles8_reversed8_U                                   |                                     bd_0_hls_inst_0_fft1D_512_twiddles8_reversed8_ROM_AUTO_1R |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


