{
  "Top": "TOPANN",
  "RtlTop": "TOPANN",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "6.6666699999999999",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "67",
    "Uncertainty": "0.833334"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 6.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "com.iot.accel",
    "Library": "hls",
    "Name": "TOPANN",
    "Version": "1.2",
    "DisplayName": "ANN",
    "Description": "150MHz",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/ANN.cpp"],
    "Vhdl": [
      "impl\/vhdl\/ANN.vhd",
      "impl\/vhdl\/ANN_coeTanSig_V.vhd",
      "impl\/vhdl\/Block_proc19.vhd",
      "impl\/vhdl\/Block_proc19_layeg8j.vhd",
      "impl\/vhdl\/TOPANN_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/TOPANN_dcmp_64ns_bkb.vhd",
      "impl\/vhdl\/TOPANN_mul_10ns_3eOg.vhd",
      "impl\/vhdl\/TOPANN_mul_32s_26fYi.vhd",
      "impl\/vhdl\/TOPANN_mul_32s_32dEe.vhd",
      "impl\/vhdl\/TOPANN_sitodp_32ncud.vhd",
      "impl\/vhdl\/TOPANN.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ANN.v",
      "impl\/verilog\/ANN_coeTanSig_V.v",
      "impl\/verilog\/ANN_coeTanSig_V_rom.dat",
      "impl\/verilog\/Block_proc19.v",
      "impl\/verilog\/Block_proc19_layeg8j.v",
      "impl\/verilog\/TOPANN_AXILiteS_s_axi.v",
      "impl\/verilog\/TOPANN_dcmp_64ns_bkb.v",
      "impl\/verilog\/TOPANN_mul_10ns_3eOg.v",
      "impl\/verilog\/TOPANN_mul_32s_26fYi.v",
      "impl\/verilog\/TOPANN_mul_32s_32dEe.v",
      "impl\/verilog\/TOPANN_sitodp_32ncud.v",
      "impl\/verilog\/TOPANN.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/TOPANN_v1_2\/data\/TOPANN.mdd",
      "impl\/misc\/drivers\/TOPANN_v1_2\/data\/TOPANN.tcl",
      "impl\/misc\/drivers\/TOPANN_v1_2\/src\/Makefile",
      "impl\/misc\/drivers\/TOPANN_v1_2\/src\/xtopann.c",
      "impl\/misc\/drivers\/TOPANN_v1_2\/src\/xtopann.h",
      "impl\/misc\/drivers\/TOPANN_v1_2\/src\/xtopann_hw.h",
      "impl\/misc\/drivers\/TOPANN_v1_2\/src\/xtopann_linux.c",
      "impl\/misc\/drivers\/TOPANN_v1_2\/src\/xtopann_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/TOPANN_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/TOPANN_ap_sitodp_6_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "TOPANN_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name TOPANN_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "TOPANN_ap_sitodp_6_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name TOPANN_ap_sitodp_6_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "8",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "inputs_V {base_address 16 range 16} layerWeigth_V {base_address 64 range 64} bias_V {base_address 128 range 16} outputLayerWeigth_V {base_address 144 range 16} outputLayerBias_V {base_address 160 range 8} result_V {base_address 168 range 8}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WDATA": {
          "Type": "real fixed signed 24",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "RDATA": {
          "Type": "real fixed signed 24",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "8",
        "AWADDR": "8",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "inputs_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "layerWeigth_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "bias_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "128",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "outputLayerWeigth_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "144",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "outputLayerBias_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "160",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "result_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "out",
      "offset": "168",
      "statusOffset": "NA",
      "Object": "AXILiteS",
      "firstOutLatency": "2"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "TOPANN",
      "Instances": [{
          "ModuleName": "Block_proc19",
          "InstanceName": "Block_proc19_U0",
          "Instances": [{
              "ModuleName": "ANN",
              "InstanceName": "grp_ANN_fu_45"
            }]
        }]
    },
    "Metrics": {
      "ANN": {
        "Latency": {
          "LatencyBest": "65",
          "LatencyAvg": "65",
          "LatencyWorst": "65",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "0.83",
          "Estimate": "6.56"
        },
        "Loops": [
          {
            "Name": "neuronLoop_resultNeuronLoop",
            "TripCount": "9",
            "Latency": "28",
            "PipelineII": "1",
            "PipelineDepth": "21"
          },
          {
            "Name": "resultNeuronLoop",
            "TripCount": "3",
            "Latency": "21",
            "PipelineII": "",
            "PipelineDepth": "7"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "16",
          "FF": "3227",
          "LUT": "3448"
        }
      },
      "Block_proc19": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "67",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "0.83",
          "Estimate": "6.56"
        },
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "16",
          "FF": "3310",
          "LUT": "3488"
        }
      },
      "TOPANN": {
        "Latency": {
          "LatencyBest": "67",
          "LatencyAvg": "67",
          "LatencyWorst": "67",
          "PipelineII": "68",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "6.67",
          "Uncertainty": "0.83",
          "Estimate": "6.56"
        },
        "Area": {
          "BRAM_18K": "18",
          "DSP48E": "16",
          "FF": "3826",
          "LUT": "3948"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-05-06 22:53:42 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
