#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Jun 04 15:02:10 2017
# Process ID: 14988
# Log file: C:/Users/ChengGF/Desktop/15111206010最臙楞/vivado.log
# Journal file: C:/Users/ChengGF/Desktop/15111206010最臙楞\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\ChengGF\Desktop\15111206010最臙楞\project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/project_11' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/global_def.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/RF.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/PC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/ctrl_encode_def.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/NPC.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/mux4.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/mux2.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/IR.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/im_4k.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/flopr.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/EXT.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/dm_4k.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/instruction_def.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/ctrl.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/alu.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/ChengGF/Desktop/15111206010最臙楞/project_1.srcs/sources_1/new/mips.v]
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 786.875 ; gain = 16.488
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 04 15:03:20 2017...
