// Seed: 3804784063
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wire id_3,
    input tri1 id_4,
    output tri0 id_5
);
  assign id_5 = (-1);
  module_2 modCall_1 (
      id_1,
      id_4,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_1,
      id_3,
      id_4,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0,
      id_4,
      id_4,
      id_2
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri1 id_4
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_3,
      id_3,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6,
    output supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output uwire id_11,
    input wor id_12
    , id_20,
    input tri0 id_13,
    input uwire id_14,
    output wand id_15,
    input tri1 id_16,
    input tri1 id_17,
    input supply1 id_18
);
  logic id_21;
  ;
  assign module_0.id_4 = 0;
endmodule
