INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/SAP_1/SAP_1.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-3380] identifier 'r_ram' is used before its declaration [D:/FPGA_Projects/SAP_1/SAP_1.srcs/sources_1/new/memory.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Projects/SAP_1/SAP_1.srcs/sources_1/new/memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_tb
