// Seed: 3866691890
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3
);
  id_5 :
  assert property (@(posedge (1) == id_5) (id_2))
  else $unsigned(48);
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_7 = 32'd4
) (
    output supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri0 id_4
    , id_10,
    input tri1 id_5,
    output wor id_6,
    output supply0 _id_7,
    input supply0 id_8
);
  logic [1 : id_7] id_11;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_3,
      id_8
  );
  assign id_6  = 1;
  assign id_11 = id_11 ? id_1 : -1'd0;
endmodule
