
;; Function m_ain (m_ain, funcdef_no=0, decl_uid=1392, symbol_order=0)

(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 17 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 17 3 18 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg/f:SI 6 bp)) nsichneu.c:28 64 {*pushsi2}
     (nil))
(insn/f 18 17 19 2 (set (reg/f:SI 6 bp)
        (reg/f:SI 7 sp)) nsichneu.c:28 83 {*movsi_internal}
     (nil))
(insn/f 19 18 20 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) nsichneu.c:28 789 {pro_epilogue_adjust_stack_si_add}
     (nil))
(note 20 19 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 20 5 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 5 2 14 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("start") [flags 0x3]  <function_decl 0x7fdca780 start>) [0 start S1 A8])
            (const_int 0 [0]))) nsichneu.c:29 546 {*call_value}
     (nil)
    (nil))
(insn 14 5 21 2 (use (reg/i:SI 0 ax)) nsichneu.c:30 -1
     (nil))
(note 21 14 22 2 NOTE_INSN_EPILOGUE_BEG)
(insn/f 22 21 23 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 6 bp) [0  S4 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) nsichneu.c:30 566 {leave}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(jump_insn 23 22 24 2 (simple_return) nsichneu.c:30 555 {simple_return_internal}
     (nil)
 -> simple_return)
(barrier 24 23 16)
(note 16 24 0 NOTE_INSN_DELETED)

;; Function start (start, funcdef_no=1, decl_uid=1391, symbol_order=7)

(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 7186 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 7186 3 7187 2 (set (mem:SI (pre_dec:SI (reg/f:SI 7 sp)) [0  S4 A8])
        (reg/f:SI 6 bp)) nsichneu.c:62 64 {*pushsi2}
     (nil))
(insn/f 7187 7186 7188 2 (set (reg/f:SI 6 bp)
        (reg/f:SI 7 sp)) nsichneu.c:62 83 {*movsi_internal}
     (nil))
(insn/f 7188 7187 7189 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -1520 [0xfffffffffffffa10])))
            (clobber (reg:CC 17 flags))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) nsichneu.c:62 789 {pro_epilogue_adjust_stack_si_add}
     (nil))
(note 7189 7188 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 7189 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6931 2 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 dummy_i+0 S4 A32])
        (const_int 2 [0x2])) nsichneu.c:65 83 {*movsi_internal}
     (nil))
(jump_insn 6931 5 6932 2 (set (pc)
        (label_ref 6914)) nsichneu.c:67 535 {jump}
     (nil)
 -> 6914)
(barrier 6932 6931 6916)
(code_label 6916 6932 8 3 130 "" [1 uses])
(note 8 6916 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (parallel [
            (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                        (const_int -4 [0xfffffffffffffffc])) [0 dummy_i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -4 [0xfffffffffffffffc])) [0 dummy_i+0 S4 A32])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:69 197 {*addsi_1}
     (nil))
(insn 10 9 11 3 (set (reg:SI 0 ax [orig:83 D.5116 ] [83])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:72 83 {*movsi_internal}
     (nil))
(insn 11 10 12 3 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:83 D.5116 ] [83])
            (const_int 2 [0x2]))) nsichneu.c:72 7 {*cmpsi_1}
     (nil))
(jump_insn 12 11 13 3 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) nsichneu.c:72 495 {*jcc_1}
     (nil)
 -> 55)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 4 (set (reg:SI 0 ax [orig:84 D.5116 ] [84])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:73 83 {*movsi_internal}
     (nil))
(insn 15 14 16 4 (parallel [
            (set (reg:SI 0 ax [orig:85 D.5116 ] [85])
                (plus:SI (reg:SI 0 ax [orig:84 D.5116 ] [84])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:73 197 {*addsi_1}
     (nil))
(insn 16 15 17 4 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:85 D.5116 ] [85])
            (const_int 6 [0x6]))) nsichneu.c:72 7 {*cmpsi_1}
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) nsichneu.c:72 495 {*jcc_1}
     (nil)
 -> 55)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 5 (set (reg:SI 1 dx [orig:86 D.5117 ] [86])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:74 83 {*movsi_internal}
     (nil))
(insn 20 19 21 5 (set (reg:SI 0 ax [orig:87 D.5117 ] [87])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:74 83 {*movsi_internal}
     (nil))
(insn 21 20 22 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:86 D.5117 ] [86])
            (reg:SI 0 ax [orig:87 D.5117 ] [87]))) nsichneu.c:73 7 {*cmpsi_1}
     (nil))
(jump_insn 22 21 23 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) nsichneu.c:73 495 {*jcc_1}
     (nil)
 -> 55)
(note 23 22 24 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 6 (set (reg:SI 0 ax [2161])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:80 83 {*movsi_internal}
     (nil))
(insn 25 24 26 6 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 x+0 S4 A32])
        (reg:SI 0 ax [2161])) nsichneu.c:80 83 {*movsi_internal}
     (nil))
(insn 26 25 27 6 (set (reg:SI 0 ax [2162])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:81 83 {*movsi_internal}
     (nil))
(insn 27 26 28 6 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 y+0 S4 A32])
        (reg:SI 0 ax [2162])) nsichneu.c:81 83 {*movsi_internal}
     (nil))
(insn 28 27 29 6 (set (reg:SI 0 ax [2163])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 x+0 S4 A32])) nsichneu.c:84 83 {*movsi_internal}
     (nil))
(insn 29 28 30 6 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2163])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -12 [0xfffffffffffffff4])) [0 y+0 S4 A32]))) nsichneu.c:84 7 {*cmpsi_1}
     (nil))
(jump_insn 30 29 31 6 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) nsichneu.c:84 495 {*jcc_1}
     (nil)
 -> 55)
(note 31 30 32 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 7 (set (reg:SI 0 ax [orig:88 D.5116 ] [88])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:87 83 {*movsi_internal}
     (nil))
(insn 33 32 34 7 (parallel [
            (set (reg:SI 0 ax [orig:89 D.5116 ] [89])
                (plus:SI (reg:SI 0 ax [orig:88 D.5116 ] [88])
                    (const_int -3 [0xfffffffffffffffd])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:87 197 {*addsi_1}
     (nil))
(insn 34 33 38 7 (set (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:89 D.5116 ] [89])) nsichneu.c:87 83 {*movsi_internal}
     (nil))
(insn 38 34 39 7 (set (reg:SI 0 ax [2167])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 x+0 S4 A32])) nsichneu.c:90 83 {*movsi_internal}
     (nil))
(insn 39 38 40 7 (parallel [
            (set (reg:SI 0 ax [2166])
                (minus:SI (reg:SI 0 ax [2167])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -12 [0xfffffffffffffff4])) [0 y+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:90 236 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -8 [0xfffffffffffffff8])) [0 x+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -12 [0xfffffffffffffff4])) [0 y+0 S4 A32]))
        (nil)))
(insn 40 39 41 7 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 z+0 S4 A32])
        (reg:SI 0 ax [2166])) nsichneu.c:90 83 {*movsi_internal}
     (nil))
(insn 41 40 42 7 (set (reg:SI 0 ax [orig:90 D.5116 ] [90])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:93 83 {*movsi_internal}
     (nil))
(insn 42 41 43 7 (set (reg:SI 1 dx [2168])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -8 [0xfffffffffffffff8])) [0 x+0 S4 A32])) nsichneu.c:93 83 {*movsi_internal}
     (nil))
(insn 43 42 44 7 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:90 D.5116 ] [90])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2168])) nsichneu.c:93 83 {*movsi_internal}
     (nil))
(insn 44 43 7184 7 (set (reg:SI 0 ax [orig:91 D.5116 ] [91])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:94 83 {*movsi_internal}
     (nil))
(insn 7184 44 46 7 (set (reg:SI 1 dx [orig:92 D.5116 ] [92])
        (plus:SI (reg:SI 0 ax [orig:91 D.5116 ] [91])
            (const_int 1 [0x1]))) nsichneu.c:94 191 {*leasi}
     (nil))
(insn 46 7184 47 7 (set (reg:SI 0 ax [2169])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -12 [0xfffffffffffffff4])) [0 y+0 S4 A32])) nsichneu.c:94 83 {*movsi_internal}
     (nil))
(insn 47 46 48 7 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:92 D.5116 ] [92])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2169])) nsichneu.c:94 83 {*movsi_internal}
     (nil))
(insn 48 47 7185 7 (set (reg:SI 0 ax [orig:93 D.5116 ] [93])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:95 83 {*movsi_internal}
     (nil))
(insn 7185 48 50 7 (set (reg:SI 1 dx [orig:94 D.5116 ] [94])
        (plus:SI (reg:SI 0 ax [orig:93 D.5116 ] [93])
            (const_int 2 [0x2]))) nsichneu.c:95 191 {*leasi}
     (nil))
(insn 50 7185 51 7 (set (reg:SI 0 ax [2170])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -16 [0xfffffffffffffff0])) [0 z+0 S4 A32])) nsichneu.c:95 83 {*movsi_internal}
     (nil))
(insn 51 50 52 7 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:94 D.5116 ] [94])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2170])) nsichneu.c:95 83 {*movsi_internal}
     (nil))
(insn 52 51 53 7 (set (reg:SI 0 ax [orig:95 D.5116 ] [95])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:96 83 {*movsi_internal}
     (nil))
(insn 53 52 54 7 (parallel [
            (set (reg:SI 0 ax [orig:96 D.5116 ] [96])
                (plus:SI (reg:SI 0 ax [orig:95 D.5116 ] [95])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:96 197 {*addsi_1}
     (nil))
(insn 54 53 55 7 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:96 D.5116 ] [96])) nsichneu.c:96 83 {*movsi_internal}
     (nil))
(code_label 55 54 56 8 5 "" [4 uses])
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 57 56 58 8 (set (reg:SI 0 ax [orig:97 D.5116 ] [97])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:103 83 {*movsi_internal}
     (nil))
(insn 58 57 59 8 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:97 D.5116 ] [97])
            (const_int 2 [0x2]))) nsichneu.c:103 7 {*cmpsi_1}
     (nil))
(jump_insn 59 58 60 8 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) nsichneu.c:103 495 {*jcc_1}
     (nil)
 -> 102)
(note 60 59 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 9 (set (reg:SI 0 ax [orig:98 D.5116 ] [98])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:104 83 {*movsi_internal}
     (nil))
(insn 62 61 63 9 (parallel [
            (set (reg:SI 0 ax [orig:99 D.5116 ] [99])
                (plus:SI (reg:SI 0 ax [orig:98 D.5116 ] [98])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:104 197 {*addsi_1}
     (nil))
(insn 63 62 64 9 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:99 D.5116 ] [99])
            (const_int 6 [0x6]))) nsichneu.c:103 7 {*cmpsi_1}
     (nil))
(jump_insn 64 63 65 9 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) nsichneu.c:103 495 {*jcc_1}
     (nil)
 -> 102)
(note 65 64 66 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 10 (set (reg:SI 1 dx [orig:100 D.5117 ] [100])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:105 83 {*movsi_internal}
     (nil))
(insn 67 66 68 10 (set (reg:SI 0 ax [orig:101 D.5117 ] [101])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:105 83 {*movsi_internal}
     (nil))
(insn 68 67 69 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:100 D.5117 ] [100])
            (reg:SI 0 ax [orig:101 D.5117 ] [101]))) nsichneu.c:104 7 {*cmpsi_1}
     (nil))
(jump_insn 69 68 70 10 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) nsichneu.c:104 495 {*jcc_1}
     (nil)
 -> 102)
(note 70 69 71 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 71 70 72 11 (set (reg:SI 0 ax [2171])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:111 83 {*movsi_internal}
     (nil))
(insn 72 71 73 11 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 x+0 S4 A32])
        (reg:SI 0 ax [2171])) nsichneu.c:111 83 {*movsi_internal}
     (nil))
(insn 73 72 74 11 (set (reg:SI 0 ax [2172])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:112 83 {*movsi_internal}
     (nil))
(insn 74 73 75 11 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 y+0 S4 A32])
        (reg:SI 0 ax [2172])) nsichneu.c:112 83 {*movsi_internal}
     (nil))
(insn 75 74 76 11 (set (reg:SI 0 ax [2173])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 x+0 S4 A32])) nsichneu.c:115 83 {*movsi_internal}
     (nil))
(insn 76 75 77 11 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2173])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -24 [0xffffffffffffffe8])) [0 y+0 S4 A32]))) nsichneu.c:115 7 {*cmpsi_1}
     (nil))
(jump_insn 77 76 78 11 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) nsichneu.c:115 495 {*jcc_1}
     (nil)
 -> 102)
(note 78 77 79 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 12 (set (reg:SI 0 ax [orig:102 D.5116 ] [102])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:119 83 {*movsi_internal}
     (nil))
(insn 80 79 81 12 (parallel [
            (set (reg:SI 0 ax [orig:103 D.5116 ] [103])
                (plus:SI (reg:SI 0 ax [orig:102 D.5116 ] [102])
                    (const_int -3 [0xfffffffffffffffd])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:119 197 {*addsi_1}
     (nil))
(insn 81 80 85 12 (set (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:103 D.5116 ] [103])) nsichneu.c:119 83 {*movsi_internal}
     (nil))
(insn 85 81 86 12 (set (reg:SI 0 ax [2177])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 x+0 S4 A32])) nsichneu.c:122 83 {*movsi_internal}
     (nil))
(insn 86 85 87 12 (parallel [
            (set (reg:SI 0 ax [2176])
                (minus:SI (reg:SI 0 ax [2177])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -24 [0xffffffffffffffe8])) [0 y+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:122 236 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -20 [0xffffffffffffffec])) [0 x+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -24 [0xffffffffffffffe8])) [0 y+0 S4 A32]))
        (nil)))
(insn 87 86 88 12 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 z+0 S4 A32])
        (reg:SI 0 ax [2176])) nsichneu.c:122 83 {*movsi_internal}
     (nil))
(insn 88 87 89 12 (set (reg:SI 0 ax [orig:104 D.5116 ] [104])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:125 83 {*movsi_internal}
     (nil))
(insn 89 88 90 12 (set (reg:SI 1 dx [2178])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -20 [0xffffffffffffffec])) [0 x+0 S4 A32])) nsichneu.c:125 83 {*movsi_internal}
     (nil))
(insn 90 89 91 12 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:104 D.5116 ] [104])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2178])) nsichneu.c:125 83 {*movsi_internal}
     (nil))
(insn 91 90 7182 12 (set (reg:SI 0 ax [orig:105 D.5116 ] [105])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:126 83 {*movsi_internal}
     (nil))
(insn 7182 91 93 12 (set (reg:SI 1 dx [orig:106 D.5116 ] [106])
        (plus:SI (reg:SI 0 ax [orig:105 D.5116 ] [105])
            (const_int 1 [0x1]))) nsichneu.c:126 191 {*leasi}
     (nil))
(insn 93 7182 94 12 (set (reg:SI 0 ax [2179])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -24 [0xffffffffffffffe8])) [0 y+0 S4 A32])) nsichneu.c:126 83 {*movsi_internal}
     (nil))
(insn 94 93 95 12 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:106 D.5116 ] [106])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2179])) nsichneu.c:126 83 {*movsi_internal}
     (nil))
(insn 95 94 7183 12 (set (reg:SI 0 ax [orig:107 D.5116 ] [107])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:127 83 {*movsi_internal}
     (nil))
(insn 7183 95 97 12 (set (reg:SI 1 dx [orig:108 D.5116 ] [108])
        (plus:SI (reg:SI 0 ax [orig:107 D.5116 ] [107])
            (const_int 2 [0x2]))) nsichneu.c:127 191 {*leasi}
     (nil))
(insn 97 7183 98 12 (set (reg:SI 0 ax [2180])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -28 [0xffffffffffffffe4])) [0 z+0 S4 A32])) nsichneu.c:127 83 {*movsi_internal}
     (nil))
(insn 98 97 99 12 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:108 D.5116 ] [108])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2180])) nsichneu.c:127 83 {*movsi_internal}
     (nil))
(insn 99 98 100 12 (set (reg:SI 0 ax [orig:109 D.5116 ] [109])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:128 83 {*movsi_internal}
     (nil))
(insn 100 99 101 12 (parallel [
            (set (reg:SI 0 ax [orig:110 D.5116 ] [110])
                (plus:SI (reg:SI 0 ax [orig:109 D.5116 ] [109])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:128 197 {*addsi_1}
     (nil))
(insn 101 100 102 12 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:110 D.5116 ] [110])) nsichneu.c:128 83 {*movsi_internal}
     (nil))
(code_label 102 101 103 13 6 "" [4 uses])
(note 103 102 104 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 104 103 105 13 (set (reg:SI 0 ax [orig:111 D.5116 ] [111])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:135 83 {*movsi_internal}
     (nil))
(insn 105 104 106 13 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:111 D.5116 ] [111])
            (const_int 2 [0x2]))) nsichneu.c:135 7 {*cmpsi_1}
     (nil))
(jump_insn 106 105 107 13 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) nsichneu.c:135 495 {*jcc_1}
     (nil)
 -> 149)
(note 107 106 108 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 108 107 109 14 (set (reg:SI 0 ax [orig:112 D.5116 ] [112])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:136 83 {*movsi_internal}
     (nil))
(insn 109 108 110 14 (parallel [
            (set (reg:SI 0 ax [orig:113 D.5116 ] [113])
                (plus:SI (reg:SI 0 ax [orig:112 D.5116 ] [112])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:136 197 {*addsi_1}
     (nil))
(insn 110 109 111 14 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:113 D.5116 ] [113])
            (const_int 6 [0x6]))) nsichneu.c:135 7 {*cmpsi_1}
     (nil))
(jump_insn 111 110 112 14 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) nsichneu.c:135 495 {*jcc_1}
     (nil)
 -> 149)
(note 112 111 113 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 15 (set (reg:SI 1 dx [orig:114 D.5117 ] [114])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:137 83 {*movsi_internal}
     (nil))
(insn 114 113 115 15 (set (reg:SI 0 ax [orig:115 D.5117 ] [115])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:137 83 {*movsi_internal}
     (nil))
(insn 115 114 116 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:114 D.5117 ] [114])
            (reg:SI 0 ax [orig:115 D.5117 ] [115]))) nsichneu.c:136 7 {*cmpsi_1}
     (nil))
(jump_insn 116 115 117 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) nsichneu.c:136 495 {*jcc_1}
     (nil)
 -> 149)
(note 117 116 118 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 118 117 119 16 (set (reg:SI 0 ax [2181])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:143 83 {*movsi_internal}
     (nil))
(insn 119 118 120 16 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 x+0 S4 A32])
        (reg:SI 0 ax [2181])) nsichneu.c:143 83 {*movsi_internal}
     (nil))
(insn 120 119 121 16 (set (reg:SI 0 ax [2182])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:144 83 {*movsi_internal}
     (nil))
(insn 121 120 122 16 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 y+0 S4 A32])
        (reg:SI 0 ax [2182])) nsichneu.c:144 83 {*movsi_internal}
     (nil))
(insn 122 121 123 16 (set (reg:SI 0 ax [2183])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 x+0 S4 A32])) nsichneu.c:147 83 {*movsi_internal}
     (nil))
(insn 123 122 124 16 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2183])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -36 [0xffffffffffffffdc])) [0 y+0 S4 A32]))) nsichneu.c:147 7 {*cmpsi_1}
     (nil))
(jump_insn 124 123 125 16 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 149)
            (pc))) nsichneu.c:147 495 {*jcc_1}
     (nil)
 -> 149)
(note 125 124 126 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 126 125 127 17 (set (reg:SI 0 ax [orig:116 D.5116 ] [116])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:151 83 {*movsi_internal}
     (nil))
(insn 127 126 128 17 (parallel [
            (set (reg:SI 0 ax [orig:117 D.5116 ] [117])
                (plus:SI (reg:SI 0 ax [orig:116 D.5116 ] [116])
                    (const_int -3 [0xfffffffffffffffd])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:151 197 {*addsi_1}
     (nil))
(insn 128 127 132 17 (set (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:117 D.5116 ] [117])) nsichneu.c:151 83 {*movsi_internal}
     (nil))
(insn 132 128 133 17 (set (reg:SI 0 ax [2187])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 x+0 S4 A32])) nsichneu.c:154 83 {*movsi_internal}
     (nil))
(insn 133 132 134 17 (parallel [
            (set (reg:SI 0 ax [2186])
                (minus:SI (reg:SI 0 ax [2187])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -36 [0xffffffffffffffdc])) [0 y+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:154 236 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -32 [0xffffffffffffffe0])) [0 x+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -36 [0xffffffffffffffdc])) [0 y+0 S4 A32]))
        (nil)))
(insn 134 133 135 17 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 z+0 S4 A32])
        (reg:SI 0 ax [2186])) nsichneu.c:154 83 {*movsi_internal}
     (nil))
(insn 135 134 136 17 (set (reg:SI 0 ax [orig:118 D.5116 ] [118])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:157 83 {*movsi_internal}
     (nil))
(insn 136 135 137 17 (set (reg:SI 1 dx [2188])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -32 [0xffffffffffffffe0])) [0 x+0 S4 A32])) nsichneu.c:157 83 {*movsi_internal}
     (nil))
(insn 137 136 138 17 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:118 D.5116 ] [118])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2188])) nsichneu.c:157 83 {*movsi_internal}
     (nil))
(insn 138 137 7180 17 (set (reg:SI 0 ax [orig:119 D.5116 ] [119])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:158 83 {*movsi_internal}
     (nil))
(insn 7180 138 140 17 (set (reg:SI 1 dx [orig:120 D.5116 ] [120])
        (plus:SI (reg:SI 0 ax [orig:119 D.5116 ] [119])
            (const_int 1 [0x1]))) nsichneu.c:158 191 {*leasi}
     (nil))
(insn 140 7180 141 17 (set (reg:SI 0 ax [2189])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -36 [0xffffffffffffffdc])) [0 y+0 S4 A32])) nsichneu.c:158 83 {*movsi_internal}
     (nil))
(insn 141 140 142 17 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:120 D.5116 ] [120])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2189])) nsichneu.c:158 83 {*movsi_internal}
     (nil))
(insn 142 141 7181 17 (set (reg:SI 0 ax [orig:121 D.5116 ] [121])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:159 83 {*movsi_internal}
     (nil))
(insn 7181 142 144 17 (set (reg:SI 1 dx [orig:122 D.5116 ] [122])
        (plus:SI (reg:SI 0 ax [orig:121 D.5116 ] [121])
            (const_int 2 [0x2]))) nsichneu.c:159 191 {*leasi}
     (nil))
(insn 144 7181 145 17 (set (reg:SI 0 ax [2190])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -40 [0xffffffffffffffd8])) [0 z+0 S4 A32])) nsichneu.c:159 83 {*movsi_internal}
     (nil))
(insn 145 144 146 17 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:122 D.5116 ] [122])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2190])) nsichneu.c:159 83 {*movsi_internal}
     (nil))
(insn 146 145 147 17 (set (reg:SI 0 ax [orig:123 D.5116 ] [123])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:160 83 {*movsi_internal}
     (nil))
(insn 147 146 148 17 (parallel [
            (set (reg:SI 0 ax [orig:124 D.5116 ] [124])
                (plus:SI (reg:SI 0 ax [orig:123 D.5116 ] [123])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:160 197 {*addsi_1}
     (nil))
(insn 148 147 149 17 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:124 D.5116 ] [124])) nsichneu.c:160 83 {*movsi_internal}
     (nil))
(code_label 149 148 150 18 7 "" [4 uses])
(note 150 149 151 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 151 150 152 18 (set (reg:SI 0 ax [orig:125 D.5116 ] [125])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:167 83 {*movsi_internal}
     (nil))
(insn 152 151 153 18 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:125 D.5116 ] [125])
            (const_int 2 [0x2]))) nsichneu.c:167 7 {*cmpsi_1}
     (nil))
(jump_insn 153 152 154 18 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) nsichneu.c:167 495 {*jcc_1}
     (nil)
 -> 196)
(note 154 153 155 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 155 154 156 19 (set (reg:SI 0 ax [orig:126 D.5116 ] [126])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:168 83 {*movsi_internal}
     (nil))
(insn 156 155 157 19 (parallel [
            (set (reg:SI 0 ax [orig:127 D.5116 ] [127])
                (plus:SI (reg:SI 0 ax [orig:126 D.5116 ] [126])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:168 197 {*addsi_1}
     (nil))
(insn 157 156 158 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:127 D.5116 ] [127])
            (const_int 6 [0x6]))) nsichneu.c:167 7 {*cmpsi_1}
     (nil))
(jump_insn 158 157 159 19 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) nsichneu.c:167 495 {*jcc_1}
     (nil)
 -> 196)
(note 159 158 160 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 160 159 161 20 (set (reg:SI 1 dx [orig:128 D.5117 ] [128])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:169 83 {*movsi_internal}
     (nil))
(insn 161 160 162 20 (set (reg:SI 0 ax [orig:129 D.5117 ] [129])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:169 83 {*movsi_internal}
     (nil))
(insn 162 161 163 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:128 D.5117 ] [128])
            (reg:SI 0 ax [orig:129 D.5117 ] [129]))) nsichneu.c:168 7 {*cmpsi_1}
     (nil))
(jump_insn 163 162 164 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) nsichneu.c:168 495 {*jcc_1}
     (nil)
 -> 196)
(note 164 163 165 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 21 (set (reg:SI 0 ax [2191])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:175 83 {*movsi_internal}
     (nil))
(insn 166 165 167 21 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 x+0 S4 A32])
        (reg:SI 0 ax [2191])) nsichneu.c:175 83 {*movsi_internal}
     (nil))
(insn 167 166 168 21 (set (reg:SI 0 ax [2192])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:176 83 {*movsi_internal}
     (nil))
(insn 168 167 169 21 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 y+0 S4 A32])
        (reg:SI 0 ax [2192])) nsichneu.c:176 83 {*movsi_internal}
     (nil))
(insn 169 168 170 21 (set (reg:SI 0 ax [2193])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 x+0 S4 A32])) nsichneu.c:179 83 {*movsi_internal}
     (nil))
(insn 170 169 171 21 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2193])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -48 [0xffffffffffffffd0])) [0 y+0 S4 A32]))) nsichneu.c:179 7 {*cmpsi_1}
     (nil))
(jump_insn 171 170 172 21 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 196)
            (pc))) nsichneu.c:179 495 {*jcc_1}
     (nil)
 -> 196)
(note 172 171 173 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 173 172 174 22 (set (reg:SI 0 ax [orig:130 D.5116 ] [130])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:183 83 {*movsi_internal}
     (nil))
(insn 174 173 175 22 (parallel [
            (set (reg:SI 0 ax [orig:131 D.5116 ] [131])
                (plus:SI (reg:SI 0 ax [orig:130 D.5116 ] [130])
                    (const_int -3 [0xfffffffffffffffd])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:183 197 {*addsi_1}
     (nil))
(insn 175 174 179 22 (set (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:131 D.5116 ] [131])) nsichneu.c:183 83 {*movsi_internal}
     (nil))
(insn 179 175 180 22 (set (reg:SI 0 ax [2197])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 x+0 S4 A32])) nsichneu.c:186 83 {*movsi_internal}
     (nil))
(insn 180 179 181 22 (parallel [
            (set (reg:SI 0 ax [2196])
                (minus:SI (reg:SI 0 ax [2197])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -48 [0xffffffffffffffd0])) [0 y+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:186 236 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -44 [0xffffffffffffffd4])) [0 x+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -48 [0xffffffffffffffd0])) [0 y+0 S4 A32]))
        (nil)))
(insn 181 180 182 22 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 z+0 S4 A32])
        (reg:SI 0 ax [2196])) nsichneu.c:186 83 {*movsi_internal}
     (nil))
(insn 182 181 183 22 (set (reg:SI 0 ax [orig:132 D.5116 ] [132])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:189 83 {*movsi_internal}
     (nil))
(insn 183 182 184 22 (set (reg:SI 1 dx [2198])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -44 [0xffffffffffffffd4])) [0 x+0 S4 A32])) nsichneu.c:189 83 {*movsi_internal}
     (nil))
(insn 184 183 185 22 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:132 D.5116 ] [132])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2198])) nsichneu.c:189 83 {*movsi_internal}
     (nil))
(insn 185 184 7178 22 (set (reg:SI 0 ax [orig:133 D.5116 ] [133])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:190 83 {*movsi_internal}
     (nil))
(insn 7178 185 187 22 (set (reg:SI 1 dx [orig:134 D.5116 ] [134])
        (plus:SI (reg:SI 0 ax [orig:133 D.5116 ] [133])
            (const_int 1 [0x1]))) nsichneu.c:190 191 {*leasi}
     (nil))
(insn 187 7178 188 22 (set (reg:SI 0 ax [2199])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -48 [0xffffffffffffffd0])) [0 y+0 S4 A32])) nsichneu.c:190 83 {*movsi_internal}
     (nil))
(insn 188 187 189 22 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:134 D.5116 ] [134])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2199])) nsichneu.c:190 83 {*movsi_internal}
     (nil))
(insn 189 188 7179 22 (set (reg:SI 0 ax [orig:135 D.5116 ] [135])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:191 83 {*movsi_internal}
     (nil))
(insn 7179 189 191 22 (set (reg:SI 1 dx [orig:136 D.5116 ] [136])
        (plus:SI (reg:SI 0 ax [orig:135 D.5116 ] [135])
            (const_int 2 [0x2]))) nsichneu.c:191 191 {*leasi}
     (nil))
(insn 191 7179 192 22 (set (reg:SI 0 ax [2200])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -52 [0xffffffffffffffcc])) [0 z+0 S4 A32])) nsichneu.c:191 83 {*movsi_internal}
     (nil))
(insn 192 191 193 22 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:136 D.5116 ] [136])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2200])) nsichneu.c:191 83 {*movsi_internal}
     (nil))
(insn 193 192 194 22 (set (reg:SI 0 ax [orig:137 D.5116 ] [137])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:192 83 {*movsi_internal}
     (nil))
(insn 194 193 195 22 (parallel [
            (set (reg:SI 0 ax [orig:138 D.5116 ] [138])
                (plus:SI (reg:SI 0 ax [orig:137 D.5116 ] [137])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:192 197 {*addsi_1}
     (nil))
(insn 195 194 196 22 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:138 D.5116 ] [138])) nsichneu.c:192 83 {*movsi_internal}
     (nil))
(code_label 196 195 197 23 8 "" [4 uses])
(note 197 196 198 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 198 197 199 23 (set (reg:SI 0 ax [orig:139 D.5116 ] [139])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:199 83 {*movsi_internal}
     (nil))
(insn 199 198 200 23 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:139 D.5116 ] [139])
            (const_int 2 [0x2]))) nsichneu.c:199 7 {*cmpsi_1}
     (nil))
(jump_insn 200 199 201 23 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) nsichneu.c:199 495 {*jcc_1}
     (nil)
 -> 243)
(note 201 200 202 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 202 201 203 24 (set (reg:SI 0 ax [orig:140 D.5116 ] [140])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:200 83 {*movsi_internal}
     (nil))
(insn 203 202 204 24 (parallel [
            (set (reg:SI 0 ax [orig:141 D.5116 ] [141])
                (plus:SI (reg:SI 0 ax [orig:140 D.5116 ] [140])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:200 197 {*addsi_1}
     (nil))
(insn 204 203 205 24 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:141 D.5116 ] [141])
            (const_int 6 [0x6]))) nsichneu.c:199 7 {*cmpsi_1}
     (nil))
(jump_insn 205 204 206 24 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) nsichneu.c:199 495 {*jcc_1}
     (nil)
 -> 243)
(note 206 205 207 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 207 206 208 25 (set (reg:SI 1 dx [orig:142 D.5117 ] [142])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:201 83 {*movsi_internal}
     (nil))
(insn 208 207 209 25 (set (reg:SI 0 ax [orig:143 D.5117 ] [143])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:201 83 {*movsi_internal}
     (nil))
(insn 209 208 210 25 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:142 D.5117 ] [142])
            (reg:SI 0 ax [orig:143 D.5117 ] [143]))) nsichneu.c:200 7 {*cmpsi_1}
     (nil))
(jump_insn 210 209 211 25 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) nsichneu.c:200 495 {*jcc_1}
     (nil)
 -> 243)
(note 211 210 212 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 26 (set (reg:SI 0 ax [2201])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:206 83 {*movsi_internal}
     (nil))
(insn 213 212 214 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 x+0 S4 A32])
        (reg:SI 0 ax [2201])) nsichneu.c:206 83 {*movsi_internal}
     (nil))
(insn 214 213 215 26 (set (reg:SI 0 ax [2202])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:207 83 {*movsi_internal}
     (nil))
(insn 215 214 216 26 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 y+0 S4 A32])
        (reg:SI 0 ax [2202])) nsichneu.c:207 83 {*movsi_internal}
     (nil))
(insn 216 215 217 26 (set (reg:SI 0 ax [2203])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 x+0 S4 A32])) nsichneu.c:210 83 {*movsi_internal}
     (nil))
(insn 217 216 218 26 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2203])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -60 [0xffffffffffffffc4])) [0 y+0 S4 A32]))) nsichneu.c:210 7 {*cmpsi_1}
     (nil))
(jump_insn 218 217 219 26 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) nsichneu.c:210 495 {*jcc_1}
     (nil)
 -> 243)
(note 219 218 220 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 220 219 221 27 (set (reg:SI 0 ax [orig:144 D.5116 ] [144])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:213 83 {*movsi_internal}
     (nil))
(insn 221 220 222 27 (parallel [
            (set (reg:SI 0 ax [orig:145 D.5116 ] [145])
                (plus:SI (reg:SI 0 ax [orig:144 D.5116 ] [144])
                    (const_int -3 [0xfffffffffffffffd])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:213 197 {*addsi_1}
     (nil))
(insn 222 221 226 27 (set (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:145 D.5116 ] [145])) nsichneu.c:213 83 {*movsi_internal}
     (nil))
(insn 226 222 227 27 (set (reg:SI 0 ax [2207])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 x+0 S4 A32])) nsichneu.c:216 83 {*movsi_internal}
     (nil))
(insn 227 226 228 27 (parallel [
            (set (reg:SI 0 ax [2206])
                (minus:SI (reg:SI 0 ax [2207])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -60 [0xffffffffffffffc4])) [0 y+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:216 236 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -56 [0xffffffffffffffc8])) [0 x+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -60 [0xffffffffffffffc4])) [0 y+0 S4 A32]))
        (nil)))
(insn 228 227 229 27 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 z+0 S4 A32])
        (reg:SI 0 ax [2206])) nsichneu.c:216 83 {*movsi_internal}
     (nil))
(insn 229 228 230 27 (set (reg:SI 0 ax [orig:146 D.5116 ] [146])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:219 83 {*movsi_internal}
     (nil))
(insn 230 229 231 27 (set (reg:SI 1 dx [2208])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -56 [0xffffffffffffffc8])) [0 x+0 S4 A32])) nsichneu.c:219 83 {*movsi_internal}
     (nil))
(insn 231 230 232 27 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:146 D.5116 ] [146])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2208])) nsichneu.c:219 83 {*movsi_internal}
     (nil))
(insn 232 231 7176 27 (set (reg:SI 0 ax [orig:147 D.5116 ] [147])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:220 83 {*movsi_internal}
     (nil))
(insn 7176 232 234 27 (set (reg:SI 1 dx [orig:148 D.5116 ] [148])
        (plus:SI (reg:SI 0 ax [orig:147 D.5116 ] [147])
            (const_int 1 [0x1]))) nsichneu.c:220 191 {*leasi}
     (nil))
(insn 234 7176 235 27 (set (reg:SI 0 ax [2209])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -60 [0xffffffffffffffc4])) [0 y+0 S4 A32])) nsichneu.c:220 83 {*movsi_internal}
     (nil))
(insn 235 234 236 27 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:148 D.5116 ] [148])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2209])) nsichneu.c:220 83 {*movsi_internal}
     (nil))
(insn 236 235 7177 27 (set (reg:SI 0 ax [orig:149 D.5116 ] [149])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:221 83 {*movsi_internal}
     (nil))
(insn 7177 236 238 27 (set (reg:SI 1 dx [orig:150 D.5116 ] [150])
        (plus:SI (reg:SI 0 ax [orig:149 D.5116 ] [149])
            (const_int 2 [0x2]))) nsichneu.c:221 191 {*leasi}
     (nil))
(insn 238 7177 239 27 (set (reg:SI 0 ax [2210])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -64 [0xffffffffffffffc0])) [0 z+0 S4 A32])) nsichneu.c:221 83 {*movsi_internal}
     (nil))
(insn 239 238 240 27 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:150 D.5116 ] [150])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2210])) nsichneu.c:221 83 {*movsi_internal}
     (nil))
(insn 240 239 241 27 (set (reg:SI 0 ax [orig:151 D.5116 ] [151])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:222 83 {*movsi_internal}
     (nil))
(insn 241 240 242 27 (parallel [
            (set (reg:SI 0 ax [orig:152 D.5116 ] [152])
                (plus:SI (reg:SI 0 ax [orig:151 D.5116 ] [151])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:222 197 {*addsi_1}
     (nil))
(insn 242 241 243 27 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:152 D.5116 ] [152])) nsichneu.c:222 83 {*movsi_internal}
     (nil))
(code_label 243 242 244 28 9 "" [4 uses])
(note 244 243 245 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 245 244 246 28 (set (reg:SI 0 ax [orig:153 D.5116 ] [153])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:229 83 {*movsi_internal}
     (nil))
(insn 246 245 247 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:153 D.5116 ] [153])
            (const_int 2 [0x2]))) nsichneu.c:229 7 {*cmpsi_1}
     (nil))
(jump_insn 247 246 248 28 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 290)
            (pc))) nsichneu.c:229 495 {*jcc_1}
     (nil)
 -> 290)
(note 248 247 249 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 249 248 250 29 (set (reg:SI 0 ax [orig:154 D.5116 ] [154])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:230 83 {*movsi_internal}
     (nil))
(insn 250 249 251 29 (parallel [
            (set (reg:SI 0 ax [orig:155 D.5116 ] [155])
                (plus:SI (reg:SI 0 ax [orig:154 D.5116 ] [154])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:230 197 {*addsi_1}
     (nil))
(insn 251 250 252 29 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:155 D.5116 ] [155])
            (const_int 6 [0x6]))) nsichneu.c:229 7 {*cmpsi_1}
     (nil))
(jump_insn 252 251 253 29 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 290)
            (pc))) nsichneu.c:229 495 {*jcc_1}
     (nil)
 -> 290)
(note 253 252 254 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 30 (set (reg:SI 1 dx [orig:156 D.5117 ] [156])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:231 83 {*movsi_internal}
     (nil))
(insn 255 254 256 30 (set (reg:SI 0 ax [orig:157 D.5117 ] [157])
        (mem/v/j/c:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>) [0 P1_marking_member_0+0 S4 A32])) nsichneu.c:231 83 {*movsi_internal}
     (nil))
(insn 256 255 257 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:156 D.5117 ] [156])
            (reg:SI 0 ax [orig:157 D.5117 ] [157]))) nsichneu.c:230 7 {*cmpsi_1}
     (nil))
(jump_insn 257 256 258 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 290)
            (pc))) nsichneu.c:230 495 {*jcc_1}
     (nil)
 -> 290)
(note 258 257 259 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 259 258 260 31 (set (reg:SI 0 ax [2211])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P1_marking_member_0+8 S4 A32])) nsichneu.c:236 83 {*movsi_internal}
     (nil))
(insn 260 259 261 31 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 x+0 S4 A32])
        (reg:SI 0 ax [2211])) nsichneu.c:236 83 {*movsi_internal}
     (nil))
(insn 261 260 262 31 (set (reg:SI 0 ax [2212])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P1_marking_member_0")  <var_decl 0x7fdf0de0 P1_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P1_marking_member_0+4 S4 A32])) nsichneu.c:237 83 {*movsi_internal}
     (nil))
(insn 262 261 263 31 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 y+0 S4 A32])
        (reg:SI 0 ax [2212])) nsichneu.c:237 83 {*movsi_internal}
     (nil))
(insn 263 262 264 31 (set (reg:SI 0 ax [2213])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 x+0 S4 A32])) nsichneu.c:240 83 {*movsi_internal}
     (nil))
(insn 264 263 265 31 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2213])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -72 [0xffffffffffffffb8])) [0 y+0 S4 A32]))) nsichneu.c:240 7 {*cmpsi_1}
     (nil))
(jump_insn 265 264 266 31 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 290)
            (pc))) nsichneu.c:240 495 {*jcc_1}
     (nil)
 -> 290)
(note 266 265 267 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 267 266 268 32 (set (reg:SI 0 ax [orig:158 D.5116 ] [158])
        (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])) nsichneu.c:243 83 {*movsi_internal}
     (nil))
(insn 268 267 269 32 (parallel [
            (set (reg:SI 0 ax [orig:159 D.5116 ] [159])
                (plus:SI (reg:SI 0 ax [orig:158 D.5116 ] [158])
                    (const_int -3 [0xfffffffffffffffd])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:243 197 {*addsi_1}
     (nil))
(insn 269 268 273 32 (set (mem/v/c:SI (symbol_ref:SI ("P1_is_marked") [flags 0x2]  <var_decl 0x7fdf0c00 P1_is_marked>) [0 P1_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:159 D.5116 ] [159])) nsichneu.c:243 83 {*movsi_internal}
     (nil))
(insn 273 269 274 32 (set (reg:SI 0 ax [2217])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 x+0 S4 A32])) nsichneu.c:246 83 {*movsi_internal}
     (nil))
(insn 274 273 275 32 (parallel [
            (set (reg:SI 0 ax [2216])
                (minus:SI (reg:SI 0 ax [2217])
                    (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                            (const_int -72 [0xffffffffffffffb8])) [0 y+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:246 236 {*subsi_1}
     (expr_list:REG_EQUAL (minus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -68 [0xffffffffffffffbc])) [0 x+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -72 [0xffffffffffffffb8])) [0 y+0 S4 A32]))
        (nil)))
(insn 275 274 276 32 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 z+0 S4 A32])
        (reg:SI 0 ax [2216])) nsichneu.c:246 83 {*movsi_internal}
     (nil))
(insn 276 275 277 32 (set (reg:SI 0 ax [orig:160 D.5116 ] [160])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:249 83 {*movsi_internal}
     (nil))
(insn 277 276 278 32 (set (reg:SI 1 dx [2218])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -68 [0xffffffffffffffbc])) [0 x+0 S4 A32])) nsichneu.c:249 83 {*movsi_internal}
     (nil))
(insn 278 277 279 32 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:160 D.5116 ] [160])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2218])) nsichneu.c:249 83 {*movsi_internal}
     (nil))
(insn 279 278 7174 32 (set (reg:SI 0 ax [orig:161 D.5116 ] [161])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:250 83 {*movsi_internal}
     (nil))
(insn 7174 279 281 32 (set (reg:SI 1 dx [orig:162 D.5116 ] [162])
        (plus:SI (reg:SI 0 ax [orig:161 D.5116 ] [161])
            (const_int 1 [0x1]))) nsichneu.c:250 191 {*leasi}
     (nil))
(insn 281 7174 282 32 (set (reg:SI 0 ax [2219])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -72 [0xffffffffffffffb8])) [0 y+0 S4 A32])) nsichneu.c:250 83 {*movsi_internal}
     (nil))
(insn 282 281 283 32 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:162 D.5116 ] [162])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2219])) nsichneu.c:250 83 {*movsi_internal}
     (nil))
(insn 283 282 7175 32 (set (reg:SI 0 ax [orig:163 D.5116 ] [163])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:251 83 {*movsi_internal}
     (nil))
(insn 7175 283 285 32 (set (reg:SI 1 dx [orig:164 D.5116 ] [164])
        (plus:SI (reg:SI 0 ax [orig:163 D.5116 ] [163])
            (const_int 2 [0x2]))) nsichneu.c:251 191 {*leasi}
     (nil))
(insn 285 7175 286 32 (set (reg:SI 0 ax [2220])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -76 [0xffffffffffffffb4])) [0 z+0 S4 A32])) nsichneu.c:251 83 {*movsi_internal}
     (nil))
(insn 286 285 287 32 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:164 D.5116 ] [164])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2220])) nsichneu.c:251 83 {*movsi_internal}
     (nil))
(insn 287 286 288 32 (set (reg:SI 0 ax [orig:165 D.5116 ] [165])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:252 83 {*movsi_internal}
     (nil))
(insn 288 287 289 32 (parallel [
            (set (reg:SI 0 ax [orig:166 D.5116 ] [166])
                (plus:SI (reg:SI 0 ax [orig:165 D.5116 ] [165])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:252 197 {*addsi_1}
     (nil))
(insn 289 288 290 32 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:166 D.5116 ] [166])) nsichneu.c:252 83 {*movsi_internal}
     (nil))
(code_label 290 289 291 33 10 "" [4 uses])
(note 291 290 292 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 292 291 293 33 (set (reg:SI 0 ax [orig:167 D.5116 ] [167])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:259 83 {*movsi_internal}
     (nil))
(insn 293 292 294 33 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:167 D.5116 ] [167])
            (const_int 3 [0x3]))) nsichneu.c:259 7 {*cmpsi_1}
     (nil))
(jump_insn 294 293 295 33 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 344)
            (pc))) nsichneu.c:259 495 {*jcc_1}
     (nil)
 -> 344)
(note 295 294 296 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 296 295 297 34 (set (reg:SI 0 ax [orig:168 D.5116 ] [168])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:260 83 {*movsi_internal}
     (nil))
(insn 297 296 298 34 (parallel [
            (set (reg:SI 0 ax [orig:169 D.5116 ] [169])
                (plus:SI (reg:SI 0 ax [orig:168 D.5116 ] [168])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:260 197 {*addsi_1}
     (nil))
(insn 298 297 299 34 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:169 D.5116 ] [169])
            (const_int 6 [0x6]))) nsichneu.c:259 7 {*cmpsi_1}
     (nil))
(jump_insn 299 298 300 34 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 344)
            (pc))) nsichneu.c:259 495 {*jcc_1}
     (nil)
 -> 344)
(note 300 299 301 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 301 300 302 35 (set (reg:SI 1 dx [orig:170 D.5117 ] [170])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:261 83 {*movsi_internal}
     (nil))
(insn 302 301 303 35 (set (reg:SI 0 ax [orig:171 D.5117 ] [171])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:261 83 {*movsi_internal}
     (nil))
(insn 303 302 304 35 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:170 D.5117 ] [170])
            (reg:SI 0 ax [orig:171 D.5117 ] [171]))) nsichneu.c:260 7 {*cmpsi_1}
     (nil))
(jump_insn 304 303 305 35 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 344)
            (pc))) nsichneu.c:260 495 {*jcc_1}
     (nil)
 -> 344)
(note 305 304 306 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 306 305 307 36 (set (reg:SI 1 dx [orig:172 D.5117 ] [172])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:262 83 {*movsi_internal}
     (nil))
(insn 307 306 308 36 (set (reg:SI 0 ax [orig:173 D.5117 ] [173])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:262 83 {*movsi_internal}
     (nil))
(insn 308 307 309 36 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:172 D.5117 ] [172])
            (reg:SI 0 ax [orig:173 D.5117 ] [173]))) nsichneu.c:261 7 {*cmpsi_1}
     (nil))
(jump_insn 309 308 310 36 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 344)
            (pc))) nsichneu.c:261 495 {*jcc_1}
     (nil)
 -> 344)
(note 310 309 311 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 311 310 312 37 (set (reg:SI 0 ax [2221])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:267 83 {*movsi_internal}
     (nil))
(insn 312 311 313 37 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2221])) nsichneu.c:267 83 {*movsi_internal}
     (nil))
(insn 313 312 314 37 (set (reg:SI 0 ax [2222])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:268 83 {*movsi_internal}
     (nil))
(insn 314 313 315 37 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2222])) nsichneu.c:268 83 {*movsi_internal}
     (nil))
(insn 315 314 316 37 (set (reg:SI 0 ax [2223])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 b+0 S4 A32])) nsichneu.c:271 83 {*movsi_internal}
     (nil))
(insn 316 315 317 37 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2223])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -80 [0xffffffffffffffb0])) [0 a+0 S4 A32]))) nsichneu.c:271 7 {*cmpsi_1}
     (nil))
(jump_insn 317 316 318 37 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 344)
            (pc))) nsichneu.c:271 495 {*jcc_1}
     (nil)
 -> 344)
(note 318 317 319 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 319 318 320 38 (set (reg:SI 0 ax [orig:174 D.5116 ] [174])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:274 83 {*movsi_internal}
     (nil))
(insn 320 319 321 38 (parallel [
            (set (reg:SI 0 ax [orig:175 D.5116 ] [175])
                (plus:SI (reg:SI 0 ax [orig:174 D.5116 ] [174])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:274 197 {*addsi_1}
     (nil))
(insn 321 320 326 38 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:175 D.5116 ] [175])) nsichneu.c:274 83 {*movsi_internal}
     (nil))
(insn 326 321 327 38 (set (reg:SI 1 dx [2228])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 a+0 S4 A32])) nsichneu.c:277 83 {*movsi_internal}
     (nil))
(insn 327 326 328 38 (set (reg:SI 0 ax [2229])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 b+0 S4 A32])) nsichneu.c:277 83 {*movsi_internal}
     (nil))
(insn 328 327 329 38 (parallel [
            (set (reg:SI 0 ax [2227])
                (plus:SI (reg:SI 0 ax [2229])
                    (reg:SI 1 dx [2228])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:277 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -80 [0xffffffffffffffb0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -84 [0xffffffffffffffac])) [0 b+0 S4 A32]))
        (nil)))
(insn 329 328 330 38 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2227])) nsichneu.c:277 83 {*movsi_internal}
     (nil))
(insn 330 329 331 38 (set (reg:SI 0 ax [orig:176 D.5116 ] [176])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:280 83 {*movsi_internal}
     (nil))
(insn 331 330 332 38 (set (reg:SI 1 dx [2230])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -80 [0xffffffffffffffb0])) [0 a+0 S4 A32])) nsichneu.c:280 83 {*movsi_internal}
     (nil))
(insn 332 331 333 38 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:176 D.5116 ] [176])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2230])) nsichneu.c:280 83 {*movsi_internal}
     (nil))
(insn 333 332 7172 38 (set (reg:SI 0 ax [orig:177 D.5116 ] [177])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:281 83 {*movsi_internal}
     (nil))
(insn 7172 333 335 38 (set (reg:SI 1 dx [orig:178 D.5116 ] [178])
        (plus:SI (reg:SI 0 ax [orig:177 D.5116 ] [177])
            (const_int 1 [0x1]))) nsichneu.c:281 191 {*leasi}
     (nil))
(insn 335 7172 336 38 (set (reg:SI 0 ax [2231])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -84 [0xffffffffffffffac])) [0 b+0 S4 A32])) nsichneu.c:281 83 {*movsi_internal}
     (nil))
(insn 336 335 337 38 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:178 D.5116 ] [178])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2231])) nsichneu.c:281 83 {*movsi_internal}
     (nil))
(insn 337 336 7173 38 (set (reg:SI 0 ax [orig:179 D.5116 ] [179])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:282 83 {*movsi_internal}
     (nil))
(insn 7173 337 339 38 (set (reg:SI 1 dx [orig:180 D.5116 ] [180])
        (plus:SI (reg:SI 0 ax [orig:179 D.5116 ] [179])
            (const_int 2 [0x2]))) nsichneu.c:282 191 {*leasi}
     (nil))
(insn 339 7173 340 38 (set (reg:SI 0 ax [2232])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -88 [0xffffffffffffffa8])) [0 c+0 S4 A32])) nsichneu.c:282 83 {*movsi_internal}
     (nil))
(insn 340 339 341 38 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:180 D.5116 ] [180])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2232])) nsichneu.c:282 83 {*movsi_internal}
     (nil))
(insn 341 340 342 38 (set (reg:SI 0 ax [orig:181 D.5116 ] [181])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:283 83 {*movsi_internal}
     (nil))
(insn 342 341 343 38 (parallel [
            (set (reg:SI 0 ax [orig:182 D.5116 ] [182])
                (plus:SI (reg:SI 0 ax [orig:181 D.5116 ] [181])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:283 197 {*addsi_1}
     (nil))
(insn 343 342 344 38 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:182 D.5116 ] [182])) nsichneu.c:283 83 {*movsi_internal}
     (nil))
(code_label 344 343 345 39 11 "" [5 uses])
(note 345 344 346 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 346 345 347 39 (set (reg:SI 0 ax [orig:183 D.5116 ] [183])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:290 83 {*movsi_internal}
     (nil))
(insn 347 346 348 39 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:183 D.5116 ] [183])
            (const_int 3 [0x3]))) nsichneu.c:290 7 {*cmpsi_1}
     (nil))
(jump_insn 348 347 349 39 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 398)
            (pc))) nsichneu.c:290 495 {*jcc_1}
     (nil)
 -> 398)
(note 349 348 350 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 350 349 351 40 (set (reg:SI 0 ax [orig:184 D.5116 ] [184])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:291 83 {*movsi_internal}
     (nil))
(insn 351 350 352 40 (parallel [
            (set (reg:SI 0 ax [orig:185 D.5116 ] [185])
                (plus:SI (reg:SI 0 ax [orig:184 D.5116 ] [184])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:291 197 {*addsi_1}
     (nil))
(insn 352 351 353 40 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:185 D.5116 ] [185])
            (const_int 6 [0x6]))) nsichneu.c:290 7 {*cmpsi_1}
     (nil))
(jump_insn 353 352 354 40 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 398)
            (pc))) nsichneu.c:290 495 {*jcc_1}
     (nil)
 -> 398)
(note 354 353 355 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 355 354 356 41 (set (reg:SI 1 dx [orig:186 D.5117 ] [186])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:292 83 {*movsi_internal}
     (nil))
(insn 356 355 357 41 (set (reg:SI 0 ax [orig:187 D.5117 ] [187])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:292 83 {*movsi_internal}
     (nil))
(insn 357 356 358 41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:186 D.5117 ] [186])
            (reg:SI 0 ax [orig:187 D.5117 ] [187]))) nsichneu.c:291 7 {*cmpsi_1}
     (nil))
(jump_insn 358 357 359 41 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 398)
            (pc))) nsichneu.c:291 495 {*jcc_1}
     (nil)
 -> 398)
(note 359 358 360 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 42 (set (reg:SI 1 dx [orig:188 D.5117 ] [188])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:293 83 {*movsi_internal}
     (nil))
(insn 361 360 362 42 (set (reg:SI 0 ax [orig:189 D.5117 ] [189])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:293 83 {*movsi_internal}
     (nil))
(insn 362 361 363 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:188 D.5117 ] [188])
            (reg:SI 0 ax [orig:189 D.5117 ] [189]))) nsichneu.c:292 7 {*cmpsi_1}
     (nil))
(jump_insn 363 362 364 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 398)
            (pc))) nsichneu.c:292 495 {*jcc_1}
     (nil)
 -> 398)
(note 364 363 365 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 365 364 366 43 (set (reg:SI 0 ax [2233])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:298 83 {*movsi_internal}
     (nil))
(insn 366 365 367 43 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2233])) nsichneu.c:298 83 {*movsi_internal}
     (nil))
(insn 367 366 368 43 (set (reg:SI 0 ax [2234])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:299 83 {*movsi_internal}
     (nil))
(insn 368 367 369 43 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2234])) nsichneu.c:299 83 {*movsi_internal}
     (nil))
(insn 369 368 370 43 (set (reg:SI 0 ax [2235])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 b+0 S4 A32])) nsichneu.c:302 83 {*movsi_internal}
     (nil))
(insn 370 369 371 43 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2235])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -92 [0xffffffffffffffa4])) [0 a+0 S4 A32]))) nsichneu.c:302 7 {*cmpsi_1}
     (nil))
(jump_insn 371 370 372 43 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 398)
            (pc))) nsichneu.c:302 495 {*jcc_1}
     (nil)
 -> 398)
(note 372 371 373 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 373 372 374 44 (set (reg:SI 0 ax [orig:190 D.5116 ] [190])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:305 83 {*movsi_internal}
     (nil))
(insn 374 373 375 44 (parallel [
            (set (reg:SI 0 ax [orig:191 D.5116 ] [191])
                (plus:SI (reg:SI 0 ax [orig:190 D.5116 ] [190])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:305 197 {*addsi_1}
     (nil))
(insn 375 374 380 44 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:191 D.5116 ] [191])) nsichneu.c:305 83 {*movsi_internal}
     (nil))
(insn 380 375 381 44 (set (reg:SI 1 dx [2240])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [0 a+0 S4 A32])) nsichneu.c:308 83 {*movsi_internal}
     (nil))
(insn 381 380 382 44 (set (reg:SI 0 ax [2241])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 b+0 S4 A32])) nsichneu.c:308 83 {*movsi_internal}
     (nil))
(insn 382 381 383 44 (parallel [
            (set (reg:SI 0 ax [2239])
                (plus:SI (reg:SI 0 ax [2241])
                    (reg:SI 1 dx [2240])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:308 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -92 [0xffffffffffffffa4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -96 [0xffffffffffffffa0])) [0 b+0 S4 A32]))
        (nil)))
(insn 383 382 384 44 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2239])) nsichneu.c:308 83 {*movsi_internal}
     (nil))
(insn 384 383 385 44 (set (reg:SI 0 ax [orig:192 D.5116 ] [192])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:311 83 {*movsi_internal}
     (nil))
(insn 385 384 386 44 (set (reg:SI 1 dx [2242])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -92 [0xffffffffffffffa4])) [0 a+0 S4 A32])) nsichneu.c:311 83 {*movsi_internal}
     (nil))
(insn 386 385 387 44 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:192 D.5116 ] [192])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2242])) nsichneu.c:311 83 {*movsi_internal}
     (nil))
(insn 387 386 7170 44 (set (reg:SI 0 ax [orig:193 D.5116 ] [193])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:312 83 {*movsi_internal}
     (nil))
(insn 7170 387 389 44 (set (reg:SI 1 dx [orig:194 D.5116 ] [194])
        (plus:SI (reg:SI 0 ax [orig:193 D.5116 ] [193])
            (const_int 1 [0x1]))) nsichneu.c:312 191 {*leasi}
     (nil))
(insn 389 7170 390 44 (set (reg:SI 0 ax [2243])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -96 [0xffffffffffffffa0])) [0 b+0 S4 A32])) nsichneu.c:312 83 {*movsi_internal}
     (nil))
(insn 390 389 391 44 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:194 D.5116 ] [194])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2243])) nsichneu.c:312 83 {*movsi_internal}
     (nil))
(insn 391 390 7171 44 (set (reg:SI 0 ax [orig:195 D.5116 ] [195])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:313 83 {*movsi_internal}
     (nil))
(insn 7171 391 393 44 (set (reg:SI 1 dx [orig:196 D.5116 ] [196])
        (plus:SI (reg:SI 0 ax [orig:195 D.5116 ] [195])
            (const_int 2 [0x2]))) nsichneu.c:313 191 {*leasi}
     (nil))
(insn 393 7171 394 44 (set (reg:SI 0 ax [2244])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -100 [0xffffffffffffff9c])) [0 c+0 S4 A32])) nsichneu.c:313 83 {*movsi_internal}
     (nil))
(insn 394 393 395 44 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:196 D.5116 ] [196])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2244])) nsichneu.c:313 83 {*movsi_internal}
     (nil))
(insn 395 394 396 44 (set (reg:SI 0 ax [orig:197 D.5116 ] [197])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:314 83 {*movsi_internal}
     (nil))
(insn 396 395 397 44 (parallel [
            (set (reg:SI 0 ax [orig:198 D.5116 ] [198])
                (plus:SI (reg:SI 0 ax [orig:197 D.5116 ] [197])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:314 197 {*addsi_1}
     (nil))
(insn 397 396 398 44 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:198 D.5116 ] [198])) nsichneu.c:314 83 {*movsi_internal}
     (nil))
(code_label 398 397 399 45 12 "" [5 uses])
(note 399 398 400 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 45 (set (reg:SI 0 ax [orig:199 D.5116 ] [199])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:321 83 {*movsi_internal}
     (nil))
(insn 401 400 402 45 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:199 D.5116 ] [199])
            (const_int 3 [0x3]))) nsichneu.c:321 7 {*cmpsi_1}
     (nil))
(jump_insn 402 401 403 45 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 452)
            (pc))) nsichneu.c:321 495 {*jcc_1}
     (nil)
 -> 452)
(note 403 402 404 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 404 403 405 46 (set (reg:SI 0 ax [orig:200 D.5116 ] [200])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:322 83 {*movsi_internal}
     (nil))
(insn 405 404 406 46 (parallel [
            (set (reg:SI 0 ax [orig:201 D.5116 ] [201])
                (plus:SI (reg:SI 0 ax [orig:200 D.5116 ] [200])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:322 197 {*addsi_1}
     (nil))
(insn 406 405 407 46 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:201 D.5116 ] [201])
            (const_int 6 [0x6]))) nsichneu.c:321 7 {*cmpsi_1}
     (nil))
(jump_insn 407 406 408 46 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 452)
            (pc))) nsichneu.c:321 495 {*jcc_1}
     (nil)
 -> 452)
(note 408 407 409 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 409 408 410 47 (set (reg:SI 1 dx [orig:202 D.5117 ] [202])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:323 83 {*movsi_internal}
     (nil))
(insn 410 409 411 47 (set (reg:SI 0 ax [orig:203 D.5117 ] [203])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:323 83 {*movsi_internal}
     (nil))
(insn 411 410 412 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:202 D.5117 ] [202])
            (reg:SI 0 ax [orig:203 D.5117 ] [203]))) nsichneu.c:322 7 {*cmpsi_1}
     (nil))
(jump_insn 412 411 413 47 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 452)
            (pc))) nsichneu.c:322 495 {*jcc_1}
     (nil)
 -> 452)
(note 413 412 414 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 414 413 415 48 (set (reg:SI 1 dx [orig:204 D.5117 ] [204])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:324 83 {*movsi_internal}
     (nil))
(insn 415 414 416 48 (set (reg:SI 0 ax [orig:205 D.5117 ] [205])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:324 83 {*movsi_internal}
     (nil))
(insn 416 415 417 48 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:204 D.5117 ] [204])
            (reg:SI 0 ax [orig:205 D.5117 ] [205]))) nsichneu.c:323 7 {*cmpsi_1}
     (nil))
(jump_insn 417 416 418 48 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 452)
            (pc))) nsichneu.c:323 495 {*jcc_1}
     (nil)
 -> 452)
(note 418 417 419 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 419 418 420 49 (set (reg:SI 0 ax [2245])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:329 83 {*movsi_internal}
     (nil))
(insn 420 419 421 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2245])) nsichneu.c:329 83 {*movsi_internal}
     (nil))
(insn 421 420 422 49 (set (reg:SI 0 ax [2246])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:330 83 {*movsi_internal}
     (nil))
(insn 422 421 423 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2246])) nsichneu.c:330 83 {*movsi_internal}
     (nil))
(insn 423 422 424 49 (set (reg:SI 0 ax [2247])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 b+0 S4 A32])) nsichneu.c:333 83 {*movsi_internal}
     (nil))
(insn 424 423 425 49 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2247])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -104 [0xffffffffffffff98])) [0 a+0 S4 A32]))) nsichneu.c:333 7 {*cmpsi_1}
     (nil))
(jump_insn 425 424 426 49 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 452)
            (pc))) nsichneu.c:333 495 {*jcc_1}
     (nil)
 -> 452)
(note 426 425 427 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 427 426 428 50 (set (reg:SI 0 ax [orig:206 D.5116 ] [206])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:336 83 {*movsi_internal}
     (nil))
(insn 428 427 429 50 (parallel [
            (set (reg:SI 0 ax [orig:207 D.5116 ] [207])
                (plus:SI (reg:SI 0 ax [orig:206 D.5116 ] [206])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:336 197 {*addsi_1}
     (nil))
(insn 429 428 434 50 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:207 D.5116 ] [207])) nsichneu.c:336 83 {*movsi_internal}
     (nil))
(insn 434 429 435 50 (set (reg:SI 1 dx [2252])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 a+0 S4 A32])) nsichneu.c:339 83 {*movsi_internal}
     (nil))
(insn 435 434 436 50 (set (reg:SI 0 ax [2253])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 b+0 S4 A32])) nsichneu.c:339 83 {*movsi_internal}
     (nil))
(insn 436 435 437 50 (parallel [
            (set (reg:SI 0 ax [2251])
                (plus:SI (reg:SI 0 ax [2253])
                    (reg:SI 1 dx [2252])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:339 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -104 [0xffffffffffffff98])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -108 [0xffffffffffffff94])) [0 b+0 S4 A32]))
        (nil)))
(insn 437 436 438 50 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2251])) nsichneu.c:339 83 {*movsi_internal}
     (nil))
(insn 438 437 439 50 (set (reg:SI 0 ax [orig:208 D.5116 ] [208])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:342 83 {*movsi_internal}
     (nil))
(insn 439 438 440 50 (set (reg:SI 1 dx [2254])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -104 [0xffffffffffffff98])) [0 a+0 S4 A32])) nsichneu.c:342 83 {*movsi_internal}
     (nil))
(insn 440 439 441 50 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:208 D.5116 ] [208])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2254])) nsichneu.c:342 83 {*movsi_internal}
     (nil))
(insn 441 440 7168 50 (set (reg:SI 0 ax [orig:209 D.5116 ] [209])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:343 83 {*movsi_internal}
     (nil))
(insn 7168 441 443 50 (set (reg:SI 1 dx [orig:210 D.5116 ] [210])
        (plus:SI (reg:SI 0 ax [orig:209 D.5116 ] [209])
            (const_int 1 [0x1]))) nsichneu.c:343 191 {*leasi}
     (nil))
(insn 443 7168 444 50 (set (reg:SI 0 ax [2255])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -108 [0xffffffffffffff94])) [0 b+0 S4 A32])) nsichneu.c:343 83 {*movsi_internal}
     (nil))
(insn 444 443 445 50 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:210 D.5116 ] [210])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2255])) nsichneu.c:343 83 {*movsi_internal}
     (nil))
(insn 445 444 7169 50 (set (reg:SI 0 ax [orig:211 D.5116 ] [211])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:344 83 {*movsi_internal}
     (nil))
(insn 7169 445 447 50 (set (reg:SI 1 dx [orig:212 D.5116 ] [212])
        (plus:SI (reg:SI 0 ax [orig:211 D.5116 ] [211])
            (const_int 2 [0x2]))) nsichneu.c:344 191 {*leasi}
     (nil))
(insn 447 7169 448 50 (set (reg:SI 0 ax [2256])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -112 [0xffffffffffffff90])) [0 c+0 S4 A32])) nsichneu.c:344 83 {*movsi_internal}
     (nil))
(insn 448 447 449 50 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:212 D.5116 ] [212])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2256])) nsichneu.c:344 83 {*movsi_internal}
     (nil))
(insn 449 448 450 50 (set (reg:SI 0 ax [orig:213 D.5116 ] [213])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:345 83 {*movsi_internal}
     (nil))
(insn 450 449 451 50 (parallel [
            (set (reg:SI 0 ax [orig:214 D.5116 ] [214])
                (plus:SI (reg:SI 0 ax [orig:213 D.5116 ] [213])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:345 197 {*addsi_1}
     (nil))
(insn 451 450 452 50 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:214 D.5116 ] [214])) nsichneu.c:345 83 {*movsi_internal}
     (nil))
(code_label 452 451 453 51 13 "" [5 uses])
(note 453 452 454 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 454 453 455 51 (set (reg:SI 0 ax [orig:215 D.5116 ] [215])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:352 83 {*movsi_internal}
     (nil))
(insn 455 454 456 51 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:215 D.5116 ] [215])
            (const_int 3 [0x3]))) nsichneu.c:352 7 {*cmpsi_1}
     (nil))
(jump_insn 456 455 457 51 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) nsichneu.c:352 495 {*jcc_1}
     (nil)
 -> 506)
(note 457 456 458 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 458 457 459 52 (set (reg:SI 0 ax [orig:216 D.5116 ] [216])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:353 83 {*movsi_internal}
     (nil))
(insn 459 458 460 52 (parallel [
            (set (reg:SI 0 ax [orig:217 D.5116 ] [217])
                (plus:SI (reg:SI 0 ax [orig:216 D.5116 ] [216])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:353 197 {*addsi_1}
     (nil))
(insn 460 459 461 52 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:217 D.5116 ] [217])
            (const_int 6 [0x6]))) nsichneu.c:352 7 {*cmpsi_1}
     (nil))
(jump_insn 461 460 462 52 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) nsichneu.c:352 495 {*jcc_1}
     (nil)
 -> 506)
(note 462 461 463 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 463 462 464 53 (set (reg:SI 1 dx [orig:218 D.5117 ] [218])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:354 83 {*movsi_internal}
     (nil))
(insn 464 463 465 53 (set (reg:SI 0 ax [orig:219 D.5117 ] [219])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:354 83 {*movsi_internal}
     (nil))
(insn 465 464 466 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:218 D.5117 ] [218])
            (reg:SI 0 ax [orig:219 D.5117 ] [219]))) nsichneu.c:353 7 {*cmpsi_1}
     (nil))
(jump_insn 466 465 467 53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) nsichneu.c:353 495 {*jcc_1}
     (nil)
 -> 506)
(note 467 466 468 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 468 467 469 54 (set (reg:SI 1 dx [orig:220 D.5117 ] [220])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:355 83 {*movsi_internal}
     (nil))
(insn 469 468 470 54 (set (reg:SI 0 ax [orig:221 D.5117 ] [221])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:355 83 {*movsi_internal}
     (nil))
(insn 470 469 471 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:220 D.5117 ] [220])
            (reg:SI 0 ax [orig:221 D.5117 ] [221]))) nsichneu.c:354 7 {*cmpsi_1}
     (nil))
(jump_insn 471 470 472 54 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) nsichneu.c:354 495 {*jcc_1}
     (nil)
 -> 506)
(note 472 471 473 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 473 472 474 55 (set (reg:SI 0 ax [2257])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:360 83 {*movsi_internal}
     (nil))
(insn 474 473 475 55 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2257])) nsichneu.c:360 83 {*movsi_internal}
     (nil))
(insn 475 474 476 55 (set (reg:SI 0 ax [2258])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:361 83 {*movsi_internal}
     (nil))
(insn 476 475 477 55 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2258])) nsichneu.c:361 83 {*movsi_internal}
     (nil))
(insn 477 476 478 55 (set (reg:SI 0 ax [2259])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 b+0 S4 A32])) nsichneu.c:364 83 {*movsi_internal}
     (nil))
(insn 478 477 479 55 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2259])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -116 [0xffffffffffffff8c])) [0 a+0 S4 A32]))) nsichneu.c:364 7 {*cmpsi_1}
     (nil))
(jump_insn 479 478 480 55 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 506)
            (pc))) nsichneu.c:364 495 {*jcc_1}
     (nil)
 -> 506)
(note 480 479 481 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 481 480 482 56 (set (reg:SI 0 ax [orig:222 D.5116 ] [222])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:367 83 {*movsi_internal}
     (nil))
(insn 482 481 483 56 (parallel [
            (set (reg:SI 0 ax [orig:223 D.5116 ] [223])
                (plus:SI (reg:SI 0 ax [orig:222 D.5116 ] [222])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:367 197 {*addsi_1}
     (nil))
(insn 483 482 488 56 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:223 D.5116 ] [223])) nsichneu.c:367 83 {*movsi_internal}
     (nil))
(insn 488 483 489 56 (set (reg:SI 1 dx [2264])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 a+0 S4 A32])) nsichneu.c:370 83 {*movsi_internal}
     (nil))
(insn 489 488 490 56 (set (reg:SI 0 ax [2265])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 b+0 S4 A32])) nsichneu.c:370 83 {*movsi_internal}
     (nil))
(insn 490 489 491 56 (parallel [
            (set (reg:SI 0 ax [2263])
                (plus:SI (reg:SI 0 ax [2265])
                    (reg:SI 1 dx [2264])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:370 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -116 [0xffffffffffffff8c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -120 [0xffffffffffffff88])) [0 b+0 S4 A32]))
        (nil)))
(insn 491 490 492 56 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -124 [0xffffffffffffff84])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2263])) nsichneu.c:370 83 {*movsi_internal}
     (nil))
(insn 492 491 493 56 (set (reg:SI 0 ax [orig:224 D.5116 ] [224])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:373 83 {*movsi_internal}
     (nil))
(insn 493 492 494 56 (set (reg:SI 1 dx [2266])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -116 [0xffffffffffffff8c])) [0 a+0 S4 A32])) nsichneu.c:373 83 {*movsi_internal}
     (nil))
(insn 494 493 495 56 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:224 D.5116 ] [224])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2266])) nsichneu.c:373 83 {*movsi_internal}
     (nil))
(insn 495 494 7166 56 (set (reg:SI 0 ax [orig:225 D.5116 ] [225])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:374 83 {*movsi_internal}
     (nil))
(insn 7166 495 497 56 (set (reg:SI 1 dx [orig:226 D.5116 ] [226])
        (plus:SI (reg:SI 0 ax [orig:225 D.5116 ] [225])
            (const_int 1 [0x1]))) nsichneu.c:374 191 {*leasi}
     (nil))
(insn 497 7166 498 56 (set (reg:SI 0 ax [2267])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -120 [0xffffffffffffff88])) [0 b+0 S4 A32])) nsichneu.c:374 83 {*movsi_internal}
     (nil))
(insn 498 497 499 56 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:226 D.5116 ] [226])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2267])) nsichneu.c:374 83 {*movsi_internal}
     (nil))
(insn 499 498 7167 56 (set (reg:SI 0 ax [orig:227 D.5116 ] [227])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:375 83 {*movsi_internal}
     (nil))
(insn 7167 499 501 56 (set (reg:SI 1 dx [orig:228 D.5116 ] [228])
        (plus:SI (reg:SI 0 ax [orig:227 D.5116 ] [227])
            (const_int 2 [0x2]))) nsichneu.c:375 191 {*leasi}
     (nil))
(insn 501 7167 502 56 (set (reg:SI 0 ax [2268])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -124 [0xffffffffffffff84])) [0 c+0 S4 A32])) nsichneu.c:375 83 {*movsi_internal}
     (nil))
(insn 502 501 503 56 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:228 D.5116 ] [228])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2268])) nsichneu.c:375 83 {*movsi_internal}
     (nil))
(insn 503 502 504 56 (set (reg:SI 0 ax [orig:229 D.5116 ] [229])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:376 83 {*movsi_internal}
     (nil))
(insn 504 503 505 56 (parallel [
            (set (reg:SI 0 ax [orig:230 D.5116 ] [230])
                (plus:SI (reg:SI 0 ax [orig:229 D.5116 ] [229])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:376 197 {*addsi_1}
     (nil))
(insn 505 504 506 56 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:230 D.5116 ] [230])) nsichneu.c:376 83 {*movsi_internal}
     (nil))
(code_label 506 505 507 57 14 "" [5 uses])
(note 507 506 508 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 508 507 509 57 (set (reg:SI 0 ax [orig:231 D.5116 ] [231])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:383 83 {*movsi_internal}
     (nil))
(insn 509 508 510 57 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:231 D.5116 ] [231])
            (const_int 3 [0x3]))) nsichneu.c:383 7 {*cmpsi_1}
     (nil))
(jump_insn 510 509 511 57 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 560)
            (pc))) nsichneu.c:383 495 {*jcc_1}
     (nil)
 -> 560)
(note 511 510 512 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 512 511 513 58 (set (reg:SI 0 ax [orig:232 D.5116 ] [232])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:384 83 {*movsi_internal}
     (nil))
(insn 513 512 514 58 (parallel [
            (set (reg:SI 0 ax [orig:233 D.5116 ] [233])
                (plus:SI (reg:SI 0 ax [orig:232 D.5116 ] [232])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:384 197 {*addsi_1}
     (nil))
(insn 514 513 515 58 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:233 D.5116 ] [233])
            (const_int 6 [0x6]))) nsichneu.c:383 7 {*cmpsi_1}
     (nil))
(jump_insn 515 514 516 58 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 560)
            (pc))) nsichneu.c:383 495 {*jcc_1}
     (nil)
 -> 560)
(note 516 515 517 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 517 516 518 59 (set (reg:SI 1 dx [orig:234 D.5117 ] [234])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:385 83 {*movsi_internal}
     (nil))
(insn 518 517 519 59 (set (reg:SI 0 ax [orig:235 D.5117 ] [235])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:385 83 {*movsi_internal}
     (nil))
(insn 519 518 520 59 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:234 D.5117 ] [234])
            (reg:SI 0 ax [orig:235 D.5117 ] [235]))) nsichneu.c:384 7 {*cmpsi_1}
     (nil))
(jump_insn 520 519 521 59 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 560)
            (pc))) nsichneu.c:384 495 {*jcc_1}
     (nil)
 -> 560)
(note 521 520 522 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 522 521 523 60 (set (reg:SI 1 dx [orig:236 D.5117 ] [236])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:386 83 {*movsi_internal}
     (nil))
(insn 523 522 524 60 (set (reg:SI 0 ax [orig:237 D.5117 ] [237])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:386 83 {*movsi_internal}
     (nil))
(insn 524 523 525 60 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:236 D.5117 ] [236])
            (reg:SI 0 ax [orig:237 D.5117 ] [237]))) nsichneu.c:385 7 {*cmpsi_1}
     (nil))
(jump_insn 525 524 526 60 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 560)
            (pc))) nsichneu.c:385 495 {*jcc_1}
     (nil)
 -> 560)
(note 526 525 527 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 527 526 528 61 (set (reg:SI 0 ax [2269])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:391 83 {*movsi_internal}
     (nil))
(insn 528 527 529 61 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2269])) nsichneu.c:391 83 {*movsi_internal}
     (nil))
(insn 529 528 530 61 (set (reg:SI 0 ax [2270])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:392 83 {*movsi_internal}
     (nil))
(insn 530 529 531 61 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2270])) nsichneu.c:392 83 {*movsi_internal}
     (nil))
(insn 531 530 532 61 (set (reg:SI 0 ax [2271])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [0 b+0 S4 A32])) nsichneu.c:395 83 {*movsi_internal}
     (nil))
(insn 532 531 533 61 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2271])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -128 [0xffffffffffffff80])) [0 a+0 S4 A32]))) nsichneu.c:395 7 {*cmpsi_1}
     (nil))
(jump_insn 533 532 534 61 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 560)
            (pc))) nsichneu.c:395 495 {*jcc_1}
     (nil)
 -> 560)
(note 534 533 535 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 535 534 536 62 (set (reg:SI 0 ax [orig:238 D.5116 ] [238])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:398 83 {*movsi_internal}
     (nil))
(insn 536 535 537 62 (parallel [
            (set (reg:SI 0 ax [orig:239 D.5116 ] [239])
                (plus:SI (reg:SI 0 ax [orig:238 D.5116 ] [238])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:398 197 {*addsi_1}
     (nil))
(insn 537 536 542 62 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:239 D.5116 ] [239])) nsichneu.c:398 83 {*movsi_internal}
     (nil))
(insn 542 537 543 62 (set (reg:SI 1 dx [2276])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 a+0 S4 A32])) nsichneu.c:401 83 {*movsi_internal}
     (nil))
(insn 543 542 544 62 (set (reg:SI 0 ax [2277])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [0 b+0 S4 A32])) nsichneu.c:401 83 {*movsi_internal}
     (nil))
(insn 544 543 545 62 (parallel [
            (set (reg:SI 0 ax [2275])
                (plus:SI (reg:SI 0 ax [2277])
                    (reg:SI 1 dx [2276])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:401 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -128 [0xffffffffffffff80])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -132 [0xffffffffffffff7c])) [0 b+0 S4 A32]))
        (nil)))
(insn 545 544 546 62 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2275])) nsichneu.c:401 83 {*movsi_internal}
     (nil))
(insn 546 545 547 62 (set (reg:SI 0 ax [orig:240 D.5116 ] [240])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:404 83 {*movsi_internal}
     (nil))
(insn 547 546 548 62 (set (reg:SI 1 dx [2278])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -128 [0xffffffffffffff80])) [0 a+0 S4 A32])) nsichneu.c:404 83 {*movsi_internal}
     (nil))
(insn 548 547 549 62 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:240 D.5116 ] [240])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2278])) nsichneu.c:404 83 {*movsi_internal}
     (nil))
(insn 549 548 7164 62 (set (reg:SI 0 ax [orig:241 D.5116 ] [241])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:405 83 {*movsi_internal}
     (nil))
(insn 7164 549 551 62 (set (reg:SI 1 dx [orig:242 D.5116 ] [242])
        (plus:SI (reg:SI 0 ax [orig:241 D.5116 ] [241])
            (const_int 1 [0x1]))) nsichneu.c:405 191 {*leasi}
     (nil))
(insn 551 7164 552 62 (set (reg:SI 0 ax [2279])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -132 [0xffffffffffffff7c])) [0 b+0 S4 A32])) nsichneu.c:405 83 {*movsi_internal}
     (nil))
(insn 552 551 553 62 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:242 D.5116 ] [242])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2279])) nsichneu.c:405 83 {*movsi_internal}
     (nil))
(insn 553 552 7165 62 (set (reg:SI 0 ax [orig:243 D.5116 ] [243])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:406 83 {*movsi_internal}
     (nil))
(insn 7165 553 555 62 (set (reg:SI 1 dx [orig:244 D.5116 ] [244])
        (plus:SI (reg:SI 0 ax [orig:243 D.5116 ] [243])
            (const_int 2 [0x2]))) nsichneu.c:406 191 {*leasi}
     (nil))
(insn 555 7165 556 62 (set (reg:SI 0 ax [2280])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -136 [0xffffffffffffff78])) [0 c+0 S4 A32])) nsichneu.c:406 83 {*movsi_internal}
     (nil))
(insn 556 555 557 62 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:244 D.5116 ] [244])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2280])) nsichneu.c:406 83 {*movsi_internal}
     (nil))
(insn 557 556 558 62 (set (reg:SI 0 ax [orig:245 D.5116 ] [245])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:407 83 {*movsi_internal}
     (nil))
(insn 558 557 559 62 (parallel [
            (set (reg:SI 0 ax [orig:246 D.5116 ] [246])
                (plus:SI (reg:SI 0 ax [orig:245 D.5116 ] [245])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:407 197 {*addsi_1}
     (nil))
(insn 559 558 560 62 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:246 D.5116 ] [246])) nsichneu.c:407 83 {*movsi_internal}
     (nil))
(code_label 560 559 561 63 15 "" [5 uses])
(note 561 560 562 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 562 561 563 63 (set (reg:SI 0 ax [orig:247 D.5116 ] [247])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:414 83 {*movsi_internal}
     (nil))
(insn 563 562 564 63 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:247 D.5116 ] [247])
            (const_int 3 [0x3]))) nsichneu.c:414 7 {*cmpsi_1}
     (nil))
(jump_insn 564 563 565 63 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) nsichneu.c:414 495 {*jcc_1}
     (nil)
 -> 614)
(note 565 564 566 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 567 64 (set (reg:SI 0 ax [orig:248 D.5116 ] [248])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:415 83 {*movsi_internal}
     (nil))
(insn 567 566 568 64 (parallel [
            (set (reg:SI 0 ax [orig:249 D.5116 ] [249])
                (plus:SI (reg:SI 0 ax [orig:248 D.5116 ] [248])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:415 197 {*addsi_1}
     (nil))
(insn 568 567 569 64 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:249 D.5116 ] [249])
            (const_int 6 [0x6]))) nsichneu.c:414 7 {*cmpsi_1}
     (nil))
(jump_insn 569 568 570 64 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) nsichneu.c:414 495 {*jcc_1}
     (nil)
 -> 614)
(note 570 569 571 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 571 570 572 65 (set (reg:SI 1 dx [orig:250 D.5117 ] [250])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:416 83 {*movsi_internal}
     (nil))
(insn 572 571 573 65 (set (reg:SI 0 ax [orig:251 D.5117 ] [251])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:416 83 {*movsi_internal}
     (nil))
(insn 573 572 574 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:250 D.5117 ] [250])
            (reg:SI 0 ax [orig:251 D.5117 ] [251]))) nsichneu.c:415 7 {*cmpsi_1}
     (nil))
(jump_insn 574 573 575 65 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) nsichneu.c:415 495 {*jcc_1}
     (nil)
 -> 614)
(note 575 574 576 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 576 575 577 66 (set (reg:SI 1 dx [orig:252 D.5117 ] [252])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:417 83 {*movsi_internal}
     (nil))
(insn 577 576 578 66 (set (reg:SI 0 ax [orig:253 D.5117 ] [253])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:417 83 {*movsi_internal}
     (nil))
(insn 578 577 579 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:252 D.5117 ] [252])
            (reg:SI 0 ax [orig:253 D.5117 ] [253]))) nsichneu.c:416 7 {*cmpsi_1}
     (nil))
(jump_insn 579 578 580 66 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) nsichneu.c:416 495 {*jcc_1}
     (nil)
 -> 614)
(note 580 579 581 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 581 580 582 67 (set (reg:SI 0 ax [2281])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:422 83 {*movsi_internal}
     (nil))
(insn 582 581 583 67 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -140 [0xffffffffffffff74])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2281])) nsichneu.c:422 83 {*movsi_internal}
     (nil))
(insn 583 582 584 67 (set (reg:SI 0 ax [2282])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:423 83 {*movsi_internal}
     (nil))
(insn 584 583 585 67 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2282])) nsichneu.c:423 83 {*movsi_internal}
     (nil))
(insn 585 584 586 67 (set (reg:SI 0 ax [2283])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 b+0 S4 A32])) nsichneu.c:426 83 {*movsi_internal}
     (nil))
(insn 586 585 587 67 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2283])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -140 [0xffffffffffffff74])) [0 a+0 S4 A32]))) nsichneu.c:426 7 {*cmpsi_1}
     (nil))
(jump_insn 587 586 588 67 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) nsichneu.c:426 495 {*jcc_1}
     (nil)
 -> 614)
(note 588 587 589 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 589 588 590 68 (set (reg:SI 0 ax [orig:254 D.5116 ] [254])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:429 83 {*movsi_internal}
     (nil))
(insn 590 589 591 68 (parallel [
            (set (reg:SI 0 ax [orig:255 D.5116 ] [255])
                (plus:SI (reg:SI 0 ax [orig:254 D.5116 ] [254])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:429 197 {*addsi_1}
     (nil))
(insn 591 590 596 68 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:255 D.5116 ] [255])) nsichneu.c:429 83 {*movsi_internal}
     (nil))
(insn 596 591 597 68 (set (reg:SI 1 dx [2288])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -140 [0xffffffffffffff74])) [0 a+0 S4 A32])) nsichneu.c:432 83 {*movsi_internal}
     (nil))
(insn 597 596 598 68 (set (reg:SI 0 ax [2289])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 b+0 S4 A32])) nsichneu.c:432 83 {*movsi_internal}
     (nil))
(insn 598 597 599 68 (parallel [
            (set (reg:SI 0 ax [2287])
                (plus:SI (reg:SI 0 ax [2289])
                    (reg:SI 1 dx [2288])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:432 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -140 [0xffffffffffffff74])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -144 [0xffffffffffffff70])) [0 b+0 S4 A32]))
        (nil)))
(insn 599 598 600 68 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -148 [0xffffffffffffff6c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2287])) nsichneu.c:432 83 {*movsi_internal}
     (nil))
(insn 600 599 601 68 (set (reg:SI 0 ax [orig:256 D.5116 ] [256])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:435 83 {*movsi_internal}
     (nil))
(insn 601 600 602 68 (set (reg:SI 1 dx [2290])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -140 [0xffffffffffffff74])) [0 a+0 S4 A32])) nsichneu.c:435 83 {*movsi_internal}
     (nil))
(insn 602 601 603 68 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:256 D.5116 ] [256])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2290])) nsichneu.c:435 83 {*movsi_internal}
     (nil))
(insn 603 602 7162 68 (set (reg:SI 0 ax [orig:257 D.5116 ] [257])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:436 83 {*movsi_internal}
     (nil))
(insn 7162 603 605 68 (set (reg:SI 1 dx [orig:258 D.5116 ] [258])
        (plus:SI (reg:SI 0 ax [orig:257 D.5116 ] [257])
            (const_int 1 [0x1]))) nsichneu.c:436 191 {*leasi}
     (nil))
(insn 605 7162 606 68 (set (reg:SI 0 ax [2291])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -144 [0xffffffffffffff70])) [0 b+0 S4 A32])) nsichneu.c:436 83 {*movsi_internal}
     (nil))
(insn 606 605 607 68 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:258 D.5116 ] [258])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2291])) nsichneu.c:436 83 {*movsi_internal}
     (nil))
(insn 607 606 7163 68 (set (reg:SI 0 ax [orig:259 D.5116 ] [259])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:437 83 {*movsi_internal}
     (nil))
(insn 7163 607 609 68 (set (reg:SI 1 dx [orig:260 D.5116 ] [260])
        (plus:SI (reg:SI 0 ax [orig:259 D.5116 ] [259])
            (const_int 2 [0x2]))) nsichneu.c:437 191 {*leasi}
     (nil))
(insn 609 7163 610 68 (set (reg:SI 0 ax [2292])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -148 [0xffffffffffffff6c])) [0 c+0 S4 A32])) nsichneu.c:437 83 {*movsi_internal}
     (nil))
(insn 610 609 611 68 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:260 D.5116 ] [260])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2292])) nsichneu.c:437 83 {*movsi_internal}
     (nil))
(insn 611 610 612 68 (set (reg:SI 0 ax [orig:261 D.5116 ] [261])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:438 83 {*movsi_internal}
     (nil))
(insn 612 611 613 68 (parallel [
            (set (reg:SI 0 ax [orig:262 D.5116 ] [262])
                (plus:SI (reg:SI 0 ax [orig:261 D.5116 ] [261])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:438 197 {*addsi_1}
     (nil))
(insn 613 612 614 68 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:262 D.5116 ] [262])) nsichneu.c:438 83 {*movsi_internal}
     (nil))
(code_label 614 613 615 69 16 "" [5 uses])
(note 615 614 616 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 616 615 617 69 (set (reg:SI 0 ax [orig:263 D.5116 ] [263])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:445 83 {*movsi_internal}
     (nil))
(insn 617 616 618 69 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:263 D.5116 ] [263])
            (const_int 3 [0x3]))) nsichneu.c:445 7 {*cmpsi_1}
     (nil))
(jump_insn 618 617 619 69 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 668)
            (pc))) nsichneu.c:445 495 {*jcc_1}
     (nil)
 -> 668)
(note 619 618 620 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 620 619 621 70 (set (reg:SI 0 ax [orig:264 D.5116 ] [264])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:446 83 {*movsi_internal}
     (nil))
(insn 621 620 622 70 (parallel [
            (set (reg:SI 0 ax [orig:265 D.5116 ] [265])
                (plus:SI (reg:SI 0 ax [orig:264 D.5116 ] [264])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:446 197 {*addsi_1}
     (nil))
(insn 622 621 623 70 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:265 D.5116 ] [265])
            (const_int 6 [0x6]))) nsichneu.c:445 7 {*cmpsi_1}
     (nil))
(jump_insn 623 622 624 70 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 668)
            (pc))) nsichneu.c:445 495 {*jcc_1}
     (nil)
 -> 668)
(note 624 623 625 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 625 624 626 71 (set (reg:SI 1 dx [orig:266 D.5117 ] [266])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:447 83 {*movsi_internal}
     (nil))
(insn 626 625 627 71 (set (reg:SI 0 ax [orig:267 D.5117 ] [267])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:447 83 {*movsi_internal}
     (nil))
(insn 627 626 628 71 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:266 D.5117 ] [266])
            (reg:SI 0 ax [orig:267 D.5117 ] [267]))) nsichneu.c:446 7 {*cmpsi_1}
     (nil))
(jump_insn 628 627 629 71 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 668)
            (pc))) nsichneu.c:446 495 {*jcc_1}
     (nil)
 -> 668)
(note 629 628 630 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 630 629 631 72 (set (reg:SI 1 dx [orig:268 D.5117 ] [268])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:448 83 {*movsi_internal}
     (nil))
(insn 631 630 632 72 (set (reg:SI 0 ax [orig:269 D.5117 ] [269])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:448 83 {*movsi_internal}
     (nil))
(insn 632 631 633 72 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:268 D.5117 ] [268])
            (reg:SI 0 ax [orig:269 D.5117 ] [269]))) nsichneu.c:447 7 {*cmpsi_1}
     (nil))
(jump_insn 633 632 634 72 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 668)
            (pc))) nsichneu.c:447 495 {*jcc_1}
     (nil)
 -> 668)
(note 634 633 635 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 635 634 636 73 (set (reg:SI 0 ax [2293])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:453 83 {*movsi_internal}
     (nil))
(insn 636 635 637 73 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2293])) nsichneu.c:453 83 {*movsi_internal}
     (nil))
(insn 637 636 638 73 (set (reg:SI 0 ax [2294])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:454 83 {*movsi_internal}
     (nil))
(insn 638 637 639 73 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2294])) nsichneu.c:454 83 {*movsi_internal}
     (nil))
(insn 639 638 640 73 (set (reg:SI 0 ax [2295])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [0 b+0 S4 A32])) nsichneu.c:457 83 {*movsi_internal}
     (nil))
(insn 640 639 641 73 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2295])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -152 [0xffffffffffffff68])) [0 a+0 S4 A32]))) nsichneu.c:457 7 {*cmpsi_1}
     (nil))
(jump_insn 641 640 642 73 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 668)
            (pc))) nsichneu.c:457 495 {*jcc_1}
     (nil)
 -> 668)
(note 642 641 643 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 643 642 644 74 (set (reg:SI 0 ax [orig:270 D.5116 ] [270])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:460 83 {*movsi_internal}
     (nil))
(insn 644 643 645 74 (parallel [
            (set (reg:SI 0 ax [orig:271 D.5116 ] [271])
                (plus:SI (reg:SI 0 ax [orig:270 D.5116 ] [270])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:460 197 {*addsi_1}
     (nil))
(insn 645 644 650 74 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:271 D.5116 ] [271])) nsichneu.c:460 83 {*movsi_internal}
     (nil))
(insn 650 645 651 74 (set (reg:SI 1 dx [2300])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 a+0 S4 A32])) nsichneu.c:463 83 {*movsi_internal}
     (nil))
(insn 651 650 652 74 (set (reg:SI 0 ax [2301])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [0 b+0 S4 A32])) nsichneu.c:463 83 {*movsi_internal}
     (nil))
(insn 652 651 653 74 (parallel [
            (set (reg:SI 0 ax [2299])
                (plus:SI (reg:SI 0 ax [2301])
                    (reg:SI 1 dx [2300])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:463 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -152 [0xffffffffffffff68])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -156 [0xffffffffffffff64])) [0 b+0 S4 A32]))
        (nil)))
(insn 653 652 654 74 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2299])) nsichneu.c:463 83 {*movsi_internal}
     (nil))
(insn 654 653 655 74 (set (reg:SI 0 ax [orig:272 D.5116 ] [272])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:466 83 {*movsi_internal}
     (nil))
(insn 655 654 656 74 (set (reg:SI 1 dx [2302])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -152 [0xffffffffffffff68])) [0 a+0 S4 A32])) nsichneu.c:466 83 {*movsi_internal}
     (nil))
(insn 656 655 657 74 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:272 D.5116 ] [272])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2302])) nsichneu.c:466 83 {*movsi_internal}
     (nil))
(insn 657 656 7160 74 (set (reg:SI 0 ax [orig:273 D.5116 ] [273])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:467 83 {*movsi_internal}
     (nil))
(insn 7160 657 659 74 (set (reg:SI 1 dx [orig:274 D.5116 ] [274])
        (plus:SI (reg:SI 0 ax [orig:273 D.5116 ] [273])
            (const_int 1 [0x1]))) nsichneu.c:467 191 {*leasi}
     (nil))
(insn 659 7160 660 74 (set (reg:SI 0 ax [2303])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -156 [0xffffffffffffff64])) [0 b+0 S4 A32])) nsichneu.c:467 83 {*movsi_internal}
     (nil))
(insn 660 659 661 74 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:274 D.5116 ] [274])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2303])) nsichneu.c:467 83 {*movsi_internal}
     (nil))
(insn 661 660 7161 74 (set (reg:SI 0 ax [orig:275 D.5116 ] [275])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:468 83 {*movsi_internal}
     (nil))
(insn 7161 661 663 74 (set (reg:SI 1 dx [orig:276 D.5116 ] [276])
        (plus:SI (reg:SI 0 ax [orig:275 D.5116 ] [275])
            (const_int 2 [0x2]))) nsichneu.c:468 191 {*leasi}
     (nil))
(insn 663 7161 664 74 (set (reg:SI 0 ax [2304])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -160 [0xffffffffffffff60])) [0 c+0 S4 A32])) nsichneu.c:468 83 {*movsi_internal}
     (nil))
(insn 664 663 665 74 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:276 D.5116 ] [276])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2304])) nsichneu.c:468 83 {*movsi_internal}
     (nil))
(insn 665 664 666 74 (set (reg:SI 0 ax [orig:277 D.5116 ] [277])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:469 83 {*movsi_internal}
     (nil))
(insn 666 665 667 74 (parallel [
            (set (reg:SI 0 ax [orig:278 D.5116 ] [278])
                (plus:SI (reg:SI 0 ax [orig:277 D.5116 ] [277])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:469 197 {*addsi_1}
     (nil))
(insn 667 666 668 74 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:278 D.5116 ] [278])) nsichneu.c:469 83 {*movsi_internal}
     (nil))
(code_label 668 667 669 75 17 "" [5 uses])
(note 669 668 670 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 670 669 671 75 (set (reg:SI 0 ax [orig:279 D.5116 ] [279])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:476 83 {*movsi_internal}
     (nil))
(insn 671 670 672 75 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:279 D.5116 ] [279])
            (const_int 3 [0x3]))) nsichneu.c:476 7 {*cmpsi_1}
     (nil))
(jump_insn 672 671 673 75 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 722)
            (pc))) nsichneu.c:476 495 {*jcc_1}
     (nil)
 -> 722)
(note 673 672 674 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 674 673 675 76 (set (reg:SI 0 ax [orig:280 D.5116 ] [280])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:477 83 {*movsi_internal}
     (nil))
(insn 675 674 676 76 (parallel [
            (set (reg:SI 0 ax [orig:281 D.5116 ] [281])
                (plus:SI (reg:SI 0 ax [orig:280 D.5116 ] [280])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:477 197 {*addsi_1}
     (nil))
(insn 676 675 677 76 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:281 D.5116 ] [281])
            (const_int 6 [0x6]))) nsichneu.c:476 7 {*cmpsi_1}
     (nil))
(jump_insn 677 676 678 76 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 722)
            (pc))) nsichneu.c:476 495 {*jcc_1}
     (nil)
 -> 722)
(note 678 677 679 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 679 678 680 77 (set (reg:SI 1 dx [orig:282 D.5117 ] [282])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:478 83 {*movsi_internal}
     (nil))
(insn 680 679 681 77 (set (reg:SI 0 ax [orig:283 D.5117 ] [283])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:478 83 {*movsi_internal}
     (nil))
(insn 681 680 682 77 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:282 D.5117 ] [282])
            (reg:SI 0 ax [orig:283 D.5117 ] [283]))) nsichneu.c:477 7 {*cmpsi_1}
     (nil))
(jump_insn 682 681 683 77 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 722)
            (pc))) nsichneu.c:477 495 {*jcc_1}
     (nil)
 -> 722)
(note 683 682 684 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(insn 684 683 685 78 (set (reg:SI 1 dx [orig:284 D.5117 ] [284])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:479 83 {*movsi_internal}
     (nil))
(insn 685 684 686 78 (set (reg:SI 0 ax [orig:285 D.5117 ] [285])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:479 83 {*movsi_internal}
     (nil))
(insn 686 685 687 78 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:284 D.5117 ] [284])
            (reg:SI 0 ax [orig:285 D.5117 ] [285]))) nsichneu.c:478 7 {*cmpsi_1}
     (nil))
(jump_insn 687 686 688 78 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 722)
            (pc))) nsichneu.c:478 495 {*jcc_1}
     (nil)
 -> 722)
(note 688 687 689 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 689 688 690 79 (set (reg:SI 0 ax [2305])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:484 83 {*movsi_internal}
     (nil))
(insn 690 689 691 79 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -164 [0xffffffffffffff5c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2305])) nsichneu.c:484 83 {*movsi_internal}
     (nil))
(insn 691 690 692 79 (set (reg:SI 0 ax [2306])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:485 83 {*movsi_internal}
     (nil))
(insn 692 691 693 79 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2306])) nsichneu.c:485 83 {*movsi_internal}
     (nil))
(insn 693 692 694 79 (set (reg:SI 0 ax [2307])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 b+0 S4 A32])) nsichneu.c:488 83 {*movsi_internal}
     (nil))
(insn 694 693 695 79 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2307])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -164 [0xffffffffffffff5c])) [0 a+0 S4 A32]))) nsichneu.c:488 7 {*cmpsi_1}
     (nil))
(jump_insn 695 694 696 79 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 722)
            (pc))) nsichneu.c:488 495 {*jcc_1}
     (nil)
 -> 722)
(note 696 695 697 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 697 696 698 80 (set (reg:SI 0 ax [orig:286 D.5116 ] [286])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:491 83 {*movsi_internal}
     (nil))
(insn 698 697 699 80 (parallel [
            (set (reg:SI 0 ax [orig:287 D.5116 ] [287])
                (plus:SI (reg:SI 0 ax [orig:286 D.5116 ] [286])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:491 197 {*addsi_1}
     (nil))
(insn 699 698 704 80 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:287 D.5116 ] [287])) nsichneu.c:491 83 {*movsi_internal}
     (nil))
(insn 704 699 705 80 (set (reg:SI 1 dx [2312])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -164 [0xffffffffffffff5c])) [0 a+0 S4 A32])) nsichneu.c:494 83 {*movsi_internal}
     (nil))
(insn 705 704 706 80 (set (reg:SI 0 ax [2313])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 b+0 S4 A32])) nsichneu.c:494 83 {*movsi_internal}
     (nil))
(insn 706 705 707 80 (parallel [
            (set (reg:SI 0 ax [2311])
                (plus:SI (reg:SI 0 ax [2313])
                    (reg:SI 1 dx [2312])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:494 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -164 [0xffffffffffffff5c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -168 [0xffffffffffffff58])) [0 b+0 S4 A32]))
        (nil)))
(insn 707 706 708 80 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2311])) nsichneu.c:494 83 {*movsi_internal}
     (nil))
(insn 708 707 709 80 (set (reg:SI 0 ax [orig:288 D.5116 ] [288])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:497 83 {*movsi_internal}
     (nil))
(insn 709 708 710 80 (set (reg:SI 1 dx [2314])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -164 [0xffffffffffffff5c])) [0 a+0 S4 A32])) nsichneu.c:497 83 {*movsi_internal}
     (nil))
(insn 710 709 711 80 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:288 D.5116 ] [288])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2314])) nsichneu.c:497 83 {*movsi_internal}
     (nil))
(insn 711 710 7158 80 (set (reg:SI 0 ax [orig:289 D.5116 ] [289])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:498 83 {*movsi_internal}
     (nil))
(insn 7158 711 713 80 (set (reg:SI 1 dx [orig:290 D.5116 ] [290])
        (plus:SI (reg:SI 0 ax [orig:289 D.5116 ] [289])
            (const_int 1 [0x1]))) nsichneu.c:498 191 {*leasi}
     (nil))
(insn 713 7158 714 80 (set (reg:SI 0 ax [2315])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -168 [0xffffffffffffff58])) [0 b+0 S4 A32])) nsichneu.c:498 83 {*movsi_internal}
     (nil))
(insn 714 713 715 80 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:290 D.5116 ] [290])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2315])) nsichneu.c:498 83 {*movsi_internal}
     (nil))
(insn 715 714 7159 80 (set (reg:SI 0 ax [orig:291 D.5116 ] [291])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:499 83 {*movsi_internal}
     (nil))
(insn 7159 715 717 80 (set (reg:SI 1 dx [orig:292 D.5116 ] [292])
        (plus:SI (reg:SI 0 ax [orig:291 D.5116 ] [291])
            (const_int 2 [0x2]))) nsichneu.c:499 191 {*leasi}
     (nil))
(insn 717 7159 718 80 (set (reg:SI 0 ax [2316])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -172 [0xffffffffffffff54])) [0 c+0 S4 A32])) nsichneu.c:499 83 {*movsi_internal}
     (nil))
(insn 718 717 719 80 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:292 D.5116 ] [292])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2316])) nsichneu.c:499 83 {*movsi_internal}
     (nil))
(insn 719 718 720 80 (set (reg:SI 0 ax [orig:293 D.5116 ] [293])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:500 83 {*movsi_internal}
     (nil))
(insn 720 719 721 80 (parallel [
            (set (reg:SI 0 ax [orig:294 D.5116 ] [294])
                (plus:SI (reg:SI 0 ax [orig:293 D.5116 ] [293])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:500 197 {*addsi_1}
     (nil))
(insn 721 720 722 80 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:294 D.5116 ] [294])) nsichneu.c:500 83 {*movsi_internal}
     (nil))
(code_label 722 721 723 81 18 "" [5 uses])
(note 723 722 724 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 724 723 725 81 (set (reg:SI 0 ax [orig:295 D.5116 ] [295])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:507 83 {*movsi_internal}
     (nil))
(insn 725 724 726 81 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:295 D.5116 ] [295])
            (const_int 3 [0x3]))) nsichneu.c:507 7 {*cmpsi_1}
     (nil))
(jump_insn 726 725 727 81 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 776)
            (pc))) nsichneu.c:507 495 {*jcc_1}
     (nil)
 -> 776)
(note 727 726 728 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 728 727 729 82 (set (reg:SI 0 ax [orig:296 D.5116 ] [296])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:508 83 {*movsi_internal}
     (nil))
(insn 729 728 730 82 (parallel [
            (set (reg:SI 0 ax [orig:297 D.5116 ] [297])
                (plus:SI (reg:SI 0 ax [orig:296 D.5116 ] [296])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:508 197 {*addsi_1}
     (nil))
(insn 730 729 731 82 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:297 D.5116 ] [297])
            (const_int 6 [0x6]))) nsichneu.c:507 7 {*cmpsi_1}
     (nil))
(jump_insn 731 730 732 82 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 776)
            (pc))) nsichneu.c:507 495 {*jcc_1}
     (nil)
 -> 776)
(note 732 731 733 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 733 732 734 83 (set (reg:SI 1 dx [orig:298 D.5117 ] [298])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:509 83 {*movsi_internal}
     (nil))
(insn 734 733 735 83 (set (reg:SI 0 ax [orig:299 D.5117 ] [299])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:509 83 {*movsi_internal}
     (nil))
(insn 735 734 736 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:298 D.5117 ] [298])
            (reg:SI 0 ax [orig:299 D.5117 ] [299]))) nsichneu.c:508 7 {*cmpsi_1}
     (nil))
(jump_insn 736 735 737 83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 776)
            (pc))) nsichneu.c:508 495 {*jcc_1}
     (nil)
 -> 776)
(note 737 736 738 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 738 737 739 84 (set (reg:SI 1 dx [orig:300 D.5117 ] [300])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:510 83 {*movsi_internal}
     (nil))
(insn 739 738 740 84 (set (reg:SI 0 ax [orig:301 D.5117 ] [301])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:510 83 {*movsi_internal}
     (nil))
(insn 740 739 741 84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:300 D.5117 ] [300])
            (reg:SI 0 ax [orig:301 D.5117 ] [301]))) nsichneu.c:509 7 {*cmpsi_1}
     (nil))
(jump_insn 741 740 742 84 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 776)
            (pc))) nsichneu.c:509 495 {*jcc_1}
     (nil)
 -> 776)
(note 742 741 743 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 743 742 744 85 (set (reg:SI 0 ax [2317])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:515 83 {*movsi_internal}
     (nil))
(insn 744 743 745 85 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2317])) nsichneu.c:515 83 {*movsi_internal}
     (nil))
(insn 745 744 746 85 (set (reg:SI 0 ax [2318])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:516 83 {*movsi_internal}
     (nil))
(insn 746 745 747 85 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -180 [0xffffffffffffff4c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2318])) nsichneu.c:516 83 {*movsi_internal}
     (nil))
(insn 747 746 748 85 (set (reg:SI 0 ax [2319])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -180 [0xffffffffffffff4c])) [0 b+0 S4 A32])) nsichneu.c:519 83 {*movsi_internal}
     (nil))
(insn 748 747 749 85 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2319])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -176 [0xffffffffffffff50])) [0 a+0 S4 A32]))) nsichneu.c:519 7 {*cmpsi_1}
     (nil))
(jump_insn 749 748 750 85 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 776)
            (pc))) nsichneu.c:519 495 {*jcc_1}
     (nil)
 -> 776)
(note 750 749 751 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 751 750 752 86 (set (reg:SI 0 ax [orig:302 D.5116 ] [302])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:522 83 {*movsi_internal}
     (nil))
(insn 752 751 753 86 (parallel [
            (set (reg:SI 0 ax [orig:303 D.5116 ] [303])
                (plus:SI (reg:SI 0 ax [orig:302 D.5116 ] [302])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:522 197 {*addsi_1}
     (nil))
(insn 753 752 758 86 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:303 D.5116 ] [303])) nsichneu.c:522 83 {*movsi_internal}
     (nil))
(insn 758 753 759 86 (set (reg:SI 1 dx [2324])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 a+0 S4 A32])) nsichneu.c:525 83 {*movsi_internal}
     (nil))
(insn 759 758 760 86 (set (reg:SI 0 ax [2325])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -180 [0xffffffffffffff4c])) [0 b+0 S4 A32])) nsichneu.c:525 83 {*movsi_internal}
     (nil))
(insn 760 759 761 86 (parallel [
            (set (reg:SI 0 ax [2323])
                (plus:SI (reg:SI 0 ax [2325])
                    (reg:SI 1 dx [2324])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:525 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -176 [0xffffffffffffff50])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -180 [0xffffffffffffff4c])) [0 b+0 S4 A32]))
        (nil)))
(insn 761 760 762 86 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2323])) nsichneu.c:525 83 {*movsi_internal}
     (nil))
(insn 762 761 763 86 (set (reg:SI 0 ax [orig:304 D.5116 ] [304])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:528 83 {*movsi_internal}
     (nil))
(insn 763 762 764 86 (set (reg:SI 1 dx [2326])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -176 [0xffffffffffffff50])) [0 a+0 S4 A32])) nsichneu.c:528 83 {*movsi_internal}
     (nil))
(insn 764 763 765 86 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:304 D.5116 ] [304])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2326])) nsichneu.c:528 83 {*movsi_internal}
     (nil))
(insn 765 764 7156 86 (set (reg:SI 0 ax [orig:305 D.5116 ] [305])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:529 83 {*movsi_internal}
     (nil))
(insn 7156 765 767 86 (set (reg:SI 1 dx [orig:306 D.5116 ] [306])
        (plus:SI (reg:SI 0 ax [orig:305 D.5116 ] [305])
            (const_int 1 [0x1]))) nsichneu.c:529 191 {*leasi}
     (nil))
(insn 767 7156 768 86 (set (reg:SI 0 ax [2327])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -180 [0xffffffffffffff4c])) [0 b+0 S4 A32])) nsichneu.c:529 83 {*movsi_internal}
     (nil))
(insn 768 767 769 86 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:306 D.5116 ] [306])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2327])) nsichneu.c:529 83 {*movsi_internal}
     (nil))
(insn 769 768 7157 86 (set (reg:SI 0 ax [orig:307 D.5116 ] [307])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:530 83 {*movsi_internal}
     (nil))
(insn 7157 769 771 86 (set (reg:SI 1 dx [orig:308 D.5116 ] [308])
        (plus:SI (reg:SI 0 ax [orig:307 D.5116 ] [307])
            (const_int 2 [0x2]))) nsichneu.c:530 191 {*leasi}
     (nil))
(insn 771 7157 772 86 (set (reg:SI 0 ax [2328])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -184 [0xffffffffffffff48])) [0 c+0 S4 A32])) nsichneu.c:530 83 {*movsi_internal}
     (nil))
(insn 772 771 773 86 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:308 D.5116 ] [308])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2328])) nsichneu.c:530 83 {*movsi_internal}
     (nil))
(insn 773 772 774 86 (set (reg:SI 0 ax [orig:309 D.5116 ] [309])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:531 83 {*movsi_internal}
     (nil))
(insn 774 773 775 86 (parallel [
            (set (reg:SI 0 ax [orig:310 D.5116 ] [310])
                (plus:SI (reg:SI 0 ax [orig:309 D.5116 ] [309])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:531 197 {*addsi_1}
     (nil))
(insn 775 774 776 86 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:310 D.5116 ] [310])) nsichneu.c:531 83 {*movsi_internal}
     (nil))
(code_label 776 775 777 87 19 "" [5 uses])
(note 777 776 778 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 778 777 779 87 (set (reg:SI 0 ax [orig:311 D.5116 ] [311])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:538 83 {*movsi_internal}
     (nil))
(insn 779 778 780 87 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:311 D.5116 ] [311])
            (const_int 3 [0x3]))) nsichneu.c:538 7 {*cmpsi_1}
     (nil))
(jump_insn 780 779 781 87 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 830)
            (pc))) nsichneu.c:538 495 {*jcc_1}
     (nil)
 -> 830)
(note 781 780 782 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 782 781 783 88 (set (reg:SI 0 ax [orig:312 D.5116 ] [312])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:539 83 {*movsi_internal}
     (nil))
(insn 783 782 784 88 (parallel [
            (set (reg:SI 0 ax [orig:313 D.5116 ] [313])
                (plus:SI (reg:SI 0 ax [orig:312 D.5116 ] [312])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:539 197 {*addsi_1}
     (nil))
(insn 784 783 785 88 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:313 D.5116 ] [313])
            (const_int 6 [0x6]))) nsichneu.c:538 7 {*cmpsi_1}
     (nil))
(jump_insn 785 784 786 88 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 830)
            (pc))) nsichneu.c:538 495 {*jcc_1}
     (nil)
 -> 830)
(note 786 785 787 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 787 786 788 89 (set (reg:SI 1 dx [orig:314 D.5117 ] [314])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:540 83 {*movsi_internal}
     (nil))
(insn 788 787 789 89 (set (reg:SI 0 ax [orig:315 D.5117 ] [315])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:540 83 {*movsi_internal}
     (nil))
(insn 789 788 790 89 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:314 D.5117 ] [314])
            (reg:SI 0 ax [orig:315 D.5117 ] [315]))) nsichneu.c:539 7 {*cmpsi_1}
     (nil))
(jump_insn 790 789 791 89 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 830)
            (pc))) nsichneu.c:539 495 {*jcc_1}
     (nil)
 -> 830)
(note 791 790 792 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 792 791 793 90 (set (reg:SI 1 dx [orig:316 D.5117 ] [316])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:541 83 {*movsi_internal}
     (nil))
(insn 793 792 794 90 (set (reg:SI 0 ax [orig:317 D.5117 ] [317])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:541 83 {*movsi_internal}
     (nil))
(insn 794 793 795 90 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:316 D.5117 ] [316])
            (reg:SI 0 ax [orig:317 D.5117 ] [317]))) nsichneu.c:540 7 {*cmpsi_1}
     (nil))
(jump_insn 795 794 796 90 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 830)
            (pc))) nsichneu.c:540 495 {*jcc_1}
     (nil)
 -> 830)
(note 796 795 797 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 797 796 798 91 (set (reg:SI 0 ax [2329])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:546 83 {*movsi_internal}
     (nil))
(insn 798 797 799 91 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2329])) nsichneu.c:546 83 {*movsi_internal}
     (nil))
(insn 799 798 800 91 (set (reg:SI 0 ax [2330])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:547 83 {*movsi_internal}
     (nil))
(insn 800 799 801 91 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2330])) nsichneu.c:547 83 {*movsi_internal}
     (nil))
(insn 801 800 802 91 (set (reg:SI 0 ax [2331])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [0 b+0 S4 A32])) nsichneu.c:550 83 {*movsi_internal}
     (nil))
(insn 802 801 803 91 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2331])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -188 [0xffffffffffffff44])) [0 a+0 S4 A32]))) nsichneu.c:550 7 {*cmpsi_1}
     (nil))
(jump_insn 803 802 804 91 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 830)
            (pc))) nsichneu.c:550 495 {*jcc_1}
     (nil)
 -> 830)
(note 804 803 805 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 805 804 806 92 (set (reg:SI 0 ax [orig:318 D.5116 ] [318])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:552 83 {*movsi_internal}
     (nil))
(insn 806 805 807 92 (parallel [
            (set (reg:SI 0 ax [orig:319 D.5116 ] [319])
                (plus:SI (reg:SI 0 ax [orig:318 D.5116 ] [318])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:552 197 {*addsi_1}
     (nil))
(insn 807 806 812 92 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:319 D.5116 ] [319])) nsichneu.c:552 83 {*movsi_internal}
     (nil))
(insn 812 807 813 92 (set (reg:SI 1 dx [2336])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [0 a+0 S4 A32])) nsichneu.c:555 83 {*movsi_internal}
     (nil))
(insn 813 812 814 92 (set (reg:SI 0 ax [2337])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [0 b+0 S4 A32])) nsichneu.c:555 83 {*movsi_internal}
     (nil))
(insn 814 813 815 92 (parallel [
            (set (reg:SI 0 ax [2335])
                (plus:SI (reg:SI 0 ax [2337])
                    (reg:SI 1 dx [2336])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:555 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -188 [0xffffffffffffff44])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -192 [0xffffffffffffff40])) [0 b+0 S4 A32]))
        (nil)))
(insn 815 814 816 92 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -196 [0xffffffffffffff3c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2335])) nsichneu.c:555 83 {*movsi_internal}
     (nil))
(insn 816 815 817 92 (set (reg:SI 0 ax [orig:320 D.5116 ] [320])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:558 83 {*movsi_internal}
     (nil))
(insn 817 816 818 92 (set (reg:SI 1 dx [2338])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -188 [0xffffffffffffff44])) [0 a+0 S4 A32])) nsichneu.c:558 83 {*movsi_internal}
     (nil))
(insn 818 817 819 92 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:320 D.5116 ] [320])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2338])) nsichneu.c:558 83 {*movsi_internal}
     (nil))
(insn 819 818 7154 92 (set (reg:SI 0 ax [orig:321 D.5116 ] [321])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:559 83 {*movsi_internal}
     (nil))
(insn 7154 819 821 92 (set (reg:SI 1 dx [orig:322 D.5116 ] [322])
        (plus:SI (reg:SI 0 ax [orig:321 D.5116 ] [321])
            (const_int 1 [0x1]))) nsichneu.c:559 191 {*leasi}
     (nil))
(insn 821 7154 822 92 (set (reg:SI 0 ax [2339])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -192 [0xffffffffffffff40])) [0 b+0 S4 A32])) nsichneu.c:559 83 {*movsi_internal}
     (nil))
(insn 822 821 823 92 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:322 D.5116 ] [322])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2339])) nsichneu.c:559 83 {*movsi_internal}
     (nil))
(insn 823 822 7155 92 (set (reg:SI 0 ax [orig:323 D.5116 ] [323])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:560 83 {*movsi_internal}
     (nil))
(insn 7155 823 825 92 (set (reg:SI 1 dx [orig:324 D.5116 ] [324])
        (plus:SI (reg:SI 0 ax [orig:323 D.5116 ] [323])
            (const_int 2 [0x2]))) nsichneu.c:560 191 {*leasi}
     (nil))
(insn 825 7155 826 92 (set (reg:SI 0 ax [2340])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -196 [0xffffffffffffff3c])) [0 c+0 S4 A32])) nsichneu.c:560 83 {*movsi_internal}
     (nil))
(insn 826 825 827 92 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:324 D.5116 ] [324])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2340])) nsichneu.c:560 83 {*movsi_internal}
     (nil))
(insn 827 826 828 92 (set (reg:SI 0 ax [orig:325 D.5116 ] [325])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:561 83 {*movsi_internal}
     (nil))
(insn 828 827 829 92 (parallel [
            (set (reg:SI 0 ax [orig:326 D.5116 ] [326])
                (plus:SI (reg:SI 0 ax [orig:325 D.5116 ] [325])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:561 197 {*addsi_1}
     (nil))
(insn 829 828 830 92 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:326 D.5116 ] [326])) nsichneu.c:561 83 {*movsi_internal}
     (nil))
(code_label 830 829 831 93 20 "" [5 uses])
(note 831 830 832 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 832 831 833 93 (set (reg:SI 0 ax [orig:327 D.5116 ] [327])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:568 83 {*movsi_internal}
     (nil))
(insn 833 832 834 93 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:327 D.5116 ] [327])
            (const_int 3 [0x3]))) nsichneu.c:568 7 {*cmpsi_1}
     (nil))
(jump_insn 834 833 835 93 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 884)
            (pc))) nsichneu.c:568 495 {*jcc_1}
     (nil)
 -> 884)
(note 835 834 836 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 836 835 837 94 (set (reg:SI 0 ax [orig:328 D.5116 ] [328])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:569 83 {*movsi_internal}
     (nil))
(insn 837 836 838 94 (parallel [
            (set (reg:SI 0 ax [orig:329 D.5116 ] [329])
                (plus:SI (reg:SI 0 ax [orig:328 D.5116 ] [328])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:569 197 {*addsi_1}
     (nil))
(insn 838 837 839 94 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:329 D.5116 ] [329])
            (const_int 6 [0x6]))) nsichneu.c:568 7 {*cmpsi_1}
     (nil))
(jump_insn 839 838 840 94 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 884)
            (pc))) nsichneu.c:568 495 {*jcc_1}
     (nil)
 -> 884)
(note 840 839 841 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 841 840 842 95 (set (reg:SI 1 dx [orig:330 D.5117 ] [330])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:570 83 {*movsi_internal}
     (nil))
(insn 842 841 843 95 (set (reg:SI 0 ax [orig:331 D.5117 ] [331])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:570 83 {*movsi_internal}
     (nil))
(insn 843 842 844 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:330 D.5117 ] [330])
            (reg:SI 0 ax [orig:331 D.5117 ] [331]))) nsichneu.c:569 7 {*cmpsi_1}
     (nil))
(jump_insn 844 843 845 95 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 884)
            (pc))) nsichneu.c:569 495 {*jcc_1}
     (nil)
 -> 884)
(note 845 844 846 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 846 845 847 96 (set (reg:SI 1 dx [orig:332 D.5117 ] [332])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:571 83 {*movsi_internal}
     (nil))
(insn 847 846 848 96 (set (reg:SI 0 ax [orig:333 D.5117 ] [333])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:571 83 {*movsi_internal}
     (nil))
(insn 848 847 849 96 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:332 D.5117 ] [332])
            (reg:SI 0 ax [orig:333 D.5117 ] [333]))) nsichneu.c:570 7 {*cmpsi_1}
     (nil))
(jump_insn 849 848 850 96 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 884)
            (pc))) nsichneu.c:570 495 {*jcc_1}
     (nil)
 -> 884)
(note 850 849 851 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 851 850 852 97 (set (reg:SI 0 ax [2341])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:576 83 {*movsi_internal}
     (nil))
(insn 852 851 853 97 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -200 [0xffffffffffffff38])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2341])) nsichneu.c:576 83 {*movsi_internal}
     (nil))
(insn 853 852 854 97 (set (reg:SI 0 ax [2342])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:577 83 {*movsi_internal}
     (nil))
(insn 854 853 855 97 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2342])) nsichneu.c:577 83 {*movsi_internal}
     (nil))
(insn 855 854 856 97 (set (reg:SI 0 ax [2343])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [0 b+0 S4 A32])) nsichneu.c:580 83 {*movsi_internal}
     (nil))
(insn 856 855 857 97 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2343])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -200 [0xffffffffffffff38])) [0 a+0 S4 A32]))) nsichneu.c:580 7 {*cmpsi_1}
     (nil))
(jump_insn 857 856 858 97 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 884)
            (pc))) nsichneu.c:580 495 {*jcc_1}
     (nil)
 -> 884)
(note 858 857 859 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 859 858 860 98 (set (reg:SI 0 ax [orig:334 D.5116 ] [334])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:582 83 {*movsi_internal}
     (nil))
(insn 860 859 861 98 (parallel [
            (set (reg:SI 0 ax [orig:335 D.5116 ] [335])
                (plus:SI (reg:SI 0 ax [orig:334 D.5116 ] [334])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:582 197 {*addsi_1}
     (nil))
(insn 861 860 866 98 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:335 D.5116 ] [335])) nsichneu.c:582 83 {*movsi_internal}
     (nil))
(insn 866 861 867 98 (set (reg:SI 1 dx [2348])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -200 [0xffffffffffffff38])) [0 a+0 S4 A32])) nsichneu.c:585 83 {*movsi_internal}
     (nil))
(insn 867 866 868 98 (set (reg:SI 0 ax [2349])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [0 b+0 S4 A32])) nsichneu.c:585 83 {*movsi_internal}
     (nil))
(insn 868 867 869 98 (parallel [
            (set (reg:SI 0 ax [2347])
                (plus:SI (reg:SI 0 ax [2349])
                    (reg:SI 1 dx [2348])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:585 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -200 [0xffffffffffffff38])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -204 [0xffffffffffffff34])) [0 b+0 S4 A32]))
        (nil)))
(insn 869 868 870 98 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -208 [0xffffffffffffff30])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2347])) nsichneu.c:585 83 {*movsi_internal}
     (nil))
(insn 870 869 871 98 (set (reg:SI 0 ax [orig:336 D.5116 ] [336])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:588 83 {*movsi_internal}
     (nil))
(insn 871 870 872 98 (set (reg:SI 1 dx [2350])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -200 [0xffffffffffffff38])) [0 a+0 S4 A32])) nsichneu.c:588 83 {*movsi_internal}
     (nil))
(insn 872 871 873 98 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:336 D.5116 ] [336])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2350])) nsichneu.c:588 83 {*movsi_internal}
     (nil))
(insn 873 872 7152 98 (set (reg:SI 0 ax [orig:337 D.5116 ] [337])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:589 83 {*movsi_internal}
     (nil))
(insn 7152 873 875 98 (set (reg:SI 1 dx [orig:338 D.5116 ] [338])
        (plus:SI (reg:SI 0 ax [orig:337 D.5116 ] [337])
            (const_int 1 [0x1]))) nsichneu.c:589 191 {*leasi}
     (nil))
(insn 875 7152 876 98 (set (reg:SI 0 ax [2351])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -204 [0xffffffffffffff34])) [0 b+0 S4 A32])) nsichneu.c:589 83 {*movsi_internal}
     (nil))
(insn 876 875 877 98 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:338 D.5116 ] [338])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2351])) nsichneu.c:589 83 {*movsi_internal}
     (nil))
(insn 877 876 7153 98 (set (reg:SI 0 ax [orig:339 D.5116 ] [339])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:590 83 {*movsi_internal}
     (nil))
(insn 7153 877 879 98 (set (reg:SI 1 dx [orig:340 D.5116 ] [340])
        (plus:SI (reg:SI 0 ax [orig:339 D.5116 ] [339])
            (const_int 2 [0x2]))) nsichneu.c:590 191 {*leasi}
     (nil))
(insn 879 7153 880 98 (set (reg:SI 0 ax [2352])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -208 [0xffffffffffffff30])) [0 c+0 S4 A32])) nsichneu.c:590 83 {*movsi_internal}
     (nil))
(insn 880 879 881 98 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:340 D.5116 ] [340])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2352])) nsichneu.c:590 83 {*movsi_internal}
     (nil))
(insn 881 880 882 98 (set (reg:SI 0 ax [orig:341 D.5116 ] [341])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:591 83 {*movsi_internal}
     (nil))
(insn 882 881 883 98 (parallel [
            (set (reg:SI 0 ax [orig:342 D.5116 ] [342])
                (plus:SI (reg:SI 0 ax [orig:341 D.5116 ] [341])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:591 197 {*addsi_1}
     (nil))
(insn 883 882 884 98 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:342 D.5116 ] [342])) nsichneu.c:591 83 {*movsi_internal}
     (nil))
(code_label 884 883 885 99 21 "" [5 uses])
(note 885 884 886 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 886 885 887 99 (set (reg:SI 0 ax [orig:343 D.5116 ] [343])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:599 83 {*movsi_internal}
     (nil))
(insn 887 886 888 99 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:343 D.5116 ] [343])
            (const_int 3 [0x3]))) nsichneu.c:599 7 {*cmpsi_1}
     (nil))
(jump_insn 888 887 889 99 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 938)
            (pc))) nsichneu.c:599 495 {*jcc_1}
     (nil)
 -> 938)
(note 889 888 890 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 890 889 891 100 (set (reg:SI 0 ax [orig:344 D.5116 ] [344])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:600 83 {*movsi_internal}
     (nil))
(insn 891 890 892 100 (parallel [
            (set (reg:SI 0 ax [orig:345 D.5116 ] [345])
                (plus:SI (reg:SI 0 ax [orig:344 D.5116 ] [344])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:600 197 {*addsi_1}
     (nil))
(insn 892 891 893 100 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:345 D.5116 ] [345])
            (const_int 6 [0x6]))) nsichneu.c:599 7 {*cmpsi_1}
     (nil))
(jump_insn 893 892 894 100 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 938)
            (pc))) nsichneu.c:599 495 {*jcc_1}
     (nil)
 -> 938)
(note 894 893 895 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 895 894 896 101 (set (reg:SI 1 dx [orig:346 D.5117 ] [346])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:601 83 {*movsi_internal}
     (nil))
(insn 896 895 897 101 (set (reg:SI 0 ax [orig:347 D.5117 ] [347])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:601 83 {*movsi_internal}
     (nil))
(insn 897 896 898 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:346 D.5117 ] [346])
            (reg:SI 0 ax [orig:347 D.5117 ] [347]))) nsichneu.c:600 7 {*cmpsi_1}
     (nil))
(jump_insn 898 897 899 101 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 938)
            (pc))) nsichneu.c:600 495 {*jcc_1}
     (nil)
 -> 938)
(note 899 898 900 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 900 899 901 102 (set (reg:SI 1 dx [orig:348 D.5117 ] [348])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:602 83 {*movsi_internal}
     (nil))
(insn 901 900 902 102 (set (reg:SI 0 ax [orig:349 D.5117 ] [349])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:602 83 {*movsi_internal}
     (nil))
(insn 902 901 903 102 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:348 D.5117 ] [348])
            (reg:SI 0 ax [orig:349 D.5117 ] [349]))) nsichneu.c:601 7 {*cmpsi_1}
     (nil))
(jump_insn 903 902 904 102 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 938)
            (pc))) nsichneu.c:601 495 {*jcc_1}
     (nil)
 -> 938)
(note 904 903 905 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 905 904 906 103 (set (reg:SI 0 ax [2353])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:607 83 {*movsi_internal}
     (nil))
(insn 906 905 907 103 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -212 [0xffffffffffffff2c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2353])) nsichneu.c:607 83 {*movsi_internal}
     (nil))
(insn 907 906 908 103 (set (reg:SI 0 ax [2354])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:608 83 {*movsi_internal}
     (nil))
(insn 908 907 909 103 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -216 [0xffffffffffffff28])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2354])) nsichneu.c:608 83 {*movsi_internal}
     (nil))
(insn 909 908 910 103 (set (reg:SI 0 ax [2355])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -216 [0xffffffffffffff28])) [0 b+0 S4 A32])) nsichneu.c:611 83 {*movsi_internal}
     (nil))
(insn 910 909 911 103 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2355])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -212 [0xffffffffffffff2c])) [0 a+0 S4 A32]))) nsichneu.c:611 7 {*cmpsi_1}
     (nil))
(jump_insn 911 910 912 103 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 938)
            (pc))) nsichneu.c:611 495 {*jcc_1}
     (nil)
 -> 938)
(note 912 911 913 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 913 912 914 104 (set (reg:SI 0 ax [orig:350 D.5116 ] [350])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:614 83 {*movsi_internal}
     (nil))
(insn 914 913 915 104 (parallel [
            (set (reg:SI 0 ax [orig:351 D.5116 ] [351])
                (plus:SI (reg:SI 0 ax [orig:350 D.5116 ] [350])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:614 197 {*addsi_1}
     (nil))
(insn 915 914 920 104 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:351 D.5116 ] [351])) nsichneu.c:614 83 {*movsi_internal}
     (nil))
(insn 920 915 921 104 (set (reg:SI 1 dx [2360])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -212 [0xffffffffffffff2c])) [0 a+0 S4 A32])) nsichneu.c:617 83 {*movsi_internal}
     (nil))
(insn 921 920 922 104 (set (reg:SI 0 ax [2361])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -216 [0xffffffffffffff28])) [0 b+0 S4 A32])) nsichneu.c:617 83 {*movsi_internal}
     (nil))
(insn 922 921 923 104 (parallel [
            (set (reg:SI 0 ax [2359])
                (plus:SI (reg:SI 0 ax [2361])
                    (reg:SI 1 dx [2360])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:617 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -212 [0xffffffffffffff2c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -216 [0xffffffffffffff28])) [0 b+0 S4 A32]))
        (nil)))
(insn 923 922 924 104 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -220 [0xffffffffffffff24])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2359])) nsichneu.c:617 83 {*movsi_internal}
     (nil))
(insn 924 923 925 104 (set (reg:SI 0 ax [orig:352 D.5116 ] [352])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:620 83 {*movsi_internal}
     (nil))
(insn 925 924 926 104 (set (reg:SI 1 dx [2362])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -212 [0xffffffffffffff2c])) [0 a+0 S4 A32])) nsichneu.c:620 83 {*movsi_internal}
     (nil))
(insn 926 925 927 104 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:352 D.5116 ] [352])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2362])) nsichneu.c:620 83 {*movsi_internal}
     (nil))
(insn 927 926 7150 104 (set (reg:SI 0 ax [orig:353 D.5116 ] [353])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:621 83 {*movsi_internal}
     (nil))
(insn 7150 927 929 104 (set (reg:SI 1 dx [orig:354 D.5116 ] [354])
        (plus:SI (reg:SI 0 ax [orig:353 D.5116 ] [353])
            (const_int 1 [0x1]))) nsichneu.c:621 191 {*leasi}
     (nil))
(insn 929 7150 930 104 (set (reg:SI 0 ax [2363])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -216 [0xffffffffffffff28])) [0 b+0 S4 A32])) nsichneu.c:621 83 {*movsi_internal}
     (nil))
(insn 930 929 931 104 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:354 D.5116 ] [354])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2363])) nsichneu.c:621 83 {*movsi_internal}
     (nil))
(insn 931 930 7151 104 (set (reg:SI 0 ax [orig:355 D.5116 ] [355])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:622 83 {*movsi_internal}
     (nil))
(insn 7151 931 933 104 (set (reg:SI 1 dx [orig:356 D.5116 ] [356])
        (plus:SI (reg:SI 0 ax [orig:355 D.5116 ] [355])
            (const_int 2 [0x2]))) nsichneu.c:622 191 {*leasi}
     (nil))
(insn 933 7151 934 104 (set (reg:SI 0 ax [2364])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -220 [0xffffffffffffff24])) [0 c+0 S4 A32])) nsichneu.c:622 83 {*movsi_internal}
     (nil))
(insn 934 933 935 104 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:356 D.5116 ] [356])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2364])) nsichneu.c:622 83 {*movsi_internal}
     (nil))
(insn 935 934 936 104 (set (reg:SI 0 ax [orig:357 D.5116 ] [357])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:623 83 {*movsi_internal}
     (nil))
(insn 936 935 937 104 (parallel [
            (set (reg:SI 0 ax [orig:358 D.5116 ] [358])
                (plus:SI (reg:SI 0 ax [orig:357 D.5116 ] [357])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:623 197 {*addsi_1}
     (nil))
(insn 937 936 938 104 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:358 D.5116 ] [358])) nsichneu.c:623 83 {*movsi_internal}
     (nil))
(code_label 938 937 939 105 22 "" [5 uses])
(note 939 938 940 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 940 939 941 105 (set (reg:SI 0 ax [orig:359 D.5116 ] [359])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:631 83 {*movsi_internal}
     (nil))
(insn 941 940 942 105 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:359 D.5116 ] [359])
            (const_int 3 [0x3]))) nsichneu.c:631 7 {*cmpsi_1}
     (nil))
(jump_insn 942 941 943 105 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 992)
            (pc))) nsichneu.c:631 495 {*jcc_1}
     (nil)
 -> 992)
(note 943 942 944 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 944 943 945 106 (set (reg:SI 0 ax [orig:360 D.5116 ] [360])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:632 83 {*movsi_internal}
     (nil))
(insn 945 944 946 106 (parallel [
            (set (reg:SI 0 ax [orig:361 D.5116 ] [361])
                (plus:SI (reg:SI 0 ax [orig:360 D.5116 ] [360])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:632 197 {*addsi_1}
     (nil))
(insn 946 945 947 106 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:361 D.5116 ] [361])
            (const_int 6 [0x6]))) nsichneu.c:631 7 {*cmpsi_1}
     (nil))
(jump_insn 947 946 948 106 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 992)
            (pc))) nsichneu.c:631 495 {*jcc_1}
     (nil)
 -> 992)
(note 948 947 949 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 949 948 950 107 (set (reg:SI 1 dx [orig:362 D.5117 ] [362])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:633 83 {*movsi_internal}
     (nil))
(insn 950 949 951 107 (set (reg:SI 0 ax [orig:363 D.5117 ] [363])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:633 83 {*movsi_internal}
     (nil))
(insn 951 950 952 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:362 D.5117 ] [362])
            (reg:SI 0 ax [orig:363 D.5117 ] [363]))) nsichneu.c:632 7 {*cmpsi_1}
     (nil))
(jump_insn 952 951 953 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 992)
            (pc))) nsichneu.c:632 495 {*jcc_1}
     (nil)
 -> 992)
(note 953 952 954 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 954 953 955 108 (set (reg:SI 1 dx [orig:364 D.5117 ] [364])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:634 83 {*movsi_internal}
     (nil))
(insn 955 954 956 108 (set (reg:SI 0 ax [orig:365 D.5117 ] [365])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:634 83 {*movsi_internal}
     (nil))
(insn 956 955 957 108 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:364 D.5117 ] [364])
            (reg:SI 0 ax [orig:365 D.5117 ] [365]))) nsichneu.c:633 7 {*cmpsi_1}
     (nil))
(jump_insn 957 956 958 108 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 992)
            (pc))) nsichneu.c:633 495 {*jcc_1}
     (nil)
 -> 992)
(note 958 957 959 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 959 958 960 109 (set (reg:SI 0 ax [2365])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:639 83 {*movsi_internal}
     (nil))
(insn 960 959 961 109 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2365])) nsichneu.c:639 83 {*movsi_internal}
     (nil))
(insn 961 960 962 109 (set (reg:SI 0 ax [2366])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:640 83 {*movsi_internal}
     (nil))
(insn 962 961 963 109 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -228 [0xffffffffffffff1c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2366])) nsichneu.c:640 83 {*movsi_internal}
     (nil))
(insn 963 962 964 109 (set (reg:SI 0 ax [2367])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -228 [0xffffffffffffff1c])) [0 b+0 S4 A32])) nsichneu.c:643 83 {*movsi_internal}
     (nil))
(insn 964 963 965 109 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2367])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -224 [0xffffffffffffff20])) [0 a+0 S4 A32]))) nsichneu.c:643 7 {*cmpsi_1}
     (nil))
(jump_insn 965 964 966 109 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 992)
            (pc))) nsichneu.c:643 495 {*jcc_1}
     (nil)
 -> 992)
(note 966 965 967 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 967 966 968 110 (set (reg:SI 0 ax [orig:366 D.5116 ] [366])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:645 83 {*movsi_internal}
     (nil))
(insn 968 967 969 110 (parallel [
            (set (reg:SI 0 ax [orig:367 D.5116 ] [367])
                (plus:SI (reg:SI 0 ax [orig:366 D.5116 ] [366])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:645 197 {*addsi_1}
     (nil))
(insn 969 968 974 110 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:367 D.5116 ] [367])) nsichneu.c:645 83 {*movsi_internal}
     (nil))
(insn 974 969 975 110 (set (reg:SI 1 dx [2372])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [0 a+0 S4 A32])) nsichneu.c:648 83 {*movsi_internal}
     (nil))
(insn 975 974 976 110 (set (reg:SI 0 ax [2373])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -228 [0xffffffffffffff1c])) [0 b+0 S4 A32])) nsichneu.c:648 83 {*movsi_internal}
     (nil))
(insn 976 975 977 110 (parallel [
            (set (reg:SI 0 ax [2371])
                (plus:SI (reg:SI 0 ax [2373])
                    (reg:SI 1 dx [2372])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:648 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -224 [0xffffffffffffff20])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -228 [0xffffffffffffff1c])) [0 b+0 S4 A32]))
        (nil)))
(insn 977 976 978 110 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2371])) nsichneu.c:648 83 {*movsi_internal}
     (nil))
(insn 978 977 979 110 (set (reg:SI 0 ax [orig:368 D.5116 ] [368])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:651 83 {*movsi_internal}
     (nil))
(insn 979 978 980 110 (set (reg:SI 1 dx [2374])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -224 [0xffffffffffffff20])) [0 a+0 S4 A32])) nsichneu.c:651 83 {*movsi_internal}
     (nil))
(insn 980 979 981 110 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:368 D.5116 ] [368])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2374])) nsichneu.c:651 83 {*movsi_internal}
     (nil))
(insn 981 980 7148 110 (set (reg:SI 0 ax [orig:369 D.5116 ] [369])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:652 83 {*movsi_internal}
     (nil))
(insn 7148 981 983 110 (set (reg:SI 1 dx [orig:370 D.5116 ] [370])
        (plus:SI (reg:SI 0 ax [orig:369 D.5116 ] [369])
            (const_int 1 [0x1]))) nsichneu.c:652 191 {*leasi}
     (nil))
(insn 983 7148 984 110 (set (reg:SI 0 ax [2375])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -228 [0xffffffffffffff1c])) [0 b+0 S4 A32])) nsichneu.c:652 83 {*movsi_internal}
     (nil))
(insn 984 983 985 110 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:370 D.5116 ] [370])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2375])) nsichneu.c:652 83 {*movsi_internal}
     (nil))
(insn 985 984 7149 110 (set (reg:SI 0 ax [orig:371 D.5116 ] [371])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:653 83 {*movsi_internal}
     (nil))
(insn 7149 985 987 110 (set (reg:SI 1 dx [orig:372 D.5116 ] [372])
        (plus:SI (reg:SI 0 ax [orig:371 D.5116 ] [371])
            (const_int 2 [0x2]))) nsichneu.c:653 191 {*leasi}
     (nil))
(insn 987 7149 988 110 (set (reg:SI 0 ax [2376])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -232 [0xffffffffffffff18])) [0 c+0 S4 A32])) nsichneu.c:653 83 {*movsi_internal}
     (nil))
(insn 988 987 989 110 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:372 D.5116 ] [372])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2376])) nsichneu.c:653 83 {*movsi_internal}
     (nil))
(insn 989 988 990 110 (set (reg:SI 0 ax [orig:373 D.5116 ] [373])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:654 83 {*movsi_internal}
     (nil))
(insn 990 989 991 110 (parallel [
            (set (reg:SI 0 ax [orig:374 D.5116 ] [374])
                (plus:SI (reg:SI 0 ax [orig:373 D.5116 ] [373])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:654 197 {*addsi_1}
     (nil))
(insn 991 990 992 110 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:374 D.5116 ] [374])) nsichneu.c:654 83 {*movsi_internal}
     (nil))
(code_label 992 991 993 111 23 "" [5 uses])
(note 993 992 994 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 994 993 995 111 (set (reg:SI 0 ax [orig:375 D.5116 ] [375])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:661 83 {*movsi_internal}
     (nil))
(insn 995 994 996 111 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:375 D.5116 ] [375])
            (const_int 3 [0x3]))) nsichneu.c:661 7 {*cmpsi_1}
     (nil))
(jump_insn 996 995 997 111 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1046)
            (pc))) nsichneu.c:661 495 {*jcc_1}
     (nil)
 -> 1046)
(note 997 996 998 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 998 997 999 112 (set (reg:SI 0 ax [orig:376 D.5116 ] [376])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:662 83 {*movsi_internal}
     (nil))
(insn 999 998 1000 112 (parallel [
            (set (reg:SI 0 ax [orig:377 D.5116 ] [377])
                (plus:SI (reg:SI 0 ax [orig:376 D.5116 ] [376])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:662 197 {*addsi_1}
     (nil))
(insn 1000 999 1001 112 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:377 D.5116 ] [377])
            (const_int 6 [0x6]))) nsichneu.c:661 7 {*cmpsi_1}
     (nil))
(jump_insn 1001 1000 1002 112 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1046)
            (pc))) nsichneu.c:661 495 {*jcc_1}
     (nil)
 -> 1046)
(note 1002 1001 1003 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 1003 1002 1004 113 (set (reg:SI 1 dx [orig:378 D.5117 ] [378])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:663 83 {*movsi_internal}
     (nil))
(insn 1004 1003 1005 113 (set (reg:SI 0 ax [orig:379 D.5117 ] [379])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:663 83 {*movsi_internal}
     (nil))
(insn 1005 1004 1006 113 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:378 D.5117 ] [378])
            (reg:SI 0 ax [orig:379 D.5117 ] [379]))) nsichneu.c:662 7 {*cmpsi_1}
     (nil))
(jump_insn 1006 1005 1007 113 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1046)
            (pc))) nsichneu.c:662 495 {*jcc_1}
     (nil)
 -> 1046)
(note 1007 1006 1008 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 1008 1007 1009 114 (set (reg:SI 1 dx [orig:380 D.5117 ] [380])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:664 83 {*movsi_internal}
     (nil))
(insn 1009 1008 1010 114 (set (reg:SI 0 ax [orig:381 D.5117 ] [381])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:664 83 {*movsi_internal}
     (nil))
(insn 1010 1009 1011 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:380 D.5117 ] [380])
            (reg:SI 0 ax [orig:381 D.5117 ] [381]))) nsichneu.c:663 7 {*cmpsi_1}
     (nil))
(jump_insn 1011 1010 1012 114 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1046)
            (pc))) nsichneu.c:663 495 {*jcc_1}
     (nil)
 -> 1046)
(note 1012 1011 1013 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 1013 1012 1014 115 (set (reg:SI 0 ax [2377])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:669 83 {*movsi_internal}
     (nil))
(insn 1014 1013 1015 115 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -236 [0xffffffffffffff14])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2377])) nsichneu.c:669 83 {*movsi_internal}
     (nil))
(insn 1015 1014 1016 115 (set (reg:SI 0 ax [2378])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:670 83 {*movsi_internal}
     (nil))
(insn 1016 1015 1017 115 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -240 [0xffffffffffffff10])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2378])) nsichneu.c:670 83 {*movsi_internal}
     (nil))
(insn 1017 1016 1018 115 (set (reg:SI 0 ax [2379])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -240 [0xffffffffffffff10])) [0 b+0 S4 A32])) nsichneu.c:673 83 {*movsi_internal}
     (nil))
(insn 1018 1017 1019 115 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2379])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -236 [0xffffffffffffff14])) [0 a+0 S4 A32]))) nsichneu.c:673 7 {*cmpsi_1}
     (nil))
(jump_insn 1019 1018 1020 115 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1046)
            (pc))) nsichneu.c:673 495 {*jcc_1}
     (nil)
 -> 1046)
(note 1020 1019 1021 116 [bb 116] NOTE_INSN_BASIC_BLOCK)
(insn 1021 1020 1022 116 (set (reg:SI 0 ax [orig:382 D.5116 ] [382])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:675 83 {*movsi_internal}
     (nil))
(insn 1022 1021 1023 116 (parallel [
            (set (reg:SI 0 ax [orig:383 D.5116 ] [383])
                (plus:SI (reg:SI 0 ax [orig:382 D.5116 ] [382])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:675 197 {*addsi_1}
     (nil))
(insn 1023 1022 1028 116 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:383 D.5116 ] [383])) nsichneu.c:675 83 {*movsi_internal}
     (nil))
(insn 1028 1023 1029 116 (set (reg:SI 1 dx [2384])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -236 [0xffffffffffffff14])) [0 a+0 S4 A32])) nsichneu.c:678 83 {*movsi_internal}
     (nil))
(insn 1029 1028 1030 116 (set (reg:SI 0 ax [2385])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -240 [0xffffffffffffff10])) [0 b+0 S4 A32])) nsichneu.c:678 83 {*movsi_internal}
     (nil))
(insn 1030 1029 1031 116 (parallel [
            (set (reg:SI 0 ax [2383])
                (plus:SI (reg:SI 0 ax [2385])
                    (reg:SI 1 dx [2384])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:678 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -236 [0xffffffffffffff14])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -240 [0xffffffffffffff10])) [0 b+0 S4 A32]))
        (nil)))
(insn 1031 1030 1032 116 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -244 [0xffffffffffffff0c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2383])) nsichneu.c:678 83 {*movsi_internal}
     (nil))
(insn 1032 1031 1033 116 (set (reg:SI 0 ax [orig:384 D.5116 ] [384])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:681 83 {*movsi_internal}
     (nil))
(insn 1033 1032 1034 116 (set (reg:SI 1 dx [2386])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -236 [0xffffffffffffff14])) [0 a+0 S4 A32])) nsichneu.c:681 83 {*movsi_internal}
     (nil))
(insn 1034 1033 1035 116 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:384 D.5116 ] [384])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2386])) nsichneu.c:681 83 {*movsi_internal}
     (nil))
(insn 1035 1034 7146 116 (set (reg:SI 0 ax [orig:385 D.5116 ] [385])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:682 83 {*movsi_internal}
     (nil))
(insn 7146 1035 1037 116 (set (reg:SI 1 dx [orig:386 D.5116 ] [386])
        (plus:SI (reg:SI 0 ax [orig:385 D.5116 ] [385])
            (const_int 1 [0x1]))) nsichneu.c:682 191 {*leasi}
     (nil))
(insn 1037 7146 1038 116 (set (reg:SI 0 ax [2387])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -240 [0xffffffffffffff10])) [0 b+0 S4 A32])) nsichneu.c:682 83 {*movsi_internal}
     (nil))
(insn 1038 1037 1039 116 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:386 D.5116 ] [386])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2387])) nsichneu.c:682 83 {*movsi_internal}
     (nil))
(insn 1039 1038 7147 116 (set (reg:SI 0 ax [orig:387 D.5116 ] [387])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:683 83 {*movsi_internal}
     (nil))
(insn 7147 1039 1041 116 (set (reg:SI 1 dx [orig:388 D.5116 ] [388])
        (plus:SI (reg:SI 0 ax [orig:387 D.5116 ] [387])
            (const_int 2 [0x2]))) nsichneu.c:683 191 {*leasi}
     (nil))
(insn 1041 7147 1042 116 (set (reg:SI 0 ax [2388])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -244 [0xffffffffffffff0c])) [0 c+0 S4 A32])) nsichneu.c:683 83 {*movsi_internal}
     (nil))
(insn 1042 1041 1043 116 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:388 D.5116 ] [388])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2388])) nsichneu.c:683 83 {*movsi_internal}
     (nil))
(insn 1043 1042 1044 116 (set (reg:SI 0 ax [orig:389 D.5116 ] [389])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:684 83 {*movsi_internal}
     (nil))
(insn 1044 1043 1045 116 (parallel [
            (set (reg:SI 0 ax [orig:390 D.5116 ] [390])
                (plus:SI (reg:SI 0 ax [orig:389 D.5116 ] [389])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:684 197 {*addsi_1}
     (nil))
(insn 1045 1044 1046 116 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:390 D.5116 ] [390])) nsichneu.c:684 83 {*movsi_internal}
     (nil))
(code_label 1046 1045 1047 117 24 "" [5 uses])
(note 1047 1046 1048 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 1048 1047 1049 117 (set (reg:SI 0 ax [orig:391 D.5116 ] [391])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:691 83 {*movsi_internal}
     (nil))
(insn 1049 1048 1050 117 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:391 D.5116 ] [391])
            (const_int 3 [0x3]))) nsichneu.c:691 7 {*cmpsi_1}
     (nil))
(jump_insn 1050 1049 1051 117 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1100)
            (pc))) nsichneu.c:691 495 {*jcc_1}
     (nil)
 -> 1100)
(note 1051 1050 1052 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 1052 1051 1053 118 (set (reg:SI 0 ax [orig:392 D.5116 ] [392])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:692 83 {*movsi_internal}
     (nil))
(insn 1053 1052 1054 118 (parallel [
            (set (reg:SI 0 ax [orig:393 D.5116 ] [393])
                (plus:SI (reg:SI 0 ax [orig:392 D.5116 ] [392])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:692 197 {*addsi_1}
     (nil))
(insn 1054 1053 1055 118 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:393 D.5116 ] [393])
            (const_int 6 [0x6]))) nsichneu.c:691 7 {*cmpsi_1}
     (nil))
(jump_insn 1055 1054 1056 118 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1100)
            (pc))) nsichneu.c:691 495 {*jcc_1}
     (nil)
 -> 1100)
(note 1056 1055 1057 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 1057 1056 1058 119 (set (reg:SI 1 dx [orig:394 D.5117 ] [394])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:693 83 {*movsi_internal}
     (nil))
(insn 1058 1057 1059 119 (set (reg:SI 0 ax [orig:395 D.5117 ] [395])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:693 83 {*movsi_internal}
     (nil))
(insn 1059 1058 1060 119 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:394 D.5117 ] [394])
            (reg:SI 0 ax [orig:395 D.5117 ] [395]))) nsichneu.c:692 7 {*cmpsi_1}
     (nil))
(jump_insn 1060 1059 1061 119 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1100)
            (pc))) nsichneu.c:692 495 {*jcc_1}
     (nil)
 -> 1100)
(note 1061 1060 1062 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 1062 1061 1063 120 (set (reg:SI 1 dx [orig:396 D.5117 ] [396])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:694 83 {*movsi_internal}
     (nil))
(insn 1063 1062 1064 120 (set (reg:SI 0 ax [orig:397 D.5117 ] [397])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:694 83 {*movsi_internal}
     (nil))
(insn 1064 1063 1065 120 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:396 D.5117 ] [396])
            (reg:SI 0 ax [orig:397 D.5117 ] [397]))) nsichneu.c:693 7 {*cmpsi_1}
     (nil))
(jump_insn 1065 1064 1066 120 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1100)
            (pc))) nsichneu.c:693 495 {*jcc_1}
     (nil)
 -> 1100)
(note 1066 1065 1067 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 1067 1066 1068 121 (set (reg:SI 0 ax [2389])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:699 83 {*movsi_internal}
     (nil))
(insn 1068 1067 1069 121 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -248 [0xffffffffffffff08])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2389])) nsichneu.c:699 83 {*movsi_internal}
     (nil))
(insn 1069 1068 1070 121 (set (reg:SI 0 ax [2390])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:700 83 {*movsi_internal}
     (nil))
(insn 1070 1069 1071 121 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2390])) nsichneu.c:700 83 {*movsi_internal}
     (nil))
(insn 1071 1070 1072 121 (set (reg:SI 0 ax [2391])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [0 b+0 S4 A32])) nsichneu.c:703 83 {*movsi_internal}
     (nil))
(insn 1072 1071 1073 121 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2391])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -248 [0xffffffffffffff08])) [0 a+0 S4 A32]))) nsichneu.c:703 7 {*cmpsi_1}
     (nil))
(jump_insn 1073 1072 1074 121 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1100)
            (pc))) nsichneu.c:703 495 {*jcc_1}
     (nil)
 -> 1100)
(note 1074 1073 1075 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 1075 1074 1076 122 (set (reg:SI 0 ax [orig:398 D.5116 ] [398])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:705 83 {*movsi_internal}
     (nil))
(insn 1076 1075 1077 122 (parallel [
            (set (reg:SI 0 ax [orig:399 D.5116 ] [399])
                (plus:SI (reg:SI 0 ax [orig:398 D.5116 ] [398])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:705 197 {*addsi_1}
     (nil))
(insn 1077 1076 1082 122 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:399 D.5116 ] [399])) nsichneu.c:705 83 {*movsi_internal}
     (nil))
(insn 1082 1077 1083 122 (set (reg:SI 1 dx [2396])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -248 [0xffffffffffffff08])) [0 a+0 S4 A32])) nsichneu.c:708 83 {*movsi_internal}
     (nil))
(insn 1083 1082 1084 122 (set (reg:SI 0 ax [2397])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [0 b+0 S4 A32])) nsichneu.c:708 83 {*movsi_internal}
     (nil))
(insn 1084 1083 1085 122 (parallel [
            (set (reg:SI 0 ax [2395])
                (plus:SI (reg:SI 0 ax [2397])
                    (reg:SI 1 dx [2396])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:708 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -248 [0xffffffffffffff08])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -252 [0xffffffffffffff04])) [0 b+0 S4 A32]))
        (nil)))
(insn 1085 1084 1086 122 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -256 [0xffffffffffffff00])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2395])) nsichneu.c:708 83 {*movsi_internal}
     (nil))
(insn 1086 1085 1087 122 (set (reg:SI 0 ax [orig:400 D.5116 ] [400])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:711 83 {*movsi_internal}
     (nil))
(insn 1087 1086 1088 122 (set (reg:SI 1 dx [2398])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -248 [0xffffffffffffff08])) [0 a+0 S4 A32])) nsichneu.c:711 83 {*movsi_internal}
     (nil))
(insn 1088 1087 1089 122 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:400 D.5116 ] [400])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2398])) nsichneu.c:711 83 {*movsi_internal}
     (nil))
(insn 1089 1088 7144 122 (set (reg:SI 0 ax [orig:401 D.5116 ] [401])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:712 83 {*movsi_internal}
     (nil))
(insn 7144 1089 1091 122 (set (reg:SI 1 dx [orig:402 D.5116 ] [402])
        (plus:SI (reg:SI 0 ax [orig:401 D.5116 ] [401])
            (const_int 1 [0x1]))) nsichneu.c:712 191 {*leasi}
     (nil))
(insn 1091 7144 1092 122 (set (reg:SI 0 ax [2399])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -252 [0xffffffffffffff04])) [0 b+0 S4 A32])) nsichneu.c:712 83 {*movsi_internal}
     (nil))
(insn 1092 1091 1093 122 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:402 D.5116 ] [402])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2399])) nsichneu.c:712 83 {*movsi_internal}
     (nil))
(insn 1093 1092 7145 122 (set (reg:SI 0 ax [orig:403 D.5116 ] [403])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:713 83 {*movsi_internal}
     (nil))
(insn 7145 1093 1095 122 (set (reg:SI 1 dx [orig:404 D.5116 ] [404])
        (plus:SI (reg:SI 0 ax [orig:403 D.5116 ] [403])
            (const_int 2 [0x2]))) nsichneu.c:713 191 {*leasi}
     (nil))
(insn 1095 7145 1096 122 (set (reg:SI 0 ax [2400])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -256 [0xffffffffffffff00])) [0 c+0 S4 A32])) nsichneu.c:713 83 {*movsi_internal}
     (nil))
(insn 1096 1095 1097 122 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:404 D.5116 ] [404])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2400])) nsichneu.c:713 83 {*movsi_internal}
     (nil))
(insn 1097 1096 1098 122 (set (reg:SI 0 ax [orig:405 D.5116 ] [405])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:714 83 {*movsi_internal}
     (nil))
(insn 1098 1097 1099 122 (parallel [
            (set (reg:SI 0 ax [orig:406 D.5116 ] [406])
                (plus:SI (reg:SI 0 ax [orig:405 D.5116 ] [405])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:714 197 {*addsi_1}
     (nil))
(insn 1099 1098 1100 122 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:406 D.5116 ] [406])) nsichneu.c:714 83 {*movsi_internal}
     (nil))
(code_label 1100 1099 1101 123 25 "" [5 uses])
(note 1101 1100 1102 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 1102 1101 1103 123 (set (reg:SI 0 ax [orig:407 D.5116 ] [407])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:721 83 {*movsi_internal}
     (nil))
(insn 1103 1102 1104 123 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:407 D.5116 ] [407])
            (const_int 3 [0x3]))) nsichneu.c:721 7 {*cmpsi_1}
     (nil))
(jump_insn 1104 1103 1105 123 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1154)
            (pc))) nsichneu.c:721 495 {*jcc_1}
     (nil)
 -> 1154)
(note 1105 1104 1106 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 1106 1105 1107 124 (set (reg:SI 0 ax [orig:408 D.5116 ] [408])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:722 83 {*movsi_internal}
     (nil))
(insn 1107 1106 1108 124 (parallel [
            (set (reg:SI 0 ax [orig:409 D.5116 ] [409])
                (plus:SI (reg:SI 0 ax [orig:408 D.5116 ] [408])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:722 197 {*addsi_1}
     (nil))
(insn 1108 1107 1109 124 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:409 D.5116 ] [409])
            (const_int 6 [0x6]))) nsichneu.c:721 7 {*cmpsi_1}
     (nil))
(jump_insn 1109 1108 1110 124 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1154)
            (pc))) nsichneu.c:721 495 {*jcc_1}
     (nil)
 -> 1154)
(note 1110 1109 1111 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 1111 1110 1112 125 (set (reg:SI 1 dx [orig:410 D.5117 ] [410])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:723 83 {*movsi_internal}
     (nil))
(insn 1112 1111 1113 125 (set (reg:SI 0 ax [orig:411 D.5117 ] [411])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:723 83 {*movsi_internal}
     (nil))
(insn 1113 1112 1114 125 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:410 D.5117 ] [410])
            (reg:SI 0 ax [orig:411 D.5117 ] [411]))) nsichneu.c:722 7 {*cmpsi_1}
     (nil))
(jump_insn 1114 1113 1115 125 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1154)
            (pc))) nsichneu.c:722 495 {*jcc_1}
     (nil)
 -> 1154)
(note 1115 1114 1116 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 1116 1115 1117 126 (set (reg:SI 1 dx [orig:412 D.5117 ] [412])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:724 83 {*movsi_internal}
     (nil))
(insn 1117 1116 1118 126 (set (reg:SI 0 ax [orig:413 D.5117 ] [413])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:724 83 {*movsi_internal}
     (nil))
(insn 1118 1117 1119 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:412 D.5117 ] [412])
            (reg:SI 0 ax [orig:413 D.5117 ] [413]))) nsichneu.c:723 7 {*cmpsi_1}
     (nil))
(jump_insn 1119 1118 1120 126 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1154)
            (pc))) nsichneu.c:723 495 {*jcc_1}
     (nil)
 -> 1154)
(note 1120 1119 1121 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 1121 1120 1122 127 (set (reg:SI 0 ax [2401])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:729 83 {*movsi_internal}
     (nil))
(insn 1122 1121 1123 127 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -260 [0xfffffffffffffefc])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2401])) nsichneu.c:729 83 {*movsi_internal}
     (nil))
(insn 1123 1122 1124 127 (set (reg:SI 0 ax [2402])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:730 83 {*movsi_internal}
     (nil))
(insn 1124 1123 1125 127 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -264 [0xfffffffffffffef8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2402])) nsichneu.c:730 83 {*movsi_internal}
     (nil))
(insn 1125 1124 1126 127 (set (reg:SI 0 ax [2403])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -264 [0xfffffffffffffef8])) [0 b+0 S4 A32])) nsichneu.c:733 83 {*movsi_internal}
     (nil))
(insn 1126 1125 1127 127 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2403])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -260 [0xfffffffffffffefc])) [0 a+0 S4 A32]))) nsichneu.c:733 7 {*cmpsi_1}
     (nil))
(jump_insn 1127 1126 1128 127 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1154)
            (pc))) nsichneu.c:733 495 {*jcc_1}
     (nil)
 -> 1154)
(note 1128 1127 1129 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 1129 1128 1130 128 (set (reg:SI 0 ax [orig:414 D.5116 ] [414])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:735 83 {*movsi_internal}
     (nil))
(insn 1130 1129 1131 128 (parallel [
            (set (reg:SI 0 ax [orig:415 D.5116 ] [415])
                (plus:SI (reg:SI 0 ax [orig:414 D.5116 ] [414])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:735 197 {*addsi_1}
     (nil))
(insn 1131 1130 1136 128 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:415 D.5116 ] [415])) nsichneu.c:735 83 {*movsi_internal}
     (nil))
(insn 1136 1131 1137 128 (set (reg:SI 1 dx [2408])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -260 [0xfffffffffffffefc])) [0 a+0 S4 A32])) nsichneu.c:738 83 {*movsi_internal}
     (nil))
(insn 1137 1136 1138 128 (set (reg:SI 0 ax [2409])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -264 [0xfffffffffffffef8])) [0 b+0 S4 A32])) nsichneu.c:738 83 {*movsi_internal}
     (nil))
(insn 1138 1137 1139 128 (parallel [
            (set (reg:SI 0 ax [2407])
                (plus:SI (reg:SI 0 ax [2409])
                    (reg:SI 1 dx [2408])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:738 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -260 [0xfffffffffffffefc])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -264 [0xfffffffffffffef8])) [0 b+0 S4 A32]))
        (nil)))
(insn 1139 1138 1140 128 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -268 [0xfffffffffffffef4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2407])) nsichneu.c:738 83 {*movsi_internal}
     (nil))
(insn 1140 1139 1141 128 (set (reg:SI 0 ax [orig:416 D.5116 ] [416])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:741 83 {*movsi_internal}
     (nil))
(insn 1141 1140 1142 128 (set (reg:SI 1 dx [2410])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -260 [0xfffffffffffffefc])) [0 a+0 S4 A32])) nsichneu.c:741 83 {*movsi_internal}
     (nil))
(insn 1142 1141 1143 128 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:416 D.5116 ] [416])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2410])) nsichneu.c:741 83 {*movsi_internal}
     (nil))
(insn 1143 1142 7142 128 (set (reg:SI 0 ax [orig:417 D.5116 ] [417])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:742 83 {*movsi_internal}
     (nil))
(insn 7142 1143 1145 128 (set (reg:SI 1 dx [orig:418 D.5116 ] [418])
        (plus:SI (reg:SI 0 ax [orig:417 D.5116 ] [417])
            (const_int 1 [0x1]))) nsichneu.c:742 191 {*leasi}
     (nil))
(insn 1145 7142 1146 128 (set (reg:SI 0 ax [2411])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -264 [0xfffffffffffffef8])) [0 b+0 S4 A32])) nsichneu.c:742 83 {*movsi_internal}
     (nil))
(insn 1146 1145 1147 128 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:418 D.5116 ] [418])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2411])) nsichneu.c:742 83 {*movsi_internal}
     (nil))
(insn 1147 1146 7143 128 (set (reg:SI 0 ax [orig:419 D.5116 ] [419])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:743 83 {*movsi_internal}
     (nil))
(insn 7143 1147 1149 128 (set (reg:SI 1 dx [orig:420 D.5116 ] [420])
        (plus:SI (reg:SI 0 ax [orig:419 D.5116 ] [419])
            (const_int 2 [0x2]))) nsichneu.c:743 191 {*leasi}
     (nil))
(insn 1149 7143 1150 128 (set (reg:SI 0 ax [2412])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -268 [0xfffffffffffffef4])) [0 c+0 S4 A32])) nsichneu.c:743 83 {*movsi_internal}
     (nil))
(insn 1150 1149 1151 128 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:420 D.5116 ] [420])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2412])) nsichneu.c:743 83 {*movsi_internal}
     (nil))
(insn 1151 1150 1152 128 (set (reg:SI 0 ax [orig:421 D.5116 ] [421])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:744 83 {*movsi_internal}
     (nil))
(insn 1152 1151 1153 128 (parallel [
            (set (reg:SI 0 ax [orig:422 D.5116 ] [422])
                (plus:SI (reg:SI 0 ax [orig:421 D.5116 ] [421])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:744 197 {*addsi_1}
     (nil))
(insn 1153 1152 1154 128 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:422 D.5116 ] [422])) nsichneu.c:744 83 {*movsi_internal}
     (nil))
(code_label 1154 1153 1155 129 26 "" [5 uses])
(note 1155 1154 1156 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 1156 1155 1157 129 (set (reg:SI 0 ax [orig:423 D.5116 ] [423])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:751 83 {*movsi_internal}
     (nil))
(insn 1157 1156 1158 129 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:423 D.5116 ] [423])
            (const_int 3 [0x3]))) nsichneu.c:751 7 {*cmpsi_1}
     (nil))
(jump_insn 1158 1157 1159 129 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1208)
            (pc))) nsichneu.c:751 495 {*jcc_1}
     (nil)
 -> 1208)
(note 1159 1158 1160 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(insn 1160 1159 1161 130 (set (reg:SI 0 ax [orig:424 D.5116 ] [424])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:752 83 {*movsi_internal}
     (nil))
(insn 1161 1160 1162 130 (parallel [
            (set (reg:SI 0 ax [orig:425 D.5116 ] [425])
                (plus:SI (reg:SI 0 ax [orig:424 D.5116 ] [424])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:752 197 {*addsi_1}
     (nil))
(insn 1162 1161 1163 130 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:425 D.5116 ] [425])
            (const_int 6 [0x6]))) nsichneu.c:751 7 {*cmpsi_1}
     (nil))
(jump_insn 1163 1162 1164 130 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1208)
            (pc))) nsichneu.c:751 495 {*jcc_1}
     (nil)
 -> 1208)
(note 1164 1163 1165 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 1165 1164 1166 131 (set (reg:SI 1 dx [orig:426 D.5117 ] [426])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:753 83 {*movsi_internal}
     (nil))
(insn 1166 1165 1167 131 (set (reg:SI 0 ax [orig:427 D.5117 ] [427])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:753 83 {*movsi_internal}
     (nil))
(insn 1167 1166 1168 131 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:426 D.5117 ] [426])
            (reg:SI 0 ax [orig:427 D.5117 ] [427]))) nsichneu.c:752 7 {*cmpsi_1}
     (nil))
(jump_insn 1168 1167 1169 131 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1208)
            (pc))) nsichneu.c:752 495 {*jcc_1}
     (nil)
 -> 1208)
(note 1169 1168 1170 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 1170 1169 1171 132 (set (reg:SI 1 dx [orig:428 D.5117 ] [428])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:754 83 {*movsi_internal}
     (nil))
(insn 1171 1170 1172 132 (set (reg:SI 0 ax [orig:429 D.5117 ] [429])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:754 83 {*movsi_internal}
     (nil))
(insn 1172 1171 1173 132 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:428 D.5117 ] [428])
            (reg:SI 0 ax [orig:429 D.5117 ] [429]))) nsichneu.c:753 7 {*cmpsi_1}
     (nil))
(jump_insn 1173 1172 1174 132 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1208)
            (pc))) nsichneu.c:753 495 {*jcc_1}
     (nil)
 -> 1208)
(note 1174 1173 1175 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 1175 1174 1176 133 (set (reg:SI 0 ax [2413])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:759 83 {*movsi_internal}
     (nil))
(insn 1176 1175 1177 133 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -272 [0xfffffffffffffef0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2413])) nsichneu.c:759 83 {*movsi_internal}
     (nil))
(insn 1177 1176 1178 133 (set (reg:SI 0 ax [2414])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:760 83 {*movsi_internal}
     (nil))
(insn 1178 1177 1179 133 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -276 [0xfffffffffffffeec])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2414])) nsichneu.c:760 83 {*movsi_internal}
     (nil))
(insn 1179 1178 1180 133 (set (reg:SI 0 ax [2415])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -276 [0xfffffffffffffeec])) [0 b+0 S4 A32])) nsichneu.c:763 83 {*movsi_internal}
     (nil))
(insn 1180 1179 1181 133 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2415])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -272 [0xfffffffffffffef0])) [0 a+0 S4 A32]))) nsichneu.c:763 7 {*cmpsi_1}
     (nil))
(jump_insn 1181 1180 1182 133 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1208)
            (pc))) nsichneu.c:763 495 {*jcc_1}
     (nil)
 -> 1208)
(note 1182 1181 1183 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(insn 1183 1182 1184 134 (set (reg:SI 0 ax [orig:430 D.5116 ] [430])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:765 83 {*movsi_internal}
     (nil))
(insn 1184 1183 1185 134 (parallel [
            (set (reg:SI 0 ax [orig:431 D.5116 ] [431])
                (plus:SI (reg:SI 0 ax [orig:430 D.5116 ] [430])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:765 197 {*addsi_1}
     (nil))
(insn 1185 1184 1190 134 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:431 D.5116 ] [431])) nsichneu.c:765 83 {*movsi_internal}
     (nil))
(insn 1190 1185 1191 134 (set (reg:SI 1 dx [2420])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -272 [0xfffffffffffffef0])) [0 a+0 S4 A32])) nsichneu.c:768 83 {*movsi_internal}
     (nil))
(insn 1191 1190 1192 134 (set (reg:SI 0 ax [2421])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -276 [0xfffffffffffffeec])) [0 b+0 S4 A32])) nsichneu.c:768 83 {*movsi_internal}
     (nil))
(insn 1192 1191 1193 134 (parallel [
            (set (reg:SI 0 ax [2419])
                (plus:SI (reg:SI 0 ax [2421])
                    (reg:SI 1 dx [2420])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:768 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -272 [0xfffffffffffffef0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -276 [0xfffffffffffffeec])) [0 b+0 S4 A32]))
        (nil)))
(insn 1193 1192 1194 134 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -280 [0xfffffffffffffee8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2419])) nsichneu.c:768 83 {*movsi_internal}
     (nil))
(insn 1194 1193 1195 134 (set (reg:SI 0 ax [orig:432 D.5116 ] [432])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:771 83 {*movsi_internal}
     (nil))
(insn 1195 1194 1196 134 (set (reg:SI 1 dx [2422])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -272 [0xfffffffffffffef0])) [0 a+0 S4 A32])) nsichneu.c:771 83 {*movsi_internal}
     (nil))
(insn 1196 1195 1197 134 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:432 D.5116 ] [432])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2422])) nsichneu.c:771 83 {*movsi_internal}
     (nil))
(insn 1197 1196 7140 134 (set (reg:SI 0 ax [orig:433 D.5116 ] [433])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:772 83 {*movsi_internal}
     (nil))
(insn 7140 1197 1199 134 (set (reg:SI 1 dx [orig:434 D.5116 ] [434])
        (plus:SI (reg:SI 0 ax [orig:433 D.5116 ] [433])
            (const_int 1 [0x1]))) nsichneu.c:772 191 {*leasi}
     (nil))
(insn 1199 7140 1200 134 (set (reg:SI 0 ax [2423])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -276 [0xfffffffffffffeec])) [0 b+0 S4 A32])) nsichneu.c:772 83 {*movsi_internal}
     (nil))
(insn 1200 1199 1201 134 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:434 D.5116 ] [434])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2423])) nsichneu.c:772 83 {*movsi_internal}
     (nil))
(insn 1201 1200 7141 134 (set (reg:SI 0 ax [orig:435 D.5116 ] [435])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:773 83 {*movsi_internal}
     (nil))
(insn 7141 1201 1203 134 (set (reg:SI 1 dx [orig:436 D.5116 ] [436])
        (plus:SI (reg:SI 0 ax [orig:435 D.5116 ] [435])
            (const_int 2 [0x2]))) nsichneu.c:773 191 {*leasi}
     (nil))
(insn 1203 7141 1204 134 (set (reg:SI 0 ax [2424])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -280 [0xfffffffffffffee8])) [0 c+0 S4 A32])) nsichneu.c:773 83 {*movsi_internal}
     (nil))
(insn 1204 1203 1205 134 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:436 D.5116 ] [436])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2424])) nsichneu.c:773 83 {*movsi_internal}
     (nil))
(insn 1205 1204 1206 134 (set (reg:SI 0 ax [orig:437 D.5116 ] [437])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:774 83 {*movsi_internal}
     (nil))
(insn 1206 1205 1207 134 (parallel [
            (set (reg:SI 0 ax [orig:438 D.5116 ] [438])
                (plus:SI (reg:SI 0 ax [orig:437 D.5116 ] [437])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:774 197 {*addsi_1}
     (nil))
(insn 1207 1206 1208 134 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:438 D.5116 ] [438])) nsichneu.c:774 83 {*movsi_internal}
     (nil))
(code_label 1208 1207 1209 135 27 "" [5 uses])
(note 1209 1208 1210 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 1210 1209 1211 135 (set (reg:SI 0 ax [orig:439 D.5116 ] [439])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:781 83 {*movsi_internal}
     (nil))
(insn 1211 1210 1212 135 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:439 D.5116 ] [439])
            (const_int 3 [0x3]))) nsichneu.c:781 7 {*cmpsi_1}
     (nil))
(jump_insn 1212 1211 1213 135 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1262)
            (pc))) nsichneu.c:781 495 {*jcc_1}
     (nil)
 -> 1262)
(note 1213 1212 1214 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 1214 1213 1215 136 (set (reg:SI 0 ax [orig:440 D.5116 ] [440])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:782 83 {*movsi_internal}
     (nil))
(insn 1215 1214 1216 136 (parallel [
            (set (reg:SI 0 ax [orig:441 D.5116 ] [441])
                (plus:SI (reg:SI 0 ax [orig:440 D.5116 ] [440])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:782 197 {*addsi_1}
     (nil))
(insn 1216 1215 1217 136 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:441 D.5116 ] [441])
            (const_int 6 [0x6]))) nsichneu.c:781 7 {*cmpsi_1}
     (nil))
(jump_insn 1217 1216 1218 136 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1262)
            (pc))) nsichneu.c:781 495 {*jcc_1}
     (nil)
 -> 1262)
(note 1218 1217 1219 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 1219 1218 1220 137 (set (reg:SI 1 dx [orig:442 D.5117 ] [442])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:783 83 {*movsi_internal}
     (nil))
(insn 1220 1219 1221 137 (set (reg:SI 0 ax [orig:443 D.5117 ] [443])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:783 83 {*movsi_internal}
     (nil))
(insn 1221 1220 1222 137 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:442 D.5117 ] [442])
            (reg:SI 0 ax [orig:443 D.5117 ] [443]))) nsichneu.c:782 7 {*cmpsi_1}
     (nil))
(jump_insn 1222 1221 1223 137 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1262)
            (pc))) nsichneu.c:782 495 {*jcc_1}
     (nil)
 -> 1262)
(note 1223 1222 1224 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(insn 1224 1223 1225 138 (set (reg:SI 1 dx [orig:444 D.5117 ] [444])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:784 83 {*movsi_internal}
     (nil))
(insn 1225 1224 1226 138 (set (reg:SI 0 ax [orig:445 D.5117 ] [445])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:784 83 {*movsi_internal}
     (nil))
(insn 1226 1225 1227 138 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:444 D.5117 ] [444])
            (reg:SI 0 ax [orig:445 D.5117 ] [445]))) nsichneu.c:783 7 {*cmpsi_1}
     (nil))
(jump_insn 1227 1226 1228 138 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1262)
            (pc))) nsichneu.c:783 495 {*jcc_1}
     (nil)
 -> 1262)
(note 1228 1227 1229 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(insn 1229 1228 1230 139 (set (reg:SI 0 ax [2425])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:789 83 {*movsi_internal}
     (nil))
(insn 1230 1229 1231 139 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -284 [0xfffffffffffffee4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2425])) nsichneu.c:789 83 {*movsi_internal}
     (nil))
(insn 1231 1230 1232 139 (set (reg:SI 0 ax [2426])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:790 83 {*movsi_internal}
     (nil))
(insn 1232 1231 1233 139 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2426])) nsichneu.c:790 83 {*movsi_internal}
     (nil))
(insn 1233 1232 1234 139 (set (reg:SI 0 ax [2427])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [0 b+0 S4 A32])) nsichneu.c:793 83 {*movsi_internal}
     (nil))
(insn 1234 1233 1235 139 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2427])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -284 [0xfffffffffffffee4])) [0 a+0 S4 A32]))) nsichneu.c:793 7 {*cmpsi_1}
     (nil))
(jump_insn 1235 1234 1236 139 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1262)
            (pc))) nsichneu.c:793 495 {*jcc_1}
     (nil)
 -> 1262)
(note 1236 1235 1237 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 1237 1236 1238 140 (set (reg:SI 0 ax [orig:446 D.5116 ] [446])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:795 83 {*movsi_internal}
     (nil))
(insn 1238 1237 1239 140 (parallel [
            (set (reg:SI 0 ax [orig:447 D.5116 ] [447])
                (plus:SI (reg:SI 0 ax [orig:446 D.5116 ] [446])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:795 197 {*addsi_1}
     (nil))
(insn 1239 1238 1244 140 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:447 D.5116 ] [447])) nsichneu.c:795 83 {*movsi_internal}
     (nil))
(insn 1244 1239 1245 140 (set (reg:SI 1 dx [2432])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -284 [0xfffffffffffffee4])) [0 a+0 S4 A32])) nsichneu.c:798 83 {*movsi_internal}
     (nil))
(insn 1245 1244 1246 140 (set (reg:SI 0 ax [2433])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [0 b+0 S4 A32])) nsichneu.c:798 83 {*movsi_internal}
     (nil))
(insn 1246 1245 1247 140 (parallel [
            (set (reg:SI 0 ax [2431])
                (plus:SI (reg:SI 0 ax [2433])
                    (reg:SI 1 dx [2432])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:798 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -284 [0xfffffffffffffee4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -288 [0xfffffffffffffee0])) [0 b+0 S4 A32]))
        (nil)))
(insn 1247 1246 1248 140 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -292 [0xfffffffffffffedc])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2431])) nsichneu.c:798 83 {*movsi_internal}
     (nil))
(insn 1248 1247 1249 140 (set (reg:SI 0 ax [orig:448 D.5116 ] [448])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:801 83 {*movsi_internal}
     (nil))
(insn 1249 1248 1250 140 (set (reg:SI 1 dx [2434])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -284 [0xfffffffffffffee4])) [0 a+0 S4 A32])) nsichneu.c:801 83 {*movsi_internal}
     (nil))
(insn 1250 1249 1251 140 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:448 D.5116 ] [448])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2434])) nsichneu.c:801 83 {*movsi_internal}
     (nil))
(insn 1251 1250 7138 140 (set (reg:SI 0 ax [orig:449 D.5116 ] [449])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:802 83 {*movsi_internal}
     (nil))
(insn 7138 1251 1253 140 (set (reg:SI 1 dx [orig:450 D.5116 ] [450])
        (plus:SI (reg:SI 0 ax [orig:449 D.5116 ] [449])
            (const_int 1 [0x1]))) nsichneu.c:802 191 {*leasi}
     (nil))
(insn 1253 7138 1254 140 (set (reg:SI 0 ax [2435])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -288 [0xfffffffffffffee0])) [0 b+0 S4 A32])) nsichneu.c:802 83 {*movsi_internal}
     (nil))
(insn 1254 1253 1255 140 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:450 D.5116 ] [450])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2435])) nsichneu.c:802 83 {*movsi_internal}
     (nil))
(insn 1255 1254 7139 140 (set (reg:SI 0 ax [orig:451 D.5116 ] [451])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:803 83 {*movsi_internal}
     (nil))
(insn 7139 1255 1257 140 (set (reg:SI 1 dx [orig:452 D.5116 ] [452])
        (plus:SI (reg:SI 0 ax [orig:451 D.5116 ] [451])
            (const_int 2 [0x2]))) nsichneu.c:803 191 {*leasi}
     (nil))
(insn 1257 7139 1258 140 (set (reg:SI 0 ax [2436])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -292 [0xfffffffffffffedc])) [0 c+0 S4 A32])) nsichneu.c:803 83 {*movsi_internal}
     (nil))
(insn 1258 1257 1259 140 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:452 D.5116 ] [452])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2436])) nsichneu.c:803 83 {*movsi_internal}
     (nil))
(insn 1259 1258 1260 140 (set (reg:SI 0 ax [orig:453 D.5116 ] [453])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:804 83 {*movsi_internal}
     (nil))
(insn 1260 1259 1261 140 (parallel [
            (set (reg:SI 0 ax [orig:454 D.5116 ] [454])
                (plus:SI (reg:SI 0 ax [orig:453 D.5116 ] [453])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:804 197 {*addsi_1}
     (nil))
(insn 1261 1260 1262 140 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:454 D.5116 ] [454])) nsichneu.c:804 83 {*movsi_internal}
     (nil))
(code_label 1262 1261 1263 141 28 "" [5 uses])
(note 1263 1262 1264 141 [bb 141] NOTE_INSN_BASIC_BLOCK)
(insn 1264 1263 1265 141 (set (reg:SI 0 ax [orig:455 D.5116 ] [455])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:811 83 {*movsi_internal}
     (nil))
(insn 1265 1264 1266 141 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:455 D.5116 ] [455])
            (const_int 3 [0x3]))) nsichneu.c:811 7 {*cmpsi_1}
     (nil))
(jump_insn 1266 1265 1267 141 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1316)
            (pc))) nsichneu.c:811 495 {*jcc_1}
     (nil)
 -> 1316)
(note 1267 1266 1268 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 1268 1267 1269 142 (set (reg:SI 0 ax [orig:456 D.5116 ] [456])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:812 83 {*movsi_internal}
     (nil))
(insn 1269 1268 1270 142 (parallel [
            (set (reg:SI 0 ax [orig:457 D.5116 ] [457])
                (plus:SI (reg:SI 0 ax [orig:456 D.5116 ] [456])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:812 197 {*addsi_1}
     (nil))
(insn 1270 1269 1271 142 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:457 D.5116 ] [457])
            (const_int 6 [0x6]))) nsichneu.c:811 7 {*cmpsi_1}
     (nil))
(jump_insn 1271 1270 1272 142 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1316)
            (pc))) nsichneu.c:811 495 {*jcc_1}
     (nil)
 -> 1316)
(note 1272 1271 1273 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 1273 1272 1274 143 (set (reg:SI 1 dx [orig:458 D.5117 ] [458])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:813 83 {*movsi_internal}
     (nil))
(insn 1274 1273 1275 143 (set (reg:SI 0 ax [orig:459 D.5117 ] [459])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:813 83 {*movsi_internal}
     (nil))
(insn 1275 1274 1276 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:458 D.5117 ] [458])
            (reg:SI 0 ax [orig:459 D.5117 ] [459]))) nsichneu.c:812 7 {*cmpsi_1}
     (nil))
(jump_insn 1276 1275 1277 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1316)
            (pc))) nsichneu.c:812 495 {*jcc_1}
     (nil)
 -> 1316)
(note 1277 1276 1278 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(insn 1278 1277 1279 144 (set (reg:SI 1 dx [orig:460 D.5117 ] [460])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:814 83 {*movsi_internal}
     (nil))
(insn 1279 1278 1280 144 (set (reg:SI 0 ax [orig:461 D.5117 ] [461])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:814 83 {*movsi_internal}
     (nil))
(insn 1280 1279 1281 144 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:460 D.5117 ] [460])
            (reg:SI 0 ax [orig:461 D.5117 ] [461]))) nsichneu.c:813 7 {*cmpsi_1}
     (nil))
(jump_insn 1281 1280 1282 144 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1316)
            (pc))) nsichneu.c:813 495 {*jcc_1}
     (nil)
 -> 1316)
(note 1282 1281 1283 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 1283 1282 1284 145 (set (reg:SI 0 ax [2437])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:819 83 {*movsi_internal}
     (nil))
(insn 1284 1283 1285 145 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -296 [0xfffffffffffffed8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2437])) nsichneu.c:819 83 {*movsi_internal}
     (nil))
(insn 1285 1284 1286 145 (set (reg:SI 0 ax [2438])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:820 83 {*movsi_internal}
     (nil))
(insn 1286 1285 1287 145 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -300 [0xfffffffffffffed4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2438])) nsichneu.c:820 83 {*movsi_internal}
     (nil))
(insn 1287 1286 1288 145 (set (reg:SI 0 ax [2439])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -300 [0xfffffffffffffed4])) [0 b+0 S4 A32])) nsichneu.c:823 83 {*movsi_internal}
     (nil))
(insn 1288 1287 1289 145 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2439])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -296 [0xfffffffffffffed8])) [0 a+0 S4 A32]))) nsichneu.c:823 7 {*cmpsi_1}
     (nil))
(jump_insn 1289 1288 1290 145 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1316)
            (pc))) nsichneu.c:823 495 {*jcc_1}
     (nil)
 -> 1316)
(note 1290 1289 1291 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 1291 1290 1292 146 (set (reg:SI 0 ax [orig:462 D.5116 ] [462])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:826 83 {*movsi_internal}
     (nil))
(insn 1292 1291 1293 146 (parallel [
            (set (reg:SI 0 ax [orig:463 D.5116 ] [463])
                (plus:SI (reg:SI 0 ax [orig:462 D.5116 ] [462])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:826 197 {*addsi_1}
     (nil))
(insn 1293 1292 1298 146 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:463 D.5116 ] [463])) nsichneu.c:826 83 {*movsi_internal}
     (nil))
(insn 1298 1293 1299 146 (set (reg:SI 1 dx [2444])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -296 [0xfffffffffffffed8])) [0 a+0 S4 A32])) nsichneu.c:829 83 {*movsi_internal}
     (nil))
(insn 1299 1298 1300 146 (set (reg:SI 0 ax [2445])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -300 [0xfffffffffffffed4])) [0 b+0 S4 A32])) nsichneu.c:829 83 {*movsi_internal}
     (nil))
(insn 1300 1299 1301 146 (parallel [
            (set (reg:SI 0 ax [2443])
                (plus:SI (reg:SI 0 ax [2445])
                    (reg:SI 1 dx [2444])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:829 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -296 [0xfffffffffffffed8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -300 [0xfffffffffffffed4])) [0 b+0 S4 A32]))
        (nil)))
(insn 1301 1300 1302 146 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2443])) nsichneu.c:829 83 {*movsi_internal}
     (nil))
(insn 1302 1301 1303 146 (set (reg:SI 0 ax [orig:464 D.5116 ] [464])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:832 83 {*movsi_internal}
     (nil))
(insn 1303 1302 1304 146 (set (reg:SI 1 dx [2446])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -296 [0xfffffffffffffed8])) [0 a+0 S4 A32])) nsichneu.c:832 83 {*movsi_internal}
     (nil))
(insn 1304 1303 1305 146 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:464 D.5116 ] [464])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2446])) nsichneu.c:832 83 {*movsi_internal}
     (nil))
(insn 1305 1304 7136 146 (set (reg:SI 0 ax [orig:465 D.5116 ] [465])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:833 83 {*movsi_internal}
     (nil))
(insn 7136 1305 1307 146 (set (reg:SI 1 dx [orig:466 D.5116 ] [466])
        (plus:SI (reg:SI 0 ax [orig:465 D.5116 ] [465])
            (const_int 1 [0x1]))) nsichneu.c:833 191 {*leasi}
     (nil))
(insn 1307 7136 1308 146 (set (reg:SI 0 ax [2447])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -300 [0xfffffffffffffed4])) [0 b+0 S4 A32])) nsichneu.c:833 83 {*movsi_internal}
     (nil))
(insn 1308 1307 1309 146 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:466 D.5116 ] [466])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2447])) nsichneu.c:833 83 {*movsi_internal}
     (nil))
(insn 1309 1308 7137 146 (set (reg:SI 0 ax [orig:467 D.5116 ] [467])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:834 83 {*movsi_internal}
     (nil))
(insn 7137 1309 1311 146 (set (reg:SI 1 dx [orig:468 D.5116 ] [468])
        (plus:SI (reg:SI 0 ax [orig:467 D.5116 ] [467])
            (const_int 2 [0x2]))) nsichneu.c:834 191 {*leasi}
     (nil))
(insn 1311 7137 1312 146 (set (reg:SI 0 ax [2448])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -304 [0xfffffffffffffed0])) [0 c+0 S4 A32])) nsichneu.c:834 83 {*movsi_internal}
     (nil))
(insn 1312 1311 1313 146 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:468 D.5116 ] [468])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2448])) nsichneu.c:834 83 {*movsi_internal}
     (nil))
(insn 1313 1312 1314 146 (set (reg:SI 0 ax [orig:469 D.5116 ] [469])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:835 83 {*movsi_internal}
     (nil))
(insn 1314 1313 1315 146 (parallel [
            (set (reg:SI 0 ax [orig:470 D.5116 ] [470])
                (plus:SI (reg:SI 0 ax [orig:469 D.5116 ] [469])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:835 197 {*addsi_1}
     (nil))
(insn 1315 1314 1316 146 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:470 D.5116 ] [470])) nsichneu.c:835 83 {*movsi_internal}
     (nil))
(code_label 1316 1315 1317 147 29 "" [5 uses])
(note 1317 1316 1318 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 1318 1317 1319 147 (set (reg:SI 0 ax [orig:471 D.5116 ] [471])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:843 83 {*movsi_internal}
     (nil))
(insn 1319 1318 1320 147 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:471 D.5116 ] [471])
            (const_int 3 [0x3]))) nsichneu.c:843 7 {*cmpsi_1}
     (nil))
(jump_insn 1320 1319 1321 147 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1370)
            (pc))) nsichneu.c:843 495 {*jcc_1}
     (nil)
 -> 1370)
(note 1321 1320 1322 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 1322 1321 1323 148 (set (reg:SI 0 ax [orig:472 D.5116 ] [472])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:844 83 {*movsi_internal}
     (nil))
(insn 1323 1322 1324 148 (parallel [
            (set (reg:SI 0 ax [orig:473 D.5116 ] [473])
                (plus:SI (reg:SI 0 ax [orig:472 D.5116 ] [472])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:844 197 {*addsi_1}
     (nil))
(insn 1324 1323 1325 148 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:473 D.5116 ] [473])
            (const_int 6 [0x6]))) nsichneu.c:843 7 {*cmpsi_1}
     (nil))
(jump_insn 1325 1324 1326 148 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1370)
            (pc))) nsichneu.c:843 495 {*jcc_1}
     (nil)
 -> 1370)
(note 1326 1325 1327 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 1327 1326 1328 149 (set (reg:SI 1 dx [orig:474 D.5117 ] [474])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:845 83 {*movsi_internal}
     (nil))
(insn 1328 1327 1329 149 (set (reg:SI 0 ax [orig:475 D.5117 ] [475])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:845 83 {*movsi_internal}
     (nil))
(insn 1329 1328 1330 149 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:474 D.5117 ] [474])
            (reg:SI 0 ax [orig:475 D.5117 ] [475]))) nsichneu.c:844 7 {*cmpsi_1}
     (nil))
(jump_insn 1330 1329 1331 149 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1370)
            (pc))) nsichneu.c:844 495 {*jcc_1}
     (nil)
 -> 1370)
(note 1331 1330 1332 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 1332 1331 1333 150 (set (reg:SI 1 dx [orig:476 D.5117 ] [476])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:846 83 {*movsi_internal}
     (nil))
(insn 1333 1332 1334 150 (set (reg:SI 0 ax [orig:477 D.5117 ] [477])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:846 83 {*movsi_internal}
     (nil))
(insn 1334 1333 1335 150 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:476 D.5117 ] [476])
            (reg:SI 0 ax [orig:477 D.5117 ] [477]))) nsichneu.c:845 7 {*cmpsi_1}
     (nil))
(jump_insn 1335 1334 1336 150 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1370)
            (pc))) nsichneu.c:845 495 {*jcc_1}
     (nil)
 -> 1370)
(note 1336 1335 1337 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 1337 1336 1338 151 (set (reg:SI 0 ax [2449])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:852 83 {*movsi_internal}
     (nil))
(insn 1338 1337 1339 151 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2449])) nsichneu.c:852 83 {*movsi_internal}
     (nil))
(insn 1339 1338 1340 151 (set (reg:SI 0 ax [2450])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:853 83 {*movsi_internal}
     (nil))
(insn 1340 1339 1341 151 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2450])) nsichneu.c:853 83 {*movsi_internal}
     (nil))
(insn 1341 1340 1342 151 (set (reg:SI 0 ax [2451])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [0 b+0 S4 A32])) nsichneu.c:856 83 {*movsi_internal}
     (nil))
(insn 1342 1341 1343 151 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2451])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -308 [0xfffffffffffffecc])) [0 a+0 S4 A32]))) nsichneu.c:856 7 {*cmpsi_1}
     (nil))
(jump_insn 1343 1342 1344 151 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1370)
            (pc))) nsichneu.c:856 495 {*jcc_1}
     (nil)
 -> 1370)
(note 1344 1343 1345 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(insn 1345 1344 1346 152 (set (reg:SI 0 ax [orig:478 D.5116 ] [478])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:859 83 {*movsi_internal}
     (nil))
(insn 1346 1345 1347 152 (parallel [
            (set (reg:SI 0 ax [orig:479 D.5116 ] [479])
                (plus:SI (reg:SI 0 ax [orig:478 D.5116 ] [478])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:859 197 {*addsi_1}
     (nil))
(insn 1347 1346 1352 152 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:479 D.5116 ] [479])) nsichneu.c:859 83 {*movsi_internal}
     (nil))
(insn 1352 1347 1353 152 (set (reg:SI 1 dx [2456])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [0 a+0 S4 A32])) nsichneu.c:862 83 {*movsi_internal}
     (nil))
(insn 1353 1352 1354 152 (set (reg:SI 0 ax [2457])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [0 b+0 S4 A32])) nsichneu.c:862 83 {*movsi_internal}
     (nil))
(insn 1354 1353 1355 152 (parallel [
            (set (reg:SI 0 ax [2455])
                (plus:SI (reg:SI 0 ax [2457])
                    (reg:SI 1 dx [2456])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:862 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -308 [0xfffffffffffffecc])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -312 [0xfffffffffffffec8])) [0 b+0 S4 A32]))
        (nil)))
(insn 1355 1354 1356 152 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -316 [0xfffffffffffffec4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2455])) nsichneu.c:862 83 {*movsi_internal}
     (nil))
(insn 1356 1355 1357 152 (set (reg:SI 0 ax [orig:480 D.5116 ] [480])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:865 83 {*movsi_internal}
     (nil))
(insn 1357 1356 1358 152 (set (reg:SI 1 dx [2458])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -308 [0xfffffffffffffecc])) [0 a+0 S4 A32])) nsichneu.c:865 83 {*movsi_internal}
     (nil))
(insn 1358 1357 1359 152 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:480 D.5116 ] [480])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2458])) nsichneu.c:865 83 {*movsi_internal}
     (nil))
(insn 1359 1358 7134 152 (set (reg:SI 0 ax [orig:481 D.5116 ] [481])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:866 83 {*movsi_internal}
     (nil))
(insn 7134 1359 1361 152 (set (reg:SI 1 dx [orig:482 D.5116 ] [482])
        (plus:SI (reg:SI 0 ax [orig:481 D.5116 ] [481])
            (const_int 1 [0x1]))) nsichneu.c:866 191 {*leasi}
     (nil))
(insn 1361 7134 1362 152 (set (reg:SI 0 ax [2459])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -312 [0xfffffffffffffec8])) [0 b+0 S4 A32])) nsichneu.c:866 83 {*movsi_internal}
     (nil))
(insn 1362 1361 1363 152 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:482 D.5116 ] [482])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2459])) nsichneu.c:866 83 {*movsi_internal}
     (nil))
(insn 1363 1362 7135 152 (set (reg:SI 0 ax [orig:483 D.5116 ] [483])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:867 83 {*movsi_internal}
     (nil))
(insn 7135 1363 1365 152 (set (reg:SI 1 dx [orig:484 D.5116 ] [484])
        (plus:SI (reg:SI 0 ax [orig:483 D.5116 ] [483])
            (const_int 2 [0x2]))) nsichneu.c:867 191 {*leasi}
     (nil))
(insn 1365 7135 1366 152 (set (reg:SI 0 ax [2460])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -316 [0xfffffffffffffec4])) [0 c+0 S4 A32])) nsichneu.c:867 83 {*movsi_internal}
     (nil))
(insn 1366 1365 1367 152 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:484 D.5116 ] [484])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2460])) nsichneu.c:867 83 {*movsi_internal}
     (nil))
(insn 1367 1366 1368 152 (set (reg:SI 0 ax [orig:485 D.5116 ] [485])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:868 83 {*movsi_internal}
     (nil))
(insn 1368 1367 1369 152 (parallel [
            (set (reg:SI 0 ax [orig:486 D.5116 ] [486])
                (plus:SI (reg:SI 0 ax [orig:485 D.5116 ] [485])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:868 197 {*addsi_1}
     (nil))
(insn 1369 1368 1370 152 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:486 D.5116 ] [486])) nsichneu.c:868 83 {*movsi_internal}
     (nil))
(code_label 1370 1369 1371 153 30 "" [5 uses])
(note 1371 1370 1372 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 1372 1371 1373 153 (set (reg:SI 0 ax [orig:487 D.5116 ] [487])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:876 83 {*movsi_internal}
     (nil))
(insn 1373 1372 1374 153 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:487 D.5116 ] [487])
            (const_int 3 [0x3]))) nsichneu.c:876 7 {*cmpsi_1}
     (nil))
(jump_insn 1374 1373 1375 153 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1424)
            (pc))) nsichneu.c:876 495 {*jcc_1}
     (nil)
 -> 1424)
(note 1375 1374 1376 154 [bb 154] NOTE_INSN_BASIC_BLOCK)
(insn 1376 1375 1377 154 (set (reg:SI 0 ax [orig:488 D.5116 ] [488])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:877 83 {*movsi_internal}
     (nil))
(insn 1377 1376 1378 154 (parallel [
            (set (reg:SI 0 ax [orig:489 D.5116 ] [489])
                (plus:SI (reg:SI 0 ax [orig:488 D.5116 ] [488])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:877 197 {*addsi_1}
     (nil))
(insn 1378 1377 1379 154 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:489 D.5116 ] [489])
            (const_int 6 [0x6]))) nsichneu.c:876 7 {*cmpsi_1}
     (nil))
(jump_insn 1379 1378 1380 154 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1424)
            (pc))) nsichneu.c:876 495 {*jcc_1}
     (nil)
 -> 1424)
(note 1380 1379 1381 155 [bb 155] NOTE_INSN_BASIC_BLOCK)
(insn 1381 1380 1382 155 (set (reg:SI 1 dx [orig:490 D.5117 ] [490])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:878 83 {*movsi_internal}
     (nil))
(insn 1382 1381 1383 155 (set (reg:SI 0 ax [orig:491 D.5117 ] [491])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:878 83 {*movsi_internal}
     (nil))
(insn 1383 1382 1384 155 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:490 D.5117 ] [490])
            (reg:SI 0 ax [orig:491 D.5117 ] [491]))) nsichneu.c:877 7 {*cmpsi_1}
     (nil))
(jump_insn 1384 1383 1385 155 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1424)
            (pc))) nsichneu.c:877 495 {*jcc_1}
     (nil)
 -> 1424)
(note 1385 1384 1386 156 [bb 156] NOTE_INSN_BASIC_BLOCK)
(insn 1386 1385 1387 156 (set (reg:SI 1 dx [orig:492 D.5117 ] [492])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:879 83 {*movsi_internal}
     (nil))
(insn 1387 1386 1388 156 (set (reg:SI 0 ax [orig:493 D.5117 ] [493])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:879 83 {*movsi_internal}
     (nil))
(insn 1388 1387 1389 156 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:492 D.5117 ] [492])
            (reg:SI 0 ax [orig:493 D.5117 ] [493]))) nsichneu.c:878 7 {*cmpsi_1}
     (nil))
(jump_insn 1389 1388 1390 156 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1424)
            (pc))) nsichneu.c:878 495 {*jcc_1}
     (nil)
 -> 1424)
(note 1390 1389 1391 157 [bb 157] NOTE_INSN_BASIC_BLOCK)
(insn 1391 1390 1392 157 (set (reg:SI 0 ax [2461])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:885 83 {*movsi_internal}
     (nil))
(insn 1392 1391 1393 157 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -320 [0xfffffffffffffec0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2461])) nsichneu.c:885 83 {*movsi_internal}
     (nil))
(insn 1393 1392 1394 157 (set (reg:SI 0 ax [2462])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:886 83 {*movsi_internal}
     (nil))
(insn 1394 1393 1395 157 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -324 [0xfffffffffffffebc])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2462])) nsichneu.c:886 83 {*movsi_internal}
     (nil))
(insn 1395 1394 1396 157 (set (reg:SI 0 ax [2463])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -324 [0xfffffffffffffebc])) [0 b+0 S4 A32])) nsichneu.c:889 83 {*movsi_internal}
     (nil))
(insn 1396 1395 1397 157 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2463])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -320 [0xfffffffffffffec0])) [0 a+0 S4 A32]))) nsichneu.c:889 7 {*cmpsi_1}
     (nil))
(jump_insn 1397 1396 1398 157 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1424)
            (pc))) nsichneu.c:889 495 {*jcc_1}
     (nil)
 -> 1424)
(note 1398 1397 1399 158 [bb 158] NOTE_INSN_BASIC_BLOCK)
(insn 1399 1398 1400 158 (set (reg:SI 0 ax [orig:494 D.5116 ] [494])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:892 83 {*movsi_internal}
     (nil))
(insn 1400 1399 1401 158 (parallel [
            (set (reg:SI 0 ax [orig:495 D.5116 ] [495])
                (plus:SI (reg:SI 0 ax [orig:494 D.5116 ] [494])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:892 197 {*addsi_1}
     (nil))
(insn 1401 1400 1406 158 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:495 D.5116 ] [495])) nsichneu.c:892 83 {*movsi_internal}
     (nil))
(insn 1406 1401 1407 158 (set (reg:SI 1 dx [2468])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -320 [0xfffffffffffffec0])) [0 a+0 S4 A32])) nsichneu.c:895 83 {*movsi_internal}
     (nil))
(insn 1407 1406 1408 158 (set (reg:SI 0 ax [2469])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -324 [0xfffffffffffffebc])) [0 b+0 S4 A32])) nsichneu.c:895 83 {*movsi_internal}
     (nil))
(insn 1408 1407 1409 158 (parallel [
            (set (reg:SI 0 ax [2467])
                (plus:SI (reg:SI 0 ax [2469])
                    (reg:SI 1 dx [2468])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:895 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -320 [0xfffffffffffffec0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -324 [0xfffffffffffffebc])) [0 b+0 S4 A32]))
        (nil)))
(insn 1409 1408 1410 158 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -328 [0xfffffffffffffeb8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2467])) nsichneu.c:895 83 {*movsi_internal}
     (nil))
(insn 1410 1409 1411 158 (set (reg:SI 0 ax [orig:496 D.5116 ] [496])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:898 83 {*movsi_internal}
     (nil))
(insn 1411 1410 1412 158 (set (reg:SI 1 dx [2470])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -320 [0xfffffffffffffec0])) [0 a+0 S4 A32])) nsichneu.c:898 83 {*movsi_internal}
     (nil))
(insn 1412 1411 1413 158 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:496 D.5116 ] [496])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2470])) nsichneu.c:898 83 {*movsi_internal}
     (nil))
(insn 1413 1412 7132 158 (set (reg:SI 0 ax [orig:497 D.5116 ] [497])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:899 83 {*movsi_internal}
     (nil))
(insn 7132 1413 1415 158 (set (reg:SI 1 dx [orig:498 D.5116 ] [498])
        (plus:SI (reg:SI 0 ax [orig:497 D.5116 ] [497])
            (const_int 1 [0x1]))) nsichneu.c:899 191 {*leasi}
     (nil))
(insn 1415 7132 1416 158 (set (reg:SI 0 ax [2471])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -324 [0xfffffffffffffebc])) [0 b+0 S4 A32])) nsichneu.c:899 83 {*movsi_internal}
     (nil))
(insn 1416 1415 1417 158 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:498 D.5116 ] [498])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2471])) nsichneu.c:899 83 {*movsi_internal}
     (nil))
(insn 1417 1416 7133 158 (set (reg:SI 0 ax [orig:499 D.5116 ] [499])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:900 83 {*movsi_internal}
     (nil))
(insn 7133 1417 1419 158 (set (reg:SI 1 dx [orig:500 D.5116 ] [500])
        (plus:SI (reg:SI 0 ax [orig:499 D.5116 ] [499])
            (const_int 2 [0x2]))) nsichneu.c:900 191 {*leasi}
     (nil))
(insn 1419 7133 1420 158 (set (reg:SI 0 ax [2472])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -328 [0xfffffffffffffeb8])) [0 c+0 S4 A32])) nsichneu.c:900 83 {*movsi_internal}
     (nil))
(insn 1420 1419 1421 158 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:500 D.5116 ] [500])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2472])) nsichneu.c:900 83 {*movsi_internal}
     (nil))
(insn 1421 1420 1422 158 (set (reg:SI 0 ax [orig:501 D.5116 ] [501])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:901 83 {*movsi_internal}
     (nil))
(insn 1422 1421 1423 158 (parallel [
            (set (reg:SI 0 ax [orig:502 D.5116 ] [502])
                (plus:SI (reg:SI 0 ax [orig:501 D.5116 ] [501])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:901 197 {*addsi_1}
     (nil))
(insn 1423 1422 1424 158 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:502 D.5116 ] [502])) nsichneu.c:901 83 {*movsi_internal}
     (nil))
(code_label 1424 1423 1425 159 31 "" [5 uses])
(note 1425 1424 1426 159 [bb 159] NOTE_INSN_BASIC_BLOCK)
(insn 1426 1425 1427 159 (set (reg:SI 0 ax [orig:503 D.5116 ] [503])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:909 83 {*movsi_internal}
     (nil))
(insn 1427 1426 1428 159 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:503 D.5116 ] [503])
            (const_int 3 [0x3]))) nsichneu.c:909 7 {*cmpsi_1}
     (nil))
(jump_insn 1428 1427 1429 159 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1478)
            (pc))) nsichneu.c:909 495 {*jcc_1}
     (nil)
 -> 1478)
(note 1429 1428 1430 160 [bb 160] NOTE_INSN_BASIC_BLOCK)
(insn 1430 1429 1431 160 (set (reg:SI 0 ax [orig:504 D.5116 ] [504])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:910 83 {*movsi_internal}
     (nil))
(insn 1431 1430 1432 160 (parallel [
            (set (reg:SI 0 ax [orig:505 D.5116 ] [505])
                (plus:SI (reg:SI 0 ax [orig:504 D.5116 ] [504])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:910 197 {*addsi_1}
     (nil))
(insn 1432 1431 1433 160 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:505 D.5116 ] [505])
            (const_int 6 [0x6]))) nsichneu.c:909 7 {*cmpsi_1}
     (nil))
(jump_insn 1433 1432 1434 160 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1478)
            (pc))) nsichneu.c:909 495 {*jcc_1}
     (nil)
 -> 1478)
(note 1434 1433 1435 161 [bb 161] NOTE_INSN_BASIC_BLOCK)
(insn 1435 1434 1436 161 (set (reg:SI 1 dx [orig:506 D.5117 ] [506])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:911 83 {*movsi_internal}
     (nil))
(insn 1436 1435 1437 161 (set (reg:SI 0 ax [orig:507 D.5117 ] [507])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:911 83 {*movsi_internal}
     (nil))
(insn 1437 1436 1438 161 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:506 D.5117 ] [506])
            (reg:SI 0 ax [orig:507 D.5117 ] [507]))) nsichneu.c:910 7 {*cmpsi_1}
     (nil))
(jump_insn 1438 1437 1439 161 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1478)
            (pc))) nsichneu.c:910 495 {*jcc_1}
     (nil)
 -> 1478)
(note 1439 1438 1440 162 [bb 162] NOTE_INSN_BASIC_BLOCK)
(insn 1440 1439 1441 162 (set (reg:SI 1 dx [orig:508 D.5117 ] [508])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:912 83 {*movsi_internal}
     (nil))
(insn 1441 1440 1442 162 (set (reg:SI 0 ax [orig:509 D.5117 ] [509])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:912 83 {*movsi_internal}
     (nil))
(insn 1442 1441 1443 162 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:508 D.5117 ] [508])
            (reg:SI 0 ax [orig:509 D.5117 ] [509]))) nsichneu.c:911 7 {*cmpsi_1}
     (nil))
(jump_insn 1443 1442 1444 162 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1478)
            (pc))) nsichneu.c:911 495 {*jcc_1}
     (nil)
 -> 1478)
(note 1444 1443 1445 163 [bb 163] NOTE_INSN_BASIC_BLOCK)
(insn 1445 1444 1446 163 (set (reg:SI 0 ax [2473])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:918 83 {*movsi_internal}
     (nil))
(insn 1446 1445 1447 163 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2473])) nsichneu.c:918 83 {*movsi_internal}
     (nil))
(insn 1447 1446 1448 163 (set (reg:SI 0 ax [2474])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:919 83 {*movsi_internal}
     (nil))
(insn 1448 1447 1449 163 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2474])) nsichneu.c:919 83 {*movsi_internal}
     (nil))
(insn 1449 1448 1450 163 (set (reg:SI 0 ax [2475])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [0 b+0 S4 A32])) nsichneu.c:922 83 {*movsi_internal}
     (nil))
(insn 1450 1449 1451 163 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2475])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -332 [0xfffffffffffffeb4])) [0 a+0 S4 A32]))) nsichneu.c:922 7 {*cmpsi_1}
     (nil))
(jump_insn 1451 1450 1452 163 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1478)
            (pc))) nsichneu.c:922 495 {*jcc_1}
     (nil)
 -> 1478)
(note 1452 1451 1453 164 [bb 164] NOTE_INSN_BASIC_BLOCK)
(insn 1453 1452 1454 164 (set (reg:SI 0 ax [orig:510 D.5116 ] [510])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:925 83 {*movsi_internal}
     (nil))
(insn 1454 1453 1455 164 (parallel [
            (set (reg:SI 0 ax [orig:511 D.5116 ] [511])
                (plus:SI (reg:SI 0 ax [orig:510 D.5116 ] [510])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:925 197 {*addsi_1}
     (nil))
(insn 1455 1454 1460 164 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:511 D.5116 ] [511])) nsichneu.c:925 83 {*movsi_internal}
     (nil))
(insn 1460 1455 1461 164 (set (reg:SI 1 dx [2480])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [0 a+0 S4 A32])) nsichneu.c:928 83 {*movsi_internal}
     (nil))
(insn 1461 1460 1462 164 (set (reg:SI 0 ax [2481])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [0 b+0 S4 A32])) nsichneu.c:928 83 {*movsi_internal}
     (nil))
(insn 1462 1461 1463 164 (parallel [
            (set (reg:SI 0 ax [2479])
                (plus:SI (reg:SI 0 ax [2481])
                    (reg:SI 1 dx [2480])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:928 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -332 [0xfffffffffffffeb4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -336 [0xfffffffffffffeb0])) [0 b+0 S4 A32]))
        (nil)))
(insn 1463 1462 1464 164 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -340 [0xfffffffffffffeac])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2479])) nsichneu.c:928 83 {*movsi_internal}
     (nil))
(insn 1464 1463 1465 164 (set (reg:SI 0 ax [orig:512 D.5116 ] [512])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:931 83 {*movsi_internal}
     (nil))
(insn 1465 1464 1466 164 (set (reg:SI 1 dx [2482])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -332 [0xfffffffffffffeb4])) [0 a+0 S4 A32])) nsichneu.c:931 83 {*movsi_internal}
     (nil))
(insn 1466 1465 1467 164 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:512 D.5116 ] [512])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2482])) nsichneu.c:931 83 {*movsi_internal}
     (nil))
(insn 1467 1466 7130 164 (set (reg:SI 0 ax [orig:513 D.5116 ] [513])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:932 83 {*movsi_internal}
     (nil))
(insn 7130 1467 1469 164 (set (reg:SI 1 dx [orig:514 D.5116 ] [514])
        (plus:SI (reg:SI 0 ax [orig:513 D.5116 ] [513])
            (const_int 1 [0x1]))) nsichneu.c:932 191 {*leasi}
     (nil))
(insn 1469 7130 1470 164 (set (reg:SI 0 ax [2483])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -336 [0xfffffffffffffeb0])) [0 b+0 S4 A32])) nsichneu.c:932 83 {*movsi_internal}
     (nil))
(insn 1470 1469 1471 164 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:514 D.5116 ] [514])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2483])) nsichneu.c:932 83 {*movsi_internal}
     (nil))
(insn 1471 1470 7131 164 (set (reg:SI 0 ax [orig:515 D.5116 ] [515])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:933 83 {*movsi_internal}
     (nil))
(insn 7131 1471 1473 164 (set (reg:SI 1 dx [orig:516 D.5116 ] [516])
        (plus:SI (reg:SI 0 ax [orig:515 D.5116 ] [515])
            (const_int 2 [0x2]))) nsichneu.c:933 191 {*leasi}
     (nil))
(insn 1473 7131 1474 164 (set (reg:SI 0 ax [2484])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -340 [0xfffffffffffffeac])) [0 c+0 S4 A32])) nsichneu.c:933 83 {*movsi_internal}
     (nil))
(insn 1474 1473 1475 164 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:516 D.5116 ] [516])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2484])) nsichneu.c:933 83 {*movsi_internal}
     (nil))
(insn 1475 1474 1476 164 (set (reg:SI 0 ax [orig:517 D.5116 ] [517])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:934 83 {*movsi_internal}
     (nil))
(insn 1476 1475 1477 164 (parallel [
            (set (reg:SI 0 ax [orig:518 D.5116 ] [518])
                (plus:SI (reg:SI 0 ax [orig:517 D.5116 ] [517])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:934 197 {*addsi_1}
     (nil))
(insn 1477 1476 1478 164 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:518 D.5116 ] [518])) nsichneu.c:934 83 {*movsi_internal}
     (nil))
(code_label 1478 1477 1479 165 32 "" [5 uses])
(note 1479 1478 1480 165 [bb 165] NOTE_INSN_BASIC_BLOCK)
(insn 1480 1479 1481 165 (set (reg:SI 0 ax [orig:519 D.5116 ] [519])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:942 83 {*movsi_internal}
     (nil))
(insn 1481 1480 1482 165 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:519 D.5116 ] [519])
            (const_int 3 [0x3]))) nsichneu.c:942 7 {*cmpsi_1}
     (nil))
(jump_insn 1482 1481 1483 165 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1532)
            (pc))) nsichneu.c:942 495 {*jcc_1}
     (nil)
 -> 1532)
(note 1483 1482 1484 166 [bb 166] NOTE_INSN_BASIC_BLOCK)
(insn 1484 1483 1485 166 (set (reg:SI 0 ax [orig:520 D.5116 ] [520])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:943 83 {*movsi_internal}
     (nil))
(insn 1485 1484 1486 166 (parallel [
            (set (reg:SI 0 ax [orig:521 D.5116 ] [521])
                (plus:SI (reg:SI 0 ax [orig:520 D.5116 ] [520])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:943 197 {*addsi_1}
     (nil))
(insn 1486 1485 1487 166 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:521 D.5116 ] [521])
            (const_int 6 [0x6]))) nsichneu.c:942 7 {*cmpsi_1}
     (nil))
(jump_insn 1487 1486 1488 166 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1532)
            (pc))) nsichneu.c:942 495 {*jcc_1}
     (nil)
 -> 1532)
(note 1488 1487 1489 167 [bb 167] NOTE_INSN_BASIC_BLOCK)
(insn 1489 1488 1490 167 (set (reg:SI 1 dx [orig:522 D.5117 ] [522])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:944 83 {*movsi_internal}
     (nil))
(insn 1490 1489 1491 167 (set (reg:SI 0 ax [orig:523 D.5117 ] [523])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:944 83 {*movsi_internal}
     (nil))
(insn 1491 1490 1492 167 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:522 D.5117 ] [522])
            (reg:SI 0 ax [orig:523 D.5117 ] [523]))) nsichneu.c:943 7 {*cmpsi_1}
     (nil))
(jump_insn 1492 1491 1493 167 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1532)
            (pc))) nsichneu.c:943 495 {*jcc_1}
     (nil)
 -> 1532)
(note 1493 1492 1494 168 [bb 168] NOTE_INSN_BASIC_BLOCK)
(insn 1494 1493 1495 168 (set (reg:SI 1 dx [orig:524 D.5117 ] [524])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:945 83 {*movsi_internal}
     (nil))
(insn 1495 1494 1496 168 (set (reg:SI 0 ax [orig:525 D.5117 ] [525])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:945 83 {*movsi_internal}
     (nil))
(insn 1496 1495 1497 168 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:524 D.5117 ] [524])
            (reg:SI 0 ax [orig:525 D.5117 ] [525]))) nsichneu.c:944 7 {*cmpsi_1}
     (nil))
(jump_insn 1497 1496 1498 168 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1532)
            (pc))) nsichneu.c:944 495 {*jcc_1}
     (nil)
 -> 1532)
(note 1498 1497 1499 169 [bb 169] NOTE_INSN_BASIC_BLOCK)
(insn 1499 1498 1500 169 (set (reg:SI 0 ax [2485])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:951 83 {*movsi_internal}
     (nil))
(insn 1500 1499 1501 169 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -344 [0xfffffffffffffea8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2485])) nsichneu.c:951 83 {*movsi_internal}
     (nil))
(insn 1501 1500 1502 169 (set (reg:SI 0 ax [2486])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:952 83 {*movsi_internal}
     (nil))
(insn 1502 1501 1503 169 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -348 [0xfffffffffffffea4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2486])) nsichneu.c:952 83 {*movsi_internal}
     (nil))
(insn 1503 1502 1504 169 (set (reg:SI 0 ax [2487])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -348 [0xfffffffffffffea4])) [0 b+0 S4 A32])) nsichneu.c:955 83 {*movsi_internal}
     (nil))
(insn 1504 1503 1505 169 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2487])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -344 [0xfffffffffffffea8])) [0 a+0 S4 A32]))) nsichneu.c:955 7 {*cmpsi_1}
     (nil))
(jump_insn 1505 1504 1506 169 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1532)
            (pc))) nsichneu.c:955 495 {*jcc_1}
     (nil)
 -> 1532)
(note 1506 1505 1507 170 [bb 170] NOTE_INSN_BASIC_BLOCK)
(insn 1507 1506 1508 170 (set (reg:SI 0 ax [orig:526 D.5116 ] [526])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:958 83 {*movsi_internal}
     (nil))
(insn 1508 1507 1509 170 (parallel [
            (set (reg:SI 0 ax [orig:527 D.5116 ] [527])
                (plus:SI (reg:SI 0 ax [orig:526 D.5116 ] [526])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:958 197 {*addsi_1}
     (nil))
(insn 1509 1508 1514 170 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:527 D.5116 ] [527])) nsichneu.c:958 83 {*movsi_internal}
     (nil))
(insn 1514 1509 1515 170 (set (reg:SI 1 dx [2492])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -344 [0xfffffffffffffea8])) [0 a+0 S4 A32])) nsichneu.c:961 83 {*movsi_internal}
     (nil))
(insn 1515 1514 1516 170 (set (reg:SI 0 ax [2493])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -348 [0xfffffffffffffea4])) [0 b+0 S4 A32])) nsichneu.c:961 83 {*movsi_internal}
     (nil))
(insn 1516 1515 1517 170 (parallel [
            (set (reg:SI 0 ax [2491])
                (plus:SI (reg:SI 0 ax [2493])
                    (reg:SI 1 dx [2492])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:961 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -344 [0xfffffffffffffea8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -348 [0xfffffffffffffea4])) [0 b+0 S4 A32]))
        (nil)))
(insn 1517 1516 1518 170 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -352 [0xfffffffffffffea0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2491])) nsichneu.c:961 83 {*movsi_internal}
     (nil))
(insn 1518 1517 1519 170 (set (reg:SI 0 ax [orig:528 D.5116 ] [528])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:964 83 {*movsi_internal}
     (nil))
(insn 1519 1518 1520 170 (set (reg:SI 1 dx [2494])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -344 [0xfffffffffffffea8])) [0 a+0 S4 A32])) nsichneu.c:964 83 {*movsi_internal}
     (nil))
(insn 1520 1519 1521 170 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:528 D.5116 ] [528])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2494])) nsichneu.c:964 83 {*movsi_internal}
     (nil))
(insn 1521 1520 7128 170 (set (reg:SI 0 ax [orig:529 D.5116 ] [529])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:965 83 {*movsi_internal}
     (nil))
(insn 7128 1521 1523 170 (set (reg:SI 1 dx [orig:530 D.5116 ] [530])
        (plus:SI (reg:SI 0 ax [orig:529 D.5116 ] [529])
            (const_int 1 [0x1]))) nsichneu.c:965 191 {*leasi}
     (nil))
(insn 1523 7128 1524 170 (set (reg:SI 0 ax [2495])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -348 [0xfffffffffffffea4])) [0 b+0 S4 A32])) nsichneu.c:965 83 {*movsi_internal}
     (nil))
(insn 1524 1523 1525 170 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:530 D.5116 ] [530])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2495])) nsichneu.c:965 83 {*movsi_internal}
     (nil))
(insn 1525 1524 7129 170 (set (reg:SI 0 ax [orig:531 D.5116 ] [531])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:966 83 {*movsi_internal}
     (nil))
(insn 7129 1525 1527 170 (set (reg:SI 1 dx [orig:532 D.5116 ] [532])
        (plus:SI (reg:SI 0 ax [orig:531 D.5116 ] [531])
            (const_int 2 [0x2]))) nsichneu.c:966 191 {*leasi}
     (nil))
(insn 1527 7129 1528 170 (set (reg:SI 0 ax [2496])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -352 [0xfffffffffffffea0])) [0 c+0 S4 A32])) nsichneu.c:966 83 {*movsi_internal}
     (nil))
(insn 1528 1527 1529 170 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:532 D.5116 ] [532])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2496])) nsichneu.c:966 83 {*movsi_internal}
     (nil))
(insn 1529 1528 1530 170 (set (reg:SI 0 ax [orig:533 D.5116 ] [533])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:967 83 {*movsi_internal}
     (nil))
(insn 1530 1529 1531 170 (parallel [
            (set (reg:SI 0 ax [orig:534 D.5116 ] [534])
                (plus:SI (reg:SI 0 ax [orig:533 D.5116 ] [533])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:967 197 {*addsi_1}
     (nil))
(insn 1531 1530 1532 170 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:534 D.5116 ] [534])) nsichneu.c:967 83 {*movsi_internal}
     (nil))
(code_label 1532 1531 1533 171 33 "" [5 uses])
(note 1533 1532 1534 171 [bb 171] NOTE_INSN_BASIC_BLOCK)
(insn 1534 1533 1535 171 (set (reg:SI 0 ax [orig:535 D.5116 ] [535])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:975 83 {*movsi_internal}
     (nil))
(insn 1535 1534 1536 171 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:535 D.5116 ] [535])
            (const_int 3 [0x3]))) nsichneu.c:975 7 {*cmpsi_1}
     (nil))
(jump_insn 1536 1535 1537 171 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1586)
            (pc))) nsichneu.c:975 495 {*jcc_1}
     (nil)
 -> 1586)
(note 1537 1536 1538 172 [bb 172] NOTE_INSN_BASIC_BLOCK)
(insn 1538 1537 1539 172 (set (reg:SI 0 ax [orig:536 D.5116 ] [536])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:976 83 {*movsi_internal}
     (nil))
(insn 1539 1538 1540 172 (parallel [
            (set (reg:SI 0 ax [orig:537 D.5116 ] [537])
                (plus:SI (reg:SI 0 ax [orig:536 D.5116 ] [536])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:976 197 {*addsi_1}
     (nil))
(insn 1540 1539 1541 172 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:537 D.5116 ] [537])
            (const_int 6 [0x6]))) nsichneu.c:975 7 {*cmpsi_1}
     (nil))
(jump_insn 1541 1540 1542 172 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1586)
            (pc))) nsichneu.c:975 495 {*jcc_1}
     (nil)
 -> 1586)
(note 1542 1541 1543 173 [bb 173] NOTE_INSN_BASIC_BLOCK)
(insn 1543 1542 1544 173 (set (reg:SI 1 dx [orig:538 D.5117 ] [538])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:977 83 {*movsi_internal}
     (nil))
(insn 1544 1543 1545 173 (set (reg:SI 0 ax [orig:539 D.5117 ] [539])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:977 83 {*movsi_internal}
     (nil))
(insn 1545 1544 1546 173 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:538 D.5117 ] [538])
            (reg:SI 0 ax [orig:539 D.5117 ] [539]))) nsichneu.c:976 7 {*cmpsi_1}
     (nil))
(jump_insn 1546 1545 1547 173 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1586)
            (pc))) nsichneu.c:976 495 {*jcc_1}
     (nil)
 -> 1586)
(note 1547 1546 1548 174 [bb 174] NOTE_INSN_BASIC_BLOCK)
(insn 1548 1547 1549 174 (set (reg:SI 1 dx [orig:540 D.5117 ] [540])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:978 83 {*movsi_internal}
     (nil))
(insn 1549 1548 1550 174 (set (reg:SI 0 ax [orig:541 D.5117 ] [541])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:978 83 {*movsi_internal}
     (nil))
(insn 1550 1549 1551 174 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:540 D.5117 ] [540])
            (reg:SI 0 ax [orig:541 D.5117 ] [541]))) nsichneu.c:977 7 {*cmpsi_1}
     (nil))
(jump_insn 1551 1550 1552 174 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1586)
            (pc))) nsichneu.c:977 495 {*jcc_1}
     (nil)
 -> 1586)
(note 1552 1551 1553 175 [bb 175] NOTE_INSN_BASIC_BLOCK)
(insn 1553 1552 1554 175 (set (reg:SI 0 ax [2497])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:984 83 {*movsi_internal}
     (nil))
(insn 1554 1553 1555 175 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -356 [0xfffffffffffffe9c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2497])) nsichneu.c:984 83 {*movsi_internal}
     (nil))
(insn 1555 1554 1556 175 (set (reg:SI 0 ax [2498])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:985 83 {*movsi_internal}
     (nil))
(insn 1556 1555 1557 175 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -360 [0xfffffffffffffe98])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2498])) nsichneu.c:985 83 {*movsi_internal}
     (nil))
(insn 1557 1556 1558 175 (set (reg:SI 0 ax [2499])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -360 [0xfffffffffffffe98])) [0 b+0 S4 A32])) nsichneu.c:988 83 {*movsi_internal}
     (nil))
(insn 1558 1557 1559 175 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2499])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -356 [0xfffffffffffffe9c])) [0 a+0 S4 A32]))) nsichneu.c:988 7 {*cmpsi_1}
     (nil))
(jump_insn 1559 1558 1560 175 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1586)
            (pc))) nsichneu.c:988 495 {*jcc_1}
     (nil)
 -> 1586)
(note 1560 1559 1561 176 [bb 176] NOTE_INSN_BASIC_BLOCK)
(insn 1561 1560 1562 176 (set (reg:SI 0 ax [orig:542 D.5116 ] [542])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:991 83 {*movsi_internal}
     (nil))
(insn 1562 1561 1563 176 (parallel [
            (set (reg:SI 0 ax [orig:543 D.5116 ] [543])
                (plus:SI (reg:SI 0 ax [orig:542 D.5116 ] [542])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:991 197 {*addsi_1}
     (nil))
(insn 1563 1562 1568 176 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:543 D.5116 ] [543])) nsichneu.c:991 83 {*movsi_internal}
     (nil))
(insn 1568 1563 1569 176 (set (reg:SI 1 dx [2504])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -356 [0xfffffffffffffe9c])) [0 a+0 S4 A32])) nsichneu.c:994 83 {*movsi_internal}
     (nil))
(insn 1569 1568 1570 176 (set (reg:SI 0 ax [2505])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -360 [0xfffffffffffffe98])) [0 b+0 S4 A32])) nsichneu.c:994 83 {*movsi_internal}
     (nil))
(insn 1570 1569 1571 176 (parallel [
            (set (reg:SI 0 ax [2503])
                (plus:SI (reg:SI 0 ax [2505])
                    (reg:SI 1 dx [2504])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:994 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -356 [0xfffffffffffffe9c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -360 [0xfffffffffffffe98])) [0 b+0 S4 A32]))
        (nil)))
(insn 1571 1570 1572 176 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -364 [0xfffffffffffffe94])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2503])) nsichneu.c:994 83 {*movsi_internal}
     (nil))
(insn 1572 1571 1573 176 (set (reg:SI 0 ax [orig:544 D.5116 ] [544])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:997 83 {*movsi_internal}
     (nil))
(insn 1573 1572 1574 176 (set (reg:SI 1 dx [2506])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -356 [0xfffffffffffffe9c])) [0 a+0 S4 A32])) nsichneu.c:997 83 {*movsi_internal}
     (nil))
(insn 1574 1573 1575 176 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:544 D.5116 ] [544])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2506])) nsichneu.c:997 83 {*movsi_internal}
     (nil))
(insn 1575 1574 7126 176 (set (reg:SI 0 ax [orig:545 D.5116 ] [545])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:998 83 {*movsi_internal}
     (nil))
(insn 7126 1575 1577 176 (set (reg:SI 1 dx [orig:546 D.5116 ] [546])
        (plus:SI (reg:SI 0 ax [orig:545 D.5116 ] [545])
            (const_int 1 [0x1]))) nsichneu.c:998 191 {*leasi}
     (nil))
(insn 1577 7126 1578 176 (set (reg:SI 0 ax [2507])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -360 [0xfffffffffffffe98])) [0 b+0 S4 A32])) nsichneu.c:998 83 {*movsi_internal}
     (nil))
(insn 1578 1577 1579 176 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:546 D.5116 ] [546])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2507])) nsichneu.c:998 83 {*movsi_internal}
     (nil))
(insn 1579 1578 7127 176 (set (reg:SI 0 ax [orig:547 D.5116 ] [547])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:999 83 {*movsi_internal}
     (nil))
(insn 7127 1579 1581 176 (set (reg:SI 1 dx [orig:548 D.5116 ] [548])
        (plus:SI (reg:SI 0 ax [orig:547 D.5116 ] [547])
            (const_int 2 [0x2]))) nsichneu.c:999 191 {*leasi}
     (nil))
(insn 1581 7127 1582 176 (set (reg:SI 0 ax [2508])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -364 [0xfffffffffffffe94])) [0 c+0 S4 A32])) nsichneu.c:999 83 {*movsi_internal}
     (nil))
(insn 1582 1581 1583 176 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:548 D.5116 ] [548])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2508])) nsichneu.c:999 83 {*movsi_internal}
     (nil))
(insn 1583 1582 1584 176 (set (reg:SI 0 ax [orig:549 D.5116 ] [549])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1000 83 {*movsi_internal}
     (nil))
(insn 1584 1583 1585 176 (parallel [
            (set (reg:SI 0 ax [orig:550 D.5116 ] [550])
                (plus:SI (reg:SI 0 ax [orig:549 D.5116 ] [549])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1000 197 {*addsi_1}
     (nil))
(insn 1585 1584 1586 176 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:550 D.5116 ] [550])) nsichneu.c:1000 83 {*movsi_internal}
     (nil))
(code_label 1586 1585 1587 177 34 "" [5 uses])
(note 1587 1586 1588 177 [bb 177] NOTE_INSN_BASIC_BLOCK)
(insn 1588 1587 1589 177 (set (reg:SI 0 ax [orig:551 D.5116 ] [551])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1008 83 {*movsi_internal}
     (nil))
(insn 1589 1588 1590 177 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:551 D.5116 ] [551])
            (const_int 4 [0x4]))) nsichneu.c:1008 7 {*cmpsi_1}
     (nil))
(jump_insn 1590 1589 1591 177 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1642)
            (pc))) nsichneu.c:1008 495 {*jcc_1}
     (nil)
 -> 1642)
(note 1591 1590 1592 178 [bb 178] NOTE_INSN_BASIC_BLOCK)
(insn 1592 1591 1593 178 (set (reg:SI 0 ax [orig:552 D.5116 ] [552])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1009 83 {*movsi_internal}
     (nil))
(insn 1593 1592 1594 178 (parallel [
            (set (reg:SI 0 ax [orig:553 D.5116 ] [553])
                (plus:SI (reg:SI 0 ax [orig:552 D.5116 ] [552])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1009 197 {*addsi_1}
     (nil))
(insn 1594 1593 1595 178 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:553 D.5116 ] [553])
            (const_int 6 [0x6]))) nsichneu.c:1008 7 {*cmpsi_1}
     (nil))
(jump_insn 1595 1594 1596 178 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1642)
            (pc))) nsichneu.c:1008 495 {*jcc_1}
     (nil)
 -> 1642)
(note 1596 1595 1597 179 [bb 179] NOTE_INSN_BASIC_BLOCK)
(insn 1597 1596 1598 179 (set (reg:SI 1 dx [orig:554 D.5117 ] [554])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1010 83 {*movsi_internal}
     (nil))
(insn 1598 1597 1599 179 (set (reg:SI 0 ax [orig:555 D.5117 ] [555])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1010 83 {*movsi_internal}
     (nil))
(insn 1599 1598 1600 179 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:554 D.5117 ] [554])
            (reg:SI 0 ax [orig:555 D.5117 ] [555]))) nsichneu.c:1009 7 {*cmpsi_1}
     (nil))
(jump_insn 1600 1599 1601 179 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1642)
            (pc))) nsichneu.c:1009 495 {*jcc_1}
     (nil)
 -> 1642)
(note 1601 1600 1602 180 [bb 180] NOTE_INSN_BASIC_BLOCK)
(insn 1602 1601 1603 180 (set (reg:SI 1 dx [orig:556 D.5117 ] [556])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1011 83 {*movsi_internal}
     (nil))
(insn 1603 1602 1604 180 (set (reg:SI 0 ax [orig:557 D.5117 ] [557])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1011 83 {*movsi_internal}
     (nil))
(insn 1604 1603 1605 180 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:556 D.5117 ] [556])
            (reg:SI 0 ax [orig:557 D.5117 ] [557]))) nsichneu.c:1010 7 {*cmpsi_1}
     (nil))
(jump_insn 1605 1604 1606 180 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1642)
            (pc))) nsichneu.c:1010 495 {*jcc_1}
     (nil)
 -> 1642)
(note 1606 1605 1607 181 [bb 181] NOTE_INSN_BASIC_BLOCK)
(insn 1607 1606 1608 181 (set (reg:SI 0 ax [2509])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1017 83 {*movsi_internal}
     (nil))
(insn 1608 1607 1609 181 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -368 [0xfffffffffffffe90])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2509])) nsichneu.c:1017 83 {*movsi_internal}
     (nil))
(insn 1609 1608 1610 181 (set (reg:SI 0 ax [2510])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1018 83 {*movsi_internal}
     (nil))
(insn 1610 1609 1611 181 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -372 [0xfffffffffffffe8c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2510])) nsichneu.c:1018 83 {*movsi_internal}
     (nil))
(insn 1611 1610 1612 181 (set (reg:SI 0 ax [2511])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -372 [0xfffffffffffffe8c])) [0 b+0 S4 A32])) nsichneu.c:1021 83 {*movsi_internal}
     (nil))
(insn 1612 1611 1613 181 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2511])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -368 [0xfffffffffffffe90])) [0 a+0 S4 A32]))) nsichneu.c:1021 7 {*cmpsi_1}
     (nil))
(jump_insn 1613 1612 1614 181 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1642)
            (pc))) nsichneu.c:1021 495 {*jcc_1}
     (nil)
 -> 1642)
(note 1614 1613 1615 182 [bb 182] NOTE_INSN_BASIC_BLOCK)
(insn 1615 1614 1616 182 (set (reg:SI 0 ax [orig:558 D.5117 ] [558])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1024 83 {*movsi_internal}
     (nil))
(insn 1616 1615 1617 182 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:558 D.5117 ] [558])) nsichneu.c:1024 83 {*movsi_internal}
     (nil))
(insn 1617 1616 1618 182 (set (reg:SI 0 ax [orig:559 D.5116 ] [559])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1025 83 {*movsi_internal}
     (nil))
(insn 1618 1617 1619 182 (parallel [
            (set (reg:SI 0 ax [orig:560 D.5116 ] [560])
                (plus:SI (reg:SI 0 ax [orig:559 D.5116 ] [559])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1025 197 {*addsi_1}
     (nil))
(insn 1619 1618 1624 182 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:560 D.5116 ] [560])) nsichneu.c:1025 83 {*movsi_internal}
     (nil))
(insn 1624 1619 1625 182 (set (reg:SI 1 dx [2516])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -368 [0xfffffffffffffe90])) [0 a+0 S4 A32])) nsichneu.c:1028 83 {*movsi_internal}
     (nil))
(insn 1625 1624 1626 182 (set (reg:SI 0 ax [2517])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -372 [0xfffffffffffffe8c])) [0 b+0 S4 A32])) nsichneu.c:1028 83 {*movsi_internal}
     (nil))
(insn 1626 1625 1627 182 (parallel [
            (set (reg:SI 0 ax [2515])
                (plus:SI (reg:SI 0 ax [2517])
                    (reg:SI 1 dx [2516])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1028 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -368 [0xfffffffffffffe90])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -372 [0xfffffffffffffe8c])) [0 b+0 S4 A32]))
        (nil)))
(insn 1627 1626 1628 182 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -376 [0xfffffffffffffe88])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2515])) nsichneu.c:1028 83 {*movsi_internal}
     (nil))
(insn 1628 1627 1629 182 (set (reg:SI 0 ax [orig:561 D.5116 ] [561])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1031 83 {*movsi_internal}
     (nil))
(insn 1629 1628 1630 182 (set (reg:SI 1 dx [2518])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -368 [0xfffffffffffffe90])) [0 a+0 S4 A32])) nsichneu.c:1031 83 {*movsi_internal}
     (nil))
(insn 1630 1629 1631 182 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:561 D.5116 ] [561])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2518])) nsichneu.c:1031 83 {*movsi_internal}
     (nil))
(insn 1631 1630 7124 182 (set (reg:SI 0 ax [orig:562 D.5116 ] [562])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1032 83 {*movsi_internal}
     (nil))
(insn 7124 1631 1633 182 (set (reg:SI 1 dx [orig:563 D.5116 ] [563])
        (plus:SI (reg:SI 0 ax [orig:562 D.5116 ] [562])
            (const_int 1 [0x1]))) nsichneu.c:1032 191 {*leasi}
     (nil))
(insn 1633 7124 1634 182 (set (reg:SI 0 ax [2519])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -372 [0xfffffffffffffe8c])) [0 b+0 S4 A32])) nsichneu.c:1032 83 {*movsi_internal}
     (nil))
(insn 1634 1633 1635 182 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:563 D.5116 ] [563])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2519])) nsichneu.c:1032 83 {*movsi_internal}
     (nil))
(insn 1635 1634 7125 182 (set (reg:SI 0 ax [orig:564 D.5116 ] [564])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1033 83 {*movsi_internal}
     (nil))
(insn 7125 1635 1637 182 (set (reg:SI 1 dx [orig:565 D.5116 ] [565])
        (plus:SI (reg:SI 0 ax [orig:564 D.5116 ] [564])
            (const_int 2 [0x2]))) nsichneu.c:1033 191 {*leasi}
     (nil))
(insn 1637 7125 1638 182 (set (reg:SI 0 ax [2520])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -376 [0xfffffffffffffe88])) [0 c+0 S4 A32])) nsichneu.c:1033 83 {*movsi_internal}
     (nil))
(insn 1638 1637 1639 182 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:565 D.5116 ] [565])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2520])) nsichneu.c:1033 83 {*movsi_internal}
     (nil))
(insn 1639 1638 1640 182 (set (reg:SI 0 ax [orig:566 D.5116 ] [566])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1034 83 {*movsi_internal}
     (nil))
(insn 1640 1639 1641 182 (parallel [
            (set (reg:SI 0 ax [orig:567 D.5116 ] [567])
                (plus:SI (reg:SI 0 ax [orig:566 D.5116 ] [566])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1034 197 {*addsi_1}
     (nil))
(insn 1641 1640 1642 182 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:567 D.5116 ] [567])) nsichneu.c:1034 83 {*movsi_internal}
     (nil))
(code_label 1642 1641 1643 183 35 "" [5 uses])
(note 1643 1642 1644 183 [bb 183] NOTE_INSN_BASIC_BLOCK)
(insn 1644 1643 1645 183 (set (reg:SI 0 ax [orig:568 D.5116 ] [568])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1042 83 {*movsi_internal}
     (nil))
(insn 1645 1644 1646 183 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:568 D.5116 ] [568])
            (const_int 4 [0x4]))) nsichneu.c:1042 7 {*cmpsi_1}
     (nil))
(jump_insn 1646 1645 1647 183 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1698)
            (pc))) nsichneu.c:1042 495 {*jcc_1}
     (nil)
 -> 1698)
(note 1647 1646 1648 184 [bb 184] NOTE_INSN_BASIC_BLOCK)
(insn 1648 1647 1649 184 (set (reg:SI 0 ax [orig:569 D.5116 ] [569])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1043 83 {*movsi_internal}
     (nil))
(insn 1649 1648 1650 184 (parallel [
            (set (reg:SI 0 ax [orig:570 D.5116 ] [570])
                (plus:SI (reg:SI 0 ax [orig:569 D.5116 ] [569])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1043 197 {*addsi_1}
     (nil))
(insn 1650 1649 1651 184 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:570 D.5116 ] [570])
            (const_int 6 [0x6]))) nsichneu.c:1042 7 {*cmpsi_1}
     (nil))
(jump_insn 1651 1650 1652 184 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1698)
            (pc))) nsichneu.c:1042 495 {*jcc_1}
     (nil)
 -> 1698)
(note 1652 1651 1653 185 [bb 185] NOTE_INSN_BASIC_BLOCK)
(insn 1653 1652 1654 185 (set (reg:SI 1 dx [orig:571 D.5117 ] [571])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1044 83 {*movsi_internal}
     (nil))
(insn 1654 1653 1655 185 (set (reg:SI 0 ax [orig:572 D.5117 ] [572])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1044 83 {*movsi_internal}
     (nil))
(insn 1655 1654 1656 185 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:571 D.5117 ] [571])
            (reg:SI 0 ax [orig:572 D.5117 ] [572]))) nsichneu.c:1043 7 {*cmpsi_1}
     (nil))
(jump_insn 1656 1655 1657 185 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1698)
            (pc))) nsichneu.c:1043 495 {*jcc_1}
     (nil)
 -> 1698)
(note 1657 1656 1658 186 [bb 186] NOTE_INSN_BASIC_BLOCK)
(insn 1658 1657 1659 186 (set (reg:SI 1 dx [orig:573 D.5117 ] [573])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1045 83 {*movsi_internal}
     (nil))
(insn 1659 1658 1660 186 (set (reg:SI 0 ax [orig:574 D.5117 ] [574])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1045 83 {*movsi_internal}
     (nil))
(insn 1660 1659 1661 186 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:573 D.5117 ] [573])
            (reg:SI 0 ax [orig:574 D.5117 ] [574]))) nsichneu.c:1044 7 {*cmpsi_1}
     (nil))
(jump_insn 1661 1660 1662 186 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1698)
            (pc))) nsichneu.c:1044 495 {*jcc_1}
     (nil)
 -> 1698)
(note 1662 1661 1663 187 [bb 187] NOTE_INSN_BASIC_BLOCK)
(insn 1663 1662 1664 187 (set (reg:SI 0 ax [2521])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1051 83 {*movsi_internal}
     (nil))
(insn 1664 1663 1665 187 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -380 [0xfffffffffffffe84])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2521])) nsichneu.c:1051 83 {*movsi_internal}
     (nil))
(insn 1665 1664 1666 187 (set (reg:SI 0 ax [2522])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1052 83 {*movsi_internal}
     (nil))
(insn 1666 1665 1667 187 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -384 [0xfffffffffffffe80])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2522])) nsichneu.c:1052 83 {*movsi_internal}
     (nil))
(insn 1667 1666 1668 187 (set (reg:SI 0 ax [2523])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -384 [0xfffffffffffffe80])) [0 b+0 S4 A32])) nsichneu.c:1055 83 {*movsi_internal}
     (nil))
(insn 1668 1667 1669 187 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2523])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -380 [0xfffffffffffffe84])) [0 a+0 S4 A32]))) nsichneu.c:1055 7 {*cmpsi_1}
     (nil))
(jump_insn 1669 1668 1670 187 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1698)
            (pc))) nsichneu.c:1055 495 {*jcc_1}
     (nil)
 -> 1698)
(note 1670 1669 1671 188 [bb 188] NOTE_INSN_BASIC_BLOCK)
(insn 1671 1670 1672 188 (set (reg:SI 0 ax [orig:575 D.5117 ] [575])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1058 83 {*movsi_internal}
     (nil))
(insn 1672 1671 1673 188 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:575 D.5117 ] [575])) nsichneu.c:1058 83 {*movsi_internal}
     (nil))
(insn 1673 1672 1674 188 (set (reg:SI 0 ax [orig:576 D.5116 ] [576])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1059 83 {*movsi_internal}
     (nil))
(insn 1674 1673 1675 188 (parallel [
            (set (reg:SI 0 ax [orig:577 D.5116 ] [577])
                (plus:SI (reg:SI 0 ax [orig:576 D.5116 ] [576])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1059 197 {*addsi_1}
     (nil))
(insn 1675 1674 1680 188 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:577 D.5116 ] [577])) nsichneu.c:1059 83 {*movsi_internal}
     (nil))
(insn 1680 1675 1681 188 (set (reg:SI 1 dx [2528])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -380 [0xfffffffffffffe84])) [0 a+0 S4 A32])) nsichneu.c:1062 83 {*movsi_internal}
     (nil))
(insn 1681 1680 1682 188 (set (reg:SI 0 ax [2529])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -384 [0xfffffffffffffe80])) [0 b+0 S4 A32])) nsichneu.c:1062 83 {*movsi_internal}
     (nil))
(insn 1682 1681 1683 188 (parallel [
            (set (reg:SI 0 ax [2527])
                (plus:SI (reg:SI 0 ax [2529])
                    (reg:SI 1 dx [2528])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1062 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -380 [0xfffffffffffffe84])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -384 [0xfffffffffffffe80])) [0 b+0 S4 A32]))
        (nil)))
(insn 1683 1682 1684 188 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -388 [0xfffffffffffffe7c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2527])) nsichneu.c:1062 83 {*movsi_internal}
     (nil))
(insn 1684 1683 1685 188 (set (reg:SI 0 ax [orig:578 D.5116 ] [578])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1065 83 {*movsi_internal}
     (nil))
(insn 1685 1684 1686 188 (set (reg:SI 1 dx [2530])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -380 [0xfffffffffffffe84])) [0 a+0 S4 A32])) nsichneu.c:1065 83 {*movsi_internal}
     (nil))
(insn 1686 1685 1687 188 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:578 D.5116 ] [578])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2530])) nsichneu.c:1065 83 {*movsi_internal}
     (nil))
(insn 1687 1686 7122 188 (set (reg:SI 0 ax [orig:579 D.5116 ] [579])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1066 83 {*movsi_internal}
     (nil))
(insn 7122 1687 1689 188 (set (reg:SI 1 dx [orig:580 D.5116 ] [580])
        (plus:SI (reg:SI 0 ax [orig:579 D.5116 ] [579])
            (const_int 1 [0x1]))) nsichneu.c:1066 191 {*leasi}
     (nil))
(insn 1689 7122 1690 188 (set (reg:SI 0 ax [2531])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -384 [0xfffffffffffffe80])) [0 b+0 S4 A32])) nsichneu.c:1066 83 {*movsi_internal}
     (nil))
(insn 1690 1689 1691 188 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:580 D.5116 ] [580])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2531])) nsichneu.c:1066 83 {*movsi_internal}
     (nil))
(insn 1691 1690 7123 188 (set (reg:SI 0 ax [orig:581 D.5116 ] [581])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1067 83 {*movsi_internal}
     (nil))
(insn 7123 1691 1693 188 (set (reg:SI 1 dx [orig:582 D.5116 ] [582])
        (plus:SI (reg:SI 0 ax [orig:581 D.5116 ] [581])
            (const_int 2 [0x2]))) nsichneu.c:1067 191 {*leasi}
     (nil))
(insn 1693 7123 1694 188 (set (reg:SI 0 ax [2532])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -388 [0xfffffffffffffe7c])) [0 c+0 S4 A32])) nsichneu.c:1067 83 {*movsi_internal}
     (nil))
(insn 1694 1693 1695 188 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:582 D.5116 ] [582])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2532])) nsichneu.c:1067 83 {*movsi_internal}
     (nil))
(insn 1695 1694 1696 188 (set (reg:SI 0 ax [orig:583 D.5116 ] [583])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1068 83 {*movsi_internal}
     (nil))
(insn 1696 1695 1697 188 (parallel [
            (set (reg:SI 0 ax [orig:584 D.5116 ] [584])
                (plus:SI (reg:SI 0 ax [orig:583 D.5116 ] [583])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1068 197 {*addsi_1}
     (nil))
(insn 1697 1696 1698 188 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:584 D.5116 ] [584])) nsichneu.c:1068 83 {*movsi_internal}
     (nil))
(code_label 1698 1697 1699 189 36 "" [5 uses])
(note 1699 1698 1700 189 [bb 189] NOTE_INSN_BASIC_BLOCK)
(insn 1700 1699 1701 189 (set (reg:SI 0 ax [orig:585 D.5116 ] [585])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1076 83 {*movsi_internal}
     (nil))
(insn 1701 1700 1702 189 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:585 D.5116 ] [585])
            (const_int 4 [0x4]))) nsichneu.c:1076 7 {*cmpsi_1}
     (nil))
(jump_insn 1702 1701 1703 189 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1754)
            (pc))) nsichneu.c:1076 495 {*jcc_1}
     (nil)
 -> 1754)
(note 1703 1702 1704 190 [bb 190] NOTE_INSN_BASIC_BLOCK)
(insn 1704 1703 1705 190 (set (reg:SI 0 ax [orig:586 D.5116 ] [586])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1077 83 {*movsi_internal}
     (nil))
(insn 1705 1704 1706 190 (parallel [
            (set (reg:SI 0 ax [orig:587 D.5116 ] [587])
                (plus:SI (reg:SI 0 ax [orig:586 D.5116 ] [586])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1077 197 {*addsi_1}
     (nil))
(insn 1706 1705 1707 190 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:587 D.5116 ] [587])
            (const_int 6 [0x6]))) nsichneu.c:1076 7 {*cmpsi_1}
     (nil))
(jump_insn 1707 1706 1708 190 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1754)
            (pc))) nsichneu.c:1076 495 {*jcc_1}
     (nil)
 -> 1754)
(note 1708 1707 1709 191 [bb 191] NOTE_INSN_BASIC_BLOCK)
(insn 1709 1708 1710 191 (set (reg:SI 1 dx [orig:588 D.5117 ] [588])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1078 83 {*movsi_internal}
     (nil))
(insn 1710 1709 1711 191 (set (reg:SI 0 ax [orig:589 D.5117 ] [589])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1078 83 {*movsi_internal}
     (nil))
(insn 1711 1710 1712 191 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:588 D.5117 ] [588])
            (reg:SI 0 ax [orig:589 D.5117 ] [589]))) nsichneu.c:1077 7 {*cmpsi_1}
     (nil))
(jump_insn 1712 1711 1713 191 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1754)
            (pc))) nsichneu.c:1077 495 {*jcc_1}
     (nil)
 -> 1754)
(note 1713 1712 1714 192 [bb 192] NOTE_INSN_BASIC_BLOCK)
(insn 1714 1713 1715 192 (set (reg:SI 1 dx [orig:590 D.5117 ] [590])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1079 83 {*movsi_internal}
     (nil))
(insn 1715 1714 1716 192 (set (reg:SI 0 ax [orig:591 D.5117 ] [591])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1079 83 {*movsi_internal}
     (nil))
(insn 1716 1715 1717 192 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:590 D.5117 ] [590])
            (reg:SI 0 ax [orig:591 D.5117 ] [591]))) nsichneu.c:1078 7 {*cmpsi_1}
     (nil))
(jump_insn 1717 1716 1718 192 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1754)
            (pc))) nsichneu.c:1078 495 {*jcc_1}
     (nil)
 -> 1754)
(note 1718 1717 1719 193 [bb 193] NOTE_INSN_BASIC_BLOCK)
(insn 1719 1718 1720 193 (set (reg:SI 0 ax [2533])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1085 83 {*movsi_internal}
     (nil))
(insn 1720 1719 1721 193 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -392 [0xfffffffffffffe78])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2533])) nsichneu.c:1085 83 {*movsi_internal}
     (nil))
(insn 1721 1720 1722 193 (set (reg:SI 0 ax [2534])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1086 83 {*movsi_internal}
     (nil))
(insn 1722 1721 1723 193 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -396 [0xfffffffffffffe74])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2534])) nsichneu.c:1086 83 {*movsi_internal}
     (nil))
(insn 1723 1722 1724 193 (set (reg:SI 0 ax [2535])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -396 [0xfffffffffffffe74])) [0 b+0 S4 A32])) nsichneu.c:1089 83 {*movsi_internal}
     (nil))
(insn 1724 1723 1725 193 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2535])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -392 [0xfffffffffffffe78])) [0 a+0 S4 A32]))) nsichneu.c:1089 7 {*cmpsi_1}
     (nil))
(jump_insn 1725 1724 1726 193 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1754)
            (pc))) nsichneu.c:1089 495 {*jcc_1}
     (nil)
 -> 1754)
(note 1726 1725 1727 194 [bb 194] NOTE_INSN_BASIC_BLOCK)
(insn 1727 1726 1728 194 (set (reg:SI 0 ax [orig:592 D.5117 ] [592])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1092 83 {*movsi_internal}
     (nil))
(insn 1728 1727 1729 194 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:592 D.5117 ] [592])) nsichneu.c:1092 83 {*movsi_internal}
     (nil))
(insn 1729 1728 1730 194 (set (reg:SI 0 ax [orig:593 D.5116 ] [593])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1093 83 {*movsi_internal}
     (nil))
(insn 1730 1729 1731 194 (parallel [
            (set (reg:SI 0 ax [orig:594 D.5116 ] [594])
                (plus:SI (reg:SI 0 ax [orig:593 D.5116 ] [593])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1093 197 {*addsi_1}
     (nil))
(insn 1731 1730 1736 194 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:594 D.5116 ] [594])) nsichneu.c:1093 83 {*movsi_internal}
     (nil))
(insn 1736 1731 1737 194 (set (reg:SI 1 dx [2540])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -392 [0xfffffffffffffe78])) [0 a+0 S4 A32])) nsichneu.c:1096 83 {*movsi_internal}
     (nil))
(insn 1737 1736 1738 194 (set (reg:SI 0 ax [2541])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -396 [0xfffffffffffffe74])) [0 b+0 S4 A32])) nsichneu.c:1096 83 {*movsi_internal}
     (nil))
(insn 1738 1737 1739 194 (parallel [
            (set (reg:SI 0 ax [2539])
                (plus:SI (reg:SI 0 ax [2541])
                    (reg:SI 1 dx [2540])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1096 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -392 [0xfffffffffffffe78])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -396 [0xfffffffffffffe74])) [0 b+0 S4 A32]))
        (nil)))
(insn 1739 1738 1740 194 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -400 [0xfffffffffffffe70])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2539])) nsichneu.c:1096 83 {*movsi_internal}
     (nil))
(insn 1740 1739 1741 194 (set (reg:SI 0 ax [orig:595 D.5116 ] [595])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1099 83 {*movsi_internal}
     (nil))
(insn 1741 1740 1742 194 (set (reg:SI 1 dx [2542])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -392 [0xfffffffffffffe78])) [0 a+0 S4 A32])) nsichneu.c:1099 83 {*movsi_internal}
     (nil))
(insn 1742 1741 1743 194 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:595 D.5116 ] [595])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2542])) nsichneu.c:1099 83 {*movsi_internal}
     (nil))
(insn 1743 1742 7120 194 (set (reg:SI 0 ax [orig:596 D.5116 ] [596])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1100 83 {*movsi_internal}
     (nil))
(insn 7120 1743 1745 194 (set (reg:SI 1 dx [orig:597 D.5116 ] [597])
        (plus:SI (reg:SI 0 ax [orig:596 D.5116 ] [596])
            (const_int 1 [0x1]))) nsichneu.c:1100 191 {*leasi}
     (nil))
(insn 1745 7120 1746 194 (set (reg:SI 0 ax [2543])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -396 [0xfffffffffffffe74])) [0 b+0 S4 A32])) nsichneu.c:1100 83 {*movsi_internal}
     (nil))
(insn 1746 1745 1747 194 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:597 D.5116 ] [597])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2543])) nsichneu.c:1100 83 {*movsi_internal}
     (nil))
(insn 1747 1746 7121 194 (set (reg:SI 0 ax [orig:598 D.5116 ] [598])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1101 83 {*movsi_internal}
     (nil))
(insn 7121 1747 1749 194 (set (reg:SI 1 dx [orig:599 D.5116 ] [599])
        (plus:SI (reg:SI 0 ax [orig:598 D.5116 ] [598])
            (const_int 2 [0x2]))) nsichneu.c:1101 191 {*leasi}
     (nil))
(insn 1749 7121 1750 194 (set (reg:SI 0 ax [2544])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -400 [0xfffffffffffffe70])) [0 c+0 S4 A32])) nsichneu.c:1101 83 {*movsi_internal}
     (nil))
(insn 1750 1749 1751 194 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:599 D.5116 ] [599])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2544])) nsichneu.c:1101 83 {*movsi_internal}
     (nil))
(insn 1751 1750 1752 194 (set (reg:SI 0 ax [orig:600 D.5116 ] [600])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1102 83 {*movsi_internal}
     (nil))
(insn 1752 1751 1753 194 (parallel [
            (set (reg:SI 0 ax [orig:601 D.5116 ] [601])
                (plus:SI (reg:SI 0 ax [orig:600 D.5116 ] [600])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1102 197 {*addsi_1}
     (nil))
(insn 1753 1752 1754 194 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:601 D.5116 ] [601])) nsichneu.c:1102 83 {*movsi_internal}
     (nil))
(code_label 1754 1753 1755 195 37 "" [5 uses])
(note 1755 1754 1756 195 [bb 195] NOTE_INSN_BASIC_BLOCK)
(insn 1756 1755 1757 195 (set (reg:SI 0 ax [orig:602 D.5116 ] [602])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1110 83 {*movsi_internal}
     (nil))
(insn 1757 1756 1758 195 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:602 D.5116 ] [602])
            (const_int 4 [0x4]))) nsichneu.c:1110 7 {*cmpsi_1}
     (nil))
(jump_insn 1758 1757 1759 195 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1810)
            (pc))) nsichneu.c:1110 495 {*jcc_1}
     (nil)
 -> 1810)
(note 1759 1758 1760 196 [bb 196] NOTE_INSN_BASIC_BLOCK)
(insn 1760 1759 1761 196 (set (reg:SI 0 ax [orig:603 D.5116 ] [603])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1111 83 {*movsi_internal}
     (nil))
(insn 1761 1760 1762 196 (parallel [
            (set (reg:SI 0 ax [orig:604 D.5116 ] [604])
                (plus:SI (reg:SI 0 ax [orig:603 D.5116 ] [603])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1111 197 {*addsi_1}
     (nil))
(insn 1762 1761 1763 196 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:604 D.5116 ] [604])
            (const_int 6 [0x6]))) nsichneu.c:1110 7 {*cmpsi_1}
     (nil))
(jump_insn 1763 1762 1764 196 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1810)
            (pc))) nsichneu.c:1110 495 {*jcc_1}
     (nil)
 -> 1810)
(note 1764 1763 1765 197 [bb 197] NOTE_INSN_BASIC_BLOCK)
(insn 1765 1764 1766 197 (set (reg:SI 1 dx [orig:605 D.5117 ] [605])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1112 83 {*movsi_internal}
     (nil))
(insn 1766 1765 1767 197 (set (reg:SI 0 ax [orig:606 D.5117 ] [606])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1112 83 {*movsi_internal}
     (nil))
(insn 1767 1766 1768 197 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:605 D.5117 ] [605])
            (reg:SI 0 ax [orig:606 D.5117 ] [606]))) nsichneu.c:1111 7 {*cmpsi_1}
     (nil))
(jump_insn 1768 1767 1769 197 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1810)
            (pc))) nsichneu.c:1111 495 {*jcc_1}
     (nil)
 -> 1810)
(note 1769 1768 1770 198 [bb 198] NOTE_INSN_BASIC_BLOCK)
(insn 1770 1769 1771 198 (set (reg:SI 1 dx [orig:607 D.5117 ] [607])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1113 83 {*movsi_internal}
     (nil))
(insn 1771 1770 1772 198 (set (reg:SI 0 ax [orig:608 D.5117 ] [608])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1113 83 {*movsi_internal}
     (nil))
(insn 1772 1771 1773 198 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:607 D.5117 ] [607])
            (reg:SI 0 ax [orig:608 D.5117 ] [608]))) nsichneu.c:1112 7 {*cmpsi_1}
     (nil))
(jump_insn 1773 1772 1774 198 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1810)
            (pc))) nsichneu.c:1112 495 {*jcc_1}
     (nil)
 -> 1810)
(note 1774 1773 1775 199 [bb 199] NOTE_INSN_BASIC_BLOCK)
(insn 1775 1774 1776 199 (set (reg:SI 0 ax [2545])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1119 83 {*movsi_internal}
     (nil))
(insn 1776 1775 1777 199 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -404 [0xfffffffffffffe6c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2545])) nsichneu.c:1119 83 {*movsi_internal}
     (nil))
(insn 1777 1776 1778 199 (set (reg:SI 0 ax [2546])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1120 83 {*movsi_internal}
     (nil))
(insn 1778 1777 1779 199 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -408 [0xfffffffffffffe68])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2546])) nsichneu.c:1120 83 {*movsi_internal}
     (nil))
(insn 1779 1778 1780 199 (set (reg:SI 0 ax [2547])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -408 [0xfffffffffffffe68])) [0 b+0 S4 A32])) nsichneu.c:1123 83 {*movsi_internal}
     (nil))
(insn 1780 1779 1781 199 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2547])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -404 [0xfffffffffffffe6c])) [0 a+0 S4 A32]))) nsichneu.c:1123 7 {*cmpsi_1}
     (nil))
(jump_insn 1781 1780 1782 199 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1810)
            (pc))) nsichneu.c:1123 495 {*jcc_1}
     (nil)
 -> 1810)
(note 1782 1781 1783 200 [bb 200] NOTE_INSN_BASIC_BLOCK)
(insn 1783 1782 1784 200 (set (reg:SI 0 ax [orig:609 D.5117 ] [609])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1126 83 {*movsi_internal}
     (nil))
(insn 1784 1783 1785 200 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:609 D.5117 ] [609])) nsichneu.c:1126 83 {*movsi_internal}
     (nil))
(insn 1785 1784 1786 200 (set (reg:SI 0 ax [orig:610 D.5116 ] [610])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1127 83 {*movsi_internal}
     (nil))
(insn 1786 1785 1787 200 (parallel [
            (set (reg:SI 0 ax [orig:611 D.5116 ] [611])
                (plus:SI (reg:SI 0 ax [orig:610 D.5116 ] [610])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1127 197 {*addsi_1}
     (nil))
(insn 1787 1786 1792 200 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:611 D.5116 ] [611])) nsichneu.c:1127 83 {*movsi_internal}
     (nil))
(insn 1792 1787 1793 200 (set (reg:SI 1 dx [2552])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -404 [0xfffffffffffffe6c])) [0 a+0 S4 A32])) nsichneu.c:1130 83 {*movsi_internal}
     (nil))
(insn 1793 1792 1794 200 (set (reg:SI 0 ax [2553])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -408 [0xfffffffffffffe68])) [0 b+0 S4 A32])) nsichneu.c:1130 83 {*movsi_internal}
     (nil))
(insn 1794 1793 1795 200 (parallel [
            (set (reg:SI 0 ax [2551])
                (plus:SI (reg:SI 0 ax [2553])
                    (reg:SI 1 dx [2552])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1130 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -404 [0xfffffffffffffe6c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -408 [0xfffffffffffffe68])) [0 b+0 S4 A32]))
        (nil)))
(insn 1795 1794 1796 200 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -412 [0xfffffffffffffe64])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2551])) nsichneu.c:1130 83 {*movsi_internal}
     (nil))
(insn 1796 1795 1797 200 (set (reg:SI 0 ax [orig:612 D.5116 ] [612])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1133 83 {*movsi_internal}
     (nil))
(insn 1797 1796 1798 200 (set (reg:SI 1 dx [2554])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -404 [0xfffffffffffffe6c])) [0 a+0 S4 A32])) nsichneu.c:1133 83 {*movsi_internal}
     (nil))
(insn 1798 1797 1799 200 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:612 D.5116 ] [612])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2554])) nsichneu.c:1133 83 {*movsi_internal}
     (nil))
(insn 1799 1798 7118 200 (set (reg:SI 0 ax [orig:613 D.5116 ] [613])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1134 83 {*movsi_internal}
     (nil))
(insn 7118 1799 1801 200 (set (reg:SI 1 dx [orig:614 D.5116 ] [614])
        (plus:SI (reg:SI 0 ax [orig:613 D.5116 ] [613])
            (const_int 1 [0x1]))) nsichneu.c:1134 191 {*leasi}
     (nil))
(insn 1801 7118 1802 200 (set (reg:SI 0 ax [2555])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -408 [0xfffffffffffffe68])) [0 b+0 S4 A32])) nsichneu.c:1134 83 {*movsi_internal}
     (nil))
(insn 1802 1801 1803 200 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:614 D.5116 ] [614])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2555])) nsichneu.c:1134 83 {*movsi_internal}
     (nil))
(insn 1803 1802 7119 200 (set (reg:SI 0 ax [orig:615 D.5116 ] [615])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1135 83 {*movsi_internal}
     (nil))
(insn 7119 1803 1805 200 (set (reg:SI 1 dx [orig:616 D.5116 ] [616])
        (plus:SI (reg:SI 0 ax [orig:615 D.5116 ] [615])
            (const_int 2 [0x2]))) nsichneu.c:1135 191 {*leasi}
     (nil))
(insn 1805 7119 1806 200 (set (reg:SI 0 ax [2556])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -412 [0xfffffffffffffe64])) [0 c+0 S4 A32])) nsichneu.c:1135 83 {*movsi_internal}
     (nil))
(insn 1806 1805 1807 200 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:616 D.5116 ] [616])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2556])) nsichneu.c:1135 83 {*movsi_internal}
     (nil))
(insn 1807 1806 1808 200 (set (reg:SI 0 ax [orig:617 D.5116 ] [617])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1136 83 {*movsi_internal}
     (nil))
(insn 1808 1807 1809 200 (parallel [
            (set (reg:SI 0 ax [orig:618 D.5116 ] [618])
                (plus:SI (reg:SI 0 ax [orig:617 D.5116 ] [617])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1136 197 {*addsi_1}
     (nil))
(insn 1809 1808 1810 200 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:618 D.5116 ] [618])) nsichneu.c:1136 83 {*movsi_internal}
     (nil))
(code_label 1810 1809 1811 201 38 "" [5 uses])
(note 1811 1810 1812 201 [bb 201] NOTE_INSN_BASIC_BLOCK)
(insn 1812 1811 1813 201 (set (reg:SI 0 ax [orig:619 D.5116 ] [619])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1144 83 {*movsi_internal}
     (nil))
(insn 1813 1812 1814 201 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:619 D.5116 ] [619])
            (const_int 4 [0x4]))) nsichneu.c:1144 7 {*cmpsi_1}
     (nil))
(jump_insn 1814 1813 1815 201 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1866)
            (pc))) nsichneu.c:1144 495 {*jcc_1}
     (nil)
 -> 1866)
(note 1815 1814 1816 202 [bb 202] NOTE_INSN_BASIC_BLOCK)
(insn 1816 1815 1817 202 (set (reg:SI 0 ax [orig:620 D.5116 ] [620])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1145 83 {*movsi_internal}
     (nil))
(insn 1817 1816 1818 202 (parallel [
            (set (reg:SI 0 ax [orig:621 D.5116 ] [621])
                (plus:SI (reg:SI 0 ax [orig:620 D.5116 ] [620])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1145 197 {*addsi_1}
     (nil))
(insn 1818 1817 1819 202 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:621 D.5116 ] [621])
            (const_int 6 [0x6]))) nsichneu.c:1144 7 {*cmpsi_1}
     (nil))
(jump_insn 1819 1818 1820 202 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1866)
            (pc))) nsichneu.c:1144 495 {*jcc_1}
     (nil)
 -> 1866)
(note 1820 1819 1821 203 [bb 203] NOTE_INSN_BASIC_BLOCK)
(insn 1821 1820 1822 203 (set (reg:SI 1 dx [orig:622 D.5117 ] [622])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1146 83 {*movsi_internal}
     (nil))
(insn 1822 1821 1823 203 (set (reg:SI 0 ax [orig:623 D.5117 ] [623])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1146 83 {*movsi_internal}
     (nil))
(insn 1823 1822 1824 203 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:622 D.5117 ] [622])
            (reg:SI 0 ax [orig:623 D.5117 ] [623]))) nsichneu.c:1145 7 {*cmpsi_1}
     (nil))
(jump_insn 1824 1823 1825 203 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1866)
            (pc))) nsichneu.c:1145 495 {*jcc_1}
     (nil)
 -> 1866)
(note 1825 1824 1826 204 [bb 204] NOTE_INSN_BASIC_BLOCK)
(insn 1826 1825 1827 204 (set (reg:SI 1 dx [orig:624 D.5117 ] [624])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1147 83 {*movsi_internal}
     (nil))
(insn 1827 1826 1828 204 (set (reg:SI 0 ax [orig:625 D.5117 ] [625])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1147 83 {*movsi_internal}
     (nil))
(insn 1828 1827 1829 204 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:624 D.5117 ] [624])
            (reg:SI 0 ax [orig:625 D.5117 ] [625]))) nsichneu.c:1146 7 {*cmpsi_1}
     (nil))
(jump_insn 1829 1828 1830 204 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1866)
            (pc))) nsichneu.c:1146 495 {*jcc_1}
     (nil)
 -> 1866)
(note 1830 1829 1831 205 [bb 205] NOTE_INSN_BASIC_BLOCK)
(insn 1831 1830 1832 205 (set (reg:SI 0 ax [2557])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1153 83 {*movsi_internal}
     (nil))
(insn 1832 1831 1833 205 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -416 [0xfffffffffffffe60])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2557])) nsichneu.c:1153 83 {*movsi_internal}
     (nil))
(insn 1833 1832 1834 205 (set (reg:SI 0 ax [2558])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1154 83 {*movsi_internal}
     (nil))
(insn 1834 1833 1835 205 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -420 [0xfffffffffffffe5c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2558])) nsichneu.c:1154 83 {*movsi_internal}
     (nil))
(insn 1835 1834 1836 205 (set (reg:SI 0 ax [2559])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -420 [0xfffffffffffffe5c])) [0 b+0 S4 A32])) nsichneu.c:1157 83 {*movsi_internal}
     (nil))
(insn 1836 1835 1837 205 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2559])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -416 [0xfffffffffffffe60])) [0 a+0 S4 A32]))) nsichneu.c:1157 7 {*cmpsi_1}
     (nil))
(jump_insn 1837 1836 1838 205 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1866)
            (pc))) nsichneu.c:1157 495 {*jcc_1}
     (nil)
 -> 1866)
(note 1838 1837 1839 206 [bb 206] NOTE_INSN_BASIC_BLOCK)
(insn 1839 1838 1840 206 (set (reg:SI 0 ax [orig:626 D.5117 ] [626])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1160 83 {*movsi_internal}
     (nil))
(insn 1840 1839 1841 206 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:626 D.5117 ] [626])) nsichneu.c:1160 83 {*movsi_internal}
     (nil))
(insn 1841 1840 1842 206 (set (reg:SI 0 ax [orig:627 D.5116 ] [627])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1161 83 {*movsi_internal}
     (nil))
(insn 1842 1841 1843 206 (parallel [
            (set (reg:SI 0 ax [orig:628 D.5116 ] [628])
                (plus:SI (reg:SI 0 ax [orig:627 D.5116 ] [627])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1161 197 {*addsi_1}
     (nil))
(insn 1843 1842 1848 206 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:628 D.5116 ] [628])) nsichneu.c:1161 83 {*movsi_internal}
     (nil))
(insn 1848 1843 1849 206 (set (reg:SI 1 dx [2564])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -416 [0xfffffffffffffe60])) [0 a+0 S4 A32])) nsichneu.c:1164 83 {*movsi_internal}
     (nil))
(insn 1849 1848 1850 206 (set (reg:SI 0 ax [2565])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -420 [0xfffffffffffffe5c])) [0 b+0 S4 A32])) nsichneu.c:1164 83 {*movsi_internal}
     (nil))
(insn 1850 1849 1851 206 (parallel [
            (set (reg:SI 0 ax [2563])
                (plus:SI (reg:SI 0 ax [2565])
                    (reg:SI 1 dx [2564])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1164 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -416 [0xfffffffffffffe60])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -420 [0xfffffffffffffe5c])) [0 b+0 S4 A32]))
        (nil)))
(insn 1851 1850 1852 206 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2563])) nsichneu.c:1164 83 {*movsi_internal}
     (nil))
(insn 1852 1851 1853 206 (set (reg:SI 0 ax [orig:629 D.5116 ] [629])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1167 83 {*movsi_internal}
     (nil))
(insn 1853 1852 1854 206 (set (reg:SI 1 dx [2566])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -416 [0xfffffffffffffe60])) [0 a+0 S4 A32])) nsichneu.c:1167 83 {*movsi_internal}
     (nil))
(insn 1854 1853 1855 206 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:629 D.5116 ] [629])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2566])) nsichneu.c:1167 83 {*movsi_internal}
     (nil))
(insn 1855 1854 7116 206 (set (reg:SI 0 ax [orig:630 D.5116 ] [630])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1168 83 {*movsi_internal}
     (nil))
(insn 7116 1855 1857 206 (set (reg:SI 1 dx [orig:631 D.5116 ] [631])
        (plus:SI (reg:SI 0 ax [orig:630 D.5116 ] [630])
            (const_int 1 [0x1]))) nsichneu.c:1168 191 {*leasi}
     (nil))
(insn 1857 7116 1858 206 (set (reg:SI 0 ax [2567])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -420 [0xfffffffffffffe5c])) [0 b+0 S4 A32])) nsichneu.c:1168 83 {*movsi_internal}
     (nil))
(insn 1858 1857 1859 206 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:631 D.5116 ] [631])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2567])) nsichneu.c:1168 83 {*movsi_internal}
     (nil))
(insn 1859 1858 7117 206 (set (reg:SI 0 ax [orig:632 D.5116 ] [632])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1169 83 {*movsi_internal}
     (nil))
(insn 7117 1859 1861 206 (set (reg:SI 1 dx [orig:633 D.5116 ] [633])
        (plus:SI (reg:SI 0 ax [orig:632 D.5116 ] [632])
            (const_int 2 [0x2]))) nsichneu.c:1169 191 {*leasi}
     (nil))
(insn 1861 7117 1862 206 (set (reg:SI 0 ax [2568])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -424 [0xfffffffffffffe58])) [0 c+0 S4 A32])) nsichneu.c:1169 83 {*movsi_internal}
     (nil))
(insn 1862 1861 1863 206 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:633 D.5116 ] [633])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2568])) nsichneu.c:1169 83 {*movsi_internal}
     (nil))
(insn 1863 1862 1864 206 (set (reg:SI 0 ax [orig:634 D.5116 ] [634])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1170 83 {*movsi_internal}
     (nil))
(insn 1864 1863 1865 206 (parallel [
            (set (reg:SI 0 ax [orig:635 D.5116 ] [635])
                (plus:SI (reg:SI 0 ax [orig:634 D.5116 ] [634])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1170 197 {*addsi_1}
     (nil))
(insn 1865 1864 1866 206 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:635 D.5116 ] [635])) nsichneu.c:1170 83 {*movsi_internal}
     (nil))
(code_label 1866 1865 1867 207 39 "" [5 uses])
(note 1867 1866 1868 207 [bb 207] NOTE_INSN_BASIC_BLOCK)
(insn 1868 1867 1869 207 (set (reg:SI 0 ax [orig:636 D.5116 ] [636])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1178 83 {*movsi_internal}
     (nil))
(insn 1869 1868 1870 207 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:636 D.5116 ] [636])
            (const_int 4 [0x4]))) nsichneu.c:1178 7 {*cmpsi_1}
     (nil))
(jump_insn 1870 1869 1871 207 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1922)
            (pc))) nsichneu.c:1178 495 {*jcc_1}
     (nil)
 -> 1922)
(note 1871 1870 1872 208 [bb 208] NOTE_INSN_BASIC_BLOCK)
(insn 1872 1871 1873 208 (set (reg:SI 0 ax [orig:637 D.5116 ] [637])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1179 83 {*movsi_internal}
     (nil))
(insn 1873 1872 1874 208 (parallel [
            (set (reg:SI 0 ax [orig:638 D.5116 ] [638])
                (plus:SI (reg:SI 0 ax [orig:637 D.5116 ] [637])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1179 197 {*addsi_1}
     (nil))
(insn 1874 1873 1875 208 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:638 D.5116 ] [638])
            (const_int 6 [0x6]))) nsichneu.c:1178 7 {*cmpsi_1}
     (nil))
(jump_insn 1875 1874 1876 208 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1922)
            (pc))) nsichneu.c:1178 495 {*jcc_1}
     (nil)
 -> 1922)
(note 1876 1875 1877 209 [bb 209] NOTE_INSN_BASIC_BLOCK)
(insn 1877 1876 1878 209 (set (reg:SI 1 dx [orig:639 D.5117 ] [639])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1180 83 {*movsi_internal}
     (nil))
(insn 1878 1877 1879 209 (set (reg:SI 0 ax [orig:640 D.5117 ] [640])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1180 83 {*movsi_internal}
     (nil))
(insn 1879 1878 1880 209 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:639 D.5117 ] [639])
            (reg:SI 0 ax [orig:640 D.5117 ] [640]))) nsichneu.c:1179 7 {*cmpsi_1}
     (nil))
(jump_insn 1880 1879 1881 209 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1922)
            (pc))) nsichneu.c:1179 495 {*jcc_1}
     (nil)
 -> 1922)
(note 1881 1880 1882 210 [bb 210] NOTE_INSN_BASIC_BLOCK)
(insn 1882 1881 1883 210 (set (reg:SI 1 dx [orig:641 D.5117 ] [641])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1181 83 {*movsi_internal}
     (nil))
(insn 1883 1882 1884 210 (set (reg:SI 0 ax [orig:642 D.5117 ] [642])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1181 83 {*movsi_internal}
     (nil))
(insn 1884 1883 1885 210 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:641 D.5117 ] [641])
            (reg:SI 0 ax [orig:642 D.5117 ] [642]))) nsichneu.c:1180 7 {*cmpsi_1}
     (nil))
(jump_insn 1885 1884 1886 210 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1922)
            (pc))) nsichneu.c:1180 495 {*jcc_1}
     (nil)
 -> 1922)
(note 1886 1885 1887 211 [bb 211] NOTE_INSN_BASIC_BLOCK)
(insn 1887 1886 1888 211 (set (reg:SI 0 ax [2569])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1187 83 {*movsi_internal}
     (nil))
(insn 1888 1887 1889 211 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -428 [0xfffffffffffffe54])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2569])) nsichneu.c:1187 83 {*movsi_internal}
     (nil))
(insn 1889 1888 1890 211 (set (reg:SI 0 ax [2570])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1188 83 {*movsi_internal}
     (nil))
(insn 1890 1889 1891 211 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2570])) nsichneu.c:1188 83 {*movsi_internal}
     (nil))
(insn 1891 1890 1892 211 (set (reg:SI 0 ax [2571])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [0 b+0 S4 A32])) nsichneu.c:1191 83 {*movsi_internal}
     (nil))
(insn 1892 1891 1893 211 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2571])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -428 [0xfffffffffffffe54])) [0 a+0 S4 A32]))) nsichneu.c:1191 7 {*cmpsi_1}
     (nil))
(jump_insn 1893 1892 1894 211 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1922)
            (pc))) nsichneu.c:1191 495 {*jcc_1}
     (nil)
 -> 1922)
(note 1894 1893 1895 212 [bb 212] NOTE_INSN_BASIC_BLOCK)
(insn 1895 1894 1896 212 (set (reg:SI 0 ax [orig:643 D.5117 ] [643])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1194 83 {*movsi_internal}
     (nil))
(insn 1896 1895 1897 212 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:643 D.5117 ] [643])) nsichneu.c:1194 83 {*movsi_internal}
     (nil))
(insn 1897 1896 1898 212 (set (reg:SI 0 ax [orig:644 D.5116 ] [644])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1195 83 {*movsi_internal}
     (nil))
(insn 1898 1897 1899 212 (parallel [
            (set (reg:SI 0 ax [orig:645 D.5116 ] [645])
                (plus:SI (reg:SI 0 ax [orig:644 D.5116 ] [644])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1195 197 {*addsi_1}
     (nil))
(insn 1899 1898 1904 212 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:645 D.5116 ] [645])) nsichneu.c:1195 83 {*movsi_internal}
     (nil))
(insn 1904 1899 1905 212 (set (reg:SI 1 dx [2576])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -428 [0xfffffffffffffe54])) [0 a+0 S4 A32])) nsichneu.c:1198 83 {*movsi_internal}
     (nil))
(insn 1905 1904 1906 212 (set (reg:SI 0 ax [2577])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [0 b+0 S4 A32])) nsichneu.c:1198 83 {*movsi_internal}
     (nil))
(insn 1906 1905 1907 212 (parallel [
            (set (reg:SI 0 ax [2575])
                (plus:SI (reg:SI 0 ax [2577])
                    (reg:SI 1 dx [2576])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1198 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -428 [0xfffffffffffffe54])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -432 [0xfffffffffffffe50])) [0 b+0 S4 A32]))
        (nil)))
(insn 1907 1906 1908 212 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -436 [0xfffffffffffffe4c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2575])) nsichneu.c:1198 83 {*movsi_internal}
     (nil))
(insn 1908 1907 1909 212 (set (reg:SI 0 ax [orig:646 D.5116 ] [646])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1201 83 {*movsi_internal}
     (nil))
(insn 1909 1908 1910 212 (set (reg:SI 1 dx [2578])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -428 [0xfffffffffffffe54])) [0 a+0 S4 A32])) nsichneu.c:1201 83 {*movsi_internal}
     (nil))
(insn 1910 1909 1911 212 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:646 D.5116 ] [646])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2578])) nsichneu.c:1201 83 {*movsi_internal}
     (nil))
(insn 1911 1910 7114 212 (set (reg:SI 0 ax [orig:647 D.5116 ] [647])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1202 83 {*movsi_internal}
     (nil))
(insn 7114 1911 1913 212 (set (reg:SI 1 dx [orig:648 D.5116 ] [648])
        (plus:SI (reg:SI 0 ax [orig:647 D.5116 ] [647])
            (const_int 1 [0x1]))) nsichneu.c:1202 191 {*leasi}
     (nil))
(insn 1913 7114 1914 212 (set (reg:SI 0 ax [2579])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -432 [0xfffffffffffffe50])) [0 b+0 S4 A32])) nsichneu.c:1202 83 {*movsi_internal}
     (nil))
(insn 1914 1913 1915 212 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:648 D.5116 ] [648])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2579])) nsichneu.c:1202 83 {*movsi_internal}
     (nil))
(insn 1915 1914 7115 212 (set (reg:SI 0 ax [orig:649 D.5116 ] [649])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1203 83 {*movsi_internal}
     (nil))
(insn 7115 1915 1917 212 (set (reg:SI 1 dx [orig:650 D.5116 ] [650])
        (plus:SI (reg:SI 0 ax [orig:649 D.5116 ] [649])
            (const_int 2 [0x2]))) nsichneu.c:1203 191 {*leasi}
     (nil))
(insn 1917 7115 1918 212 (set (reg:SI 0 ax [2580])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -436 [0xfffffffffffffe4c])) [0 c+0 S4 A32])) nsichneu.c:1203 83 {*movsi_internal}
     (nil))
(insn 1918 1917 1919 212 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:650 D.5116 ] [650])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2580])) nsichneu.c:1203 83 {*movsi_internal}
     (nil))
(insn 1919 1918 1920 212 (set (reg:SI 0 ax [orig:651 D.5116 ] [651])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1204 83 {*movsi_internal}
     (nil))
(insn 1920 1919 1921 212 (parallel [
            (set (reg:SI 0 ax [orig:652 D.5116 ] [652])
                (plus:SI (reg:SI 0 ax [orig:651 D.5116 ] [651])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1204 197 {*addsi_1}
     (nil))
(insn 1921 1920 1922 212 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:652 D.5116 ] [652])) nsichneu.c:1204 83 {*movsi_internal}
     (nil))
(code_label 1922 1921 1923 213 40 "" [5 uses])
(note 1923 1922 1924 213 [bb 213] NOTE_INSN_BASIC_BLOCK)
(insn 1924 1923 1925 213 (set (reg:SI 0 ax [orig:653 D.5116 ] [653])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1212 83 {*movsi_internal}
     (nil))
(insn 1925 1924 1926 213 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:653 D.5116 ] [653])
            (const_int 4 [0x4]))) nsichneu.c:1212 7 {*cmpsi_1}
     (nil))
(jump_insn 1926 1925 1927 213 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1978)
            (pc))) nsichneu.c:1212 495 {*jcc_1}
     (nil)
 -> 1978)
(note 1927 1926 1928 214 [bb 214] NOTE_INSN_BASIC_BLOCK)
(insn 1928 1927 1929 214 (set (reg:SI 0 ax [orig:654 D.5116 ] [654])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1213 83 {*movsi_internal}
     (nil))
(insn 1929 1928 1930 214 (parallel [
            (set (reg:SI 0 ax [orig:655 D.5116 ] [655])
                (plus:SI (reg:SI 0 ax [orig:654 D.5116 ] [654])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1213 197 {*addsi_1}
     (nil))
(insn 1930 1929 1931 214 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:655 D.5116 ] [655])
            (const_int 6 [0x6]))) nsichneu.c:1212 7 {*cmpsi_1}
     (nil))
(jump_insn 1931 1930 1932 214 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1978)
            (pc))) nsichneu.c:1212 495 {*jcc_1}
     (nil)
 -> 1978)
(note 1932 1931 1933 215 [bb 215] NOTE_INSN_BASIC_BLOCK)
(insn 1933 1932 1934 215 (set (reg:SI 1 dx [orig:656 D.5117 ] [656])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1214 83 {*movsi_internal}
     (nil))
(insn 1934 1933 1935 215 (set (reg:SI 0 ax [orig:657 D.5117 ] [657])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1214 83 {*movsi_internal}
     (nil))
(insn 1935 1934 1936 215 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:656 D.5117 ] [656])
            (reg:SI 0 ax [orig:657 D.5117 ] [657]))) nsichneu.c:1213 7 {*cmpsi_1}
     (nil))
(jump_insn 1936 1935 1937 215 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1978)
            (pc))) nsichneu.c:1213 495 {*jcc_1}
     (nil)
 -> 1978)
(note 1937 1936 1938 216 [bb 216] NOTE_INSN_BASIC_BLOCK)
(insn 1938 1937 1939 216 (set (reg:SI 1 dx [orig:658 D.5117 ] [658])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1215 83 {*movsi_internal}
     (nil))
(insn 1939 1938 1940 216 (set (reg:SI 0 ax [orig:659 D.5117 ] [659])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1215 83 {*movsi_internal}
     (nil))
(insn 1940 1939 1941 216 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:658 D.5117 ] [658])
            (reg:SI 0 ax [orig:659 D.5117 ] [659]))) nsichneu.c:1214 7 {*cmpsi_1}
     (nil))
(jump_insn 1941 1940 1942 216 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 1978)
            (pc))) nsichneu.c:1214 495 {*jcc_1}
     (nil)
 -> 1978)
(note 1942 1941 1943 217 [bb 217] NOTE_INSN_BASIC_BLOCK)
(insn 1943 1942 1944 217 (set (reg:SI 0 ax [2581])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1221 83 {*movsi_internal}
     (nil))
(insn 1944 1943 1945 217 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -440 [0xfffffffffffffe48])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2581])) nsichneu.c:1221 83 {*movsi_internal}
     (nil))
(insn 1945 1944 1946 217 (set (reg:SI 0 ax [2582])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1222 83 {*movsi_internal}
     (nil))
(insn 1946 1945 1947 217 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -444 [0xfffffffffffffe44])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2582])) nsichneu.c:1222 83 {*movsi_internal}
     (nil))
(insn 1947 1946 1948 217 (set (reg:SI 0 ax [2583])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -444 [0xfffffffffffffe44])) [0 b+0 S4 A32])) nsichneu.c:1225 83 {*movsi_internal}
     (nil))
(insn 1948 1947 1949 217 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2583])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -440 [0xfffffffffffffe48])) [0 a+0 S4 A32]))) nsichneu.c:1225 7 {*cmpsi_1}
     (nil))
(jump_insn 1949 1948 1950 217 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 1978)
            (pc))) nsichneu.c:1225 495 {*jcc_1}
     (nil)
 -> 1978)
(note 1950 1949 1951 218 [bb 218] NOTE_INSN_BASIC_BLOCK)
(insn 1951 1950 1952 218 (set (reg:SI 0 ax [orig:660 D.5117 ] [660])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1228 83 {*movsi_internal}
     (nil))
(insn 1952 1951 1953 218 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:660 D.5117 ] [660])) nsichneu.c:1228 83 {*movsi_internal}
     (nil))
(insn 1953 1952 1954 218 (set (reg:SI 0 ax [orig:661 D.5116 ] [661])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1229 83 {*movsi_internal}
     (nil))
(insn 1954 1953 1955 218 (parallel [
            (set (reg:SI 0 ax [orig:662 D.5116 ] [662])
                (plus:SI (reg:SI 0 ax [orig:661 D.5116 ] [661])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1229 197 {*addsi_1}
     (nil))
(insn 1955 1954 1960 218 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:662 D.5116 ] [662])) nsichneu.c:1229 83 {*movsi_internal}
     (nil))
(insn 1960 1955 1961 218 (set (reg:SI 1 dx [2588])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -440 [0xfffffffffffffe48])) [0 a+0 S4 A32])) nsichneu.c:1232 83 {*movsi_internal}
     (nil))
(insn 1961 1960 1962 218 (set (reg:SI 0 ax [2589])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -444 [0xfffffffffffffe44])) [0 b+0 S4 A32])) nsichneu.c:1232 83 {*movsi_internal}
     (nil))
(insn 1962 1961 1963 218 (parallel [
            (set (reg:SI 0 ax [2587])
                (plus:SI (reg:SI 0 ax [2589])
                    (reg:SI 1 dx [2588])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1232 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -440 [0xfffffffffffffe48])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -444 [0xfffffffffffffe44])) [0 b+0 S4 A32]))
        (nil)))
(insn 1963 1962 1964 218 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -448 [0xfffffffffffffe40])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2587])) nsichneu.c:1232 83 {*movsi_internal}
     (nil))
(insn 1964 1963 1965 218 (set (reg:SI 0 ax [orig:663 D.5116 ] [663])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1235 83 {*movsi_internal}
     (nil))
(insn 1965 1964 1966 218 (set (reg:SI 1 dx [2590])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -440 [0xfffffffffffffe48])) [0 a+0 S4 A32])) nsichneu.c:1235 83 {*movsi_internal}
     (nil))
(insn 1966 1965 1967 218 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:663 D.5116 ] [663])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2590])) nsichneu.c:1235 83 {*movsi_internal}
     (nil))
(insn 1967 1966 7112 218 (set (reg:SI 0 ax [orig:664 D.5116 ] [664])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1236 83 {*movsi_internal}
     (nil))
(insn 7112 1967 1969 218 (set (reg:SI 1 dx [orig:665 D.5116 ] [665])
        (plus:SI (reg:SI 0 ax [orig:664 D.5116 ] [664])
            (const_int 1 [0x1]))) nsichneu.c:1236 191 {*leasi}
     (nil))
(insn 1969 7112 1970 218 (set (reg:SI 0 ax [2591])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -444 [0xfffffffffffffe44])) [0 b+0 S4 A32])) nsichneu.c:1236 83 {*movsi_internal}
     (nil))
(insn 1970 1969 1971 218 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:665 D.5116 ] [665])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2591])) nsichneu.c:1236 83 {*movsi_internal}
     (nil))
(insn 1971 1970 7113 218 (set (reg:SI 0 ax [orig:666 D.5116 ] [666])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1237 83 {*movsi_internal}
     (nil))
(insn 7113 1971 1973 218 (set (reg:SI 1 dx [orig:667 D.5116 ] [667])
        (plus:SI (reg:SI 0 ax [orig:666 D.5116 ] [666])
            (const_int 2 [0x2]))) nsichneu.c:1237 191 {*leasi}
     (nil))
(insn 1973 7113 1974 218 (set (reg:SI 0 ax [2592])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -448 [0xfffffffffffffe40])) [0 c+0 S4 A32])) nsichneu.c:1237 83 {*movsi_internal}
     (nil))
(insn 1974 1973 1975 218 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:667 D.5116 ] [667])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2592])) nsichneu.c:1237 83 {*movsi_internal}
     (nil))
(insn 1975 1974 1976 218 (set (reg:SI 0 ax [orig:668 D.5116 ] [668])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1238 83 {*movsi_internal}
     (nil))
(insn 1976 1975 1977 218 (parallel [
            (set (reg:SI 0 ax [orig:669 D.5116 ] [669])
                (plus:SI (reg:SI 0 ax [orig:668 D.5116 ] [668])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1238 197 {*addsi_1}
     (nil))
(insn 1977 1976 1978 218 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:669 D.5116 ] [669])) nsichneu.c:1238 83 {*movsi_internal}
     (nil))
(code_label 1978 1977 1979 219 41 "" [5 uses])
(note 1979 1978 1980 219 [bb 219] NOTE_INSN_BASIC_BLOCK)
(insn 1980 1979 1981 219 (set (reg:SI 0 ax [orig:670 D.5116 ] [670])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1246 83 {*movsi_internal}
     (nil))
(insn 1981 1980 1982 219 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:670 D.5116 ] [670])
            (const_int 4 [0x4]))) nsichneu.c:1246 7 {*cmpsi_1}
     (nil))
(jump_insn 1982 1981 1983 219 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2034)
            (pc))) nsichneu.c:1246 495 {*jcc_1}
     (nil)
 -> 2034)
(note 1983 1982 1984 220 [bb 220] NOTE_INSN_BASIC_BLOCK)
(insn 1984 1983 1985 220 (set (reg:SI 0 ax [orig:671 D.5116 ] [671])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1247 83 {*movsi_internal}
     (nil))
(insn 1985 1984 1986 220 (parallel [
            (set (reg:SI 0 ax [orig:672 D.5116 ] [672])
                (plus:SI (reg:SI 0 ax [orig:671 D.5116 ] [671])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1247 197 {*addsi_1}
     (nil))
(insn 1986 1985 1987 220 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:672 D.5116 ] [672])
            (const_int 6 [0x6]))) nsichneu.c:1246 7 {*cmpsi_1}
     (nil))
(jump_insn 1987 1986 1988 220 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2034)
            (pc))) nsichneu.c:1246 495 {*jcc_1}
     (nil)
 -> 2034)
(note 1988 1987 1989 221 [bb 221] NOTE_INSN_BASIC_BLOCK)
(insn 1989 1988 1990 221 (set (reg:SI 1 dx [orig:673 D.5117 ] [673])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1248 83 {*movsi_internal}
     (nil))
(insn 1990 1989 1991 221 (set (reg:SI 0 ax [orig:674 D.5117 ] [674])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1248 83 {*movsi_internal}
     (nil))
(insn 1991 1990 1992 221 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:673 D.5117 ] [673])
            (reg:SI 0 ax [orig:674 D.5117 ] [674]))) nsichneu.c:1247 7 {*cmpsi_1}
     (nil))
(jump_insn 1992 1991 1993 221 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2034)
            (pc))) nsichneu.c:1247 495 {*jcc_1}
     (nil)
 -> 2034)
(note 1993 1992 1994 222 [bb 222] NOTE_INSN_BASIC_BLOCK)
(insn 1994 1993 1995 222 (set (reg:SI 1 dx [orig:675 D.5117 ] [675])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1249 83 {*movsi_internal}
     (nil))
(insn 1995 1994 1996 222 (set (reg:SI 0 ax [orig:676 D.5117 ] [676])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1249 83 {*movsi_internal}
     (nil))
(insn 1996 1995 1997 222 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:675 D.5117 ] [675])
            (reg:SI 0 ax [orig:676 D.5117 ] [676]))) nsichneu.c:1248 7 {*cmpsi_1}
     (nil))
(jump_insn 1997 1996 1998 222 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2034)
            (pc))) nsichneu.c:1248 495 {*jcc_1}
     (nil)
 -> 2034)
(note 1998 1997 1999 223 [bb 223] NOTE_INSN_BASIC_BLOCK)
(insn 1999 1998 2000 223 (set (reg:SI 0 ax [2593])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1255 83 {*movsi_internal}
     (nil))
(insn 2000 1999 2001 223 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -452 [0xfffffffffffffe3c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2593])) nsichneu.c:1255 83 {*movsi_internal}
     (nil))
(insn 2001 2000 2002 223 (set (reg:SI 0 ax [2594])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1256 83 {*movsi_internal}
     (nil))
(insn 2002 2001 2003 223 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2594])) nsichneu.c:1256 83 {*movsi_internal}
     (nil))
(insn 2003 2002 2004 223 (set (reg:SI 0 ax [2595])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [0 b+0 S4 A32])) nsichneu.c:1259 83 {*movsi_internal}
     (nil))
(insn 2004 2003 2005 223 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2595])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -452 [0xfffffffffffffe3c])) [0 a+0 S4 A32]))) nsichneu.c:1259 7 {*cmpsi_1}
     (nil))
(jump_insn 2005 2004 2006 223 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2034)
            (pc))) nsichneu.c:1259 495 {*jcc_1}
     (nil)
 -> 2034)
(note 2006 2005 2007 224 [bb 224] NOTE_INSN_BASIC_BLOCK)
(insn 2007 2006 2008 224 (set (reg:SI 0 ax [orig:677 D.5117 ] [677])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1262 83 {*movsi_internal}
     (nil))
(insn 2008 2007 2009 224 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:677 D.5117 ] [677])) nsichneu.c:1262 83 {*movsi_internal}
     (nil))
(insn 2009 2008 2010 224 (set (reg:SI 0 ax [orig:678 D.5116 ] [678])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1263 83 {*movsi_internal}
     (nil))
(insn 2010 2009 2011 224 (parallel [
            (set (reg:SI 0 ax [orig:679 D.5116 ] [679])
                (plus:SI (reg:SI 0 ax [orig:678 D.5116 ] [678])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1263 197 {*addsi_1}
     (nil))
(insn 2011 2010 2016 224 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:679 D.5116 ] [679])) nsichneu.c:1263 83 {*movsi_internal}
     (nil))
(insn 2016 2011 2017 224 (set (reg:SI 1 dx [2600])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -452 [0xfffffffffffffe3c])) [0 a+0 S4 A32])) nsichneu.c:1266 83 {*movsi_internal}
     (nil))
(insn 2017 2016 2018 224 (set (reg:SI 0 ax [2601])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [0 b+0 S4 A32])) nsichneu.c:1266 83 {*movsi_internal}
     (nil))
(insn 2018 2017 2019 224 (parallel [
            (set (reg:SI 0 ax [2599])
                (plus:SI (reg:SI 0 ax [2601])
                    (reg:SI 1 dx [2600])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1266 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -452 [0xfffffffffffffe3c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -456 [0xfffffffffffffe38])) [0 b+0 S4 A32]))
        (nil)))
(insn 2019 2018 2020 224 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -460 [0xfffffffffffffe34])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2599])) nsichneu.c:1266 83 {*movsi_internal}
     (nil))
(insn 2020 2019 2021 224 (set (reg:SI 0 ax [orig:680 D.5116 ] [680])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1269 83 {*movsi_internal}
     (nil))
(insn 2021 2020 2022 224 (set (reg:SI 1 dx [2602])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -452 [0xfffffffffffffe3c])) [0 a+0 S4 A32])) nsichneu.c:1269 83 {*movsi_internal}
     (nil))
(insn 2022 2021 2023 224 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:680 D.5116 ] [680])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2602])) nsichneu.c:1269 83 {*movsi_internal}
     (nil))
(insn 2023 2022 7110 224 (set (reg:SI 0 ax [orig:681 D.5116 ] [681])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1270 83 {*movsi_internal}
     (nil))
(insn 7110 2023 2025 224 (set (reg:SI 1 dx [orig:682 D.5116 ] [682])
        (plus:SI (reg:SI 0 ax [orig:681 D.5116 ] [681])
            (const_int 1 [0x1]))) nsichneu.c:1270 191 {*leasi}
     (nil))
(insn 2025 7110 2026 224 (set (reg:SI 0 ax [2603])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -456 [0xfffffffffffffe38])) [0 b+0 S4 A32])) nsichneu.c:1270 83 {*movsi_internal}
     (nil))
(insn 2026 2025 2027 224 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:682 D.5116 ] [682])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2603])) nsichneu.c:1270 83 {*movsi_internal}
     (nil))
(insn 2027 2026 7111 224 (set (reg:SI 0 ax [orig:683 D.5116 ] [683])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1271 83 {*movsi_internal}
     (nil))
(insn 7111 2027 2029 224 (set (reg:SI 1 dx [orig:684 D.5116 ] [684])
        (plus:SI (reg:SI 0 ax [orig:683 D.5116 ] [683])
            (const_int 2 [0x2]))) nsichneu.c:1271 191 {*leasi}
     (nil))
(insn 2029 7111 2030 224 (set (reg:SI 0 ax [2604])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -460 [0xfffffffffffffe34])) [0 c+0 S4 A32])) nsichneu.c:1271 83 {*movsi_internal}
     (nil))
(insn 2030 2029 2031 224 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:684 D.5116 ] [684])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2604])) nsichneu.c:1271 83 {*movsi_internal}
     (nil))
(insn 2031 2030 2032 224 (set (reg:SI 0 ax [orig:685 D.5116 ] [685])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1272 83 {*movsi_internal}
     (nil))
(insn 2032 2031 2033 224 (parallel [
            (set (reg:SI 0 ax [orig:686 D.5116 ] [686])
                (plus:SI (reg:SI 0 ax [orig:685 D.5116 ] [685])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1272 197 {*addsi_1}
     (nil))
(insn 2033 2032 2034 224 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:686 D.5116 ] [686])) nsichneu.c:1272 83 {*movsi_internal}
     (nil))
(code_label 2034 2033 2035 225 42 "" [5 uses])
(note 2035 2034 2036 225 [bb 225] NOTE_INSN_BASIC_BLOCK)
(insn 2036 2035 2037 225 (set (reg:SI 0 ax [orig:687 D.5116 ] [687])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1280 83 {*movsi_internal}
     (nil))
(insn 2037 2036 2038 225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:687 D.5116 ] [687])
            (const_int 4 [0x4]))) nsichneu.c:1280 7 {*cmpsi_1}
     (nil))
(jump_insn 2038 2037 2039 225 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2090)
            (pc))) nsichneu.c:1280 495 {*jcc_1}
     (nil)
 -> 2090)
(note 2039 2038 2040 226 [bb 226] NOTE_INSN_BASIC_BLOCK)
(insn 2040 2039 2041 226 (set (reg:SI 0 ax [orig:688 D.5116 ] [688])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1281 83 {*movsi_internal}
     (nil))
(insn 2041 2040 2042 226 (parallel [
            (set (reg:SI 0 ax [orig:689 D.5116 ] [689])
                (plus:SI (reg:SI 0 ax [orig:688 D.5116 ] [688])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1281 197 {*addsi_1}
     (nil))
(insn 2042 2041 2043 226 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:689 D.5116 ] [689])
            (const_int 6 [0x6]))) nsichneu.c:1280 7 {*cmpsi_1}
     (nil))
(jump_insn 2043 2042 2044 226 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2090)
            (pc))) nsichneu.c:1280 495 {*jcc_1}
     (nil)
 -> 2090)
(note 2044 2043 2045 227 [bb 227] NOTE_INSN_BASIC_BLOCK)
(insn 2045 2044 2046 227 (set (reg:SI 1 dx [orig:690 D.5117 ] [690])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1282 83 {*movsi_internal}
     (nil))
(insn 2046 2045 2047 227 (set (reg:SI 0 ax [orig:691 D.5117 ] [691])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1282 83 {*movsi_internal}
     (nil))
(insn 2047 2046 2048 227 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:690 D.5117 ] [690])
            (reg:SI 0 ax [orig:691 D.5117 ] [691]))) nsichneu.c:1281 7 {*cmpsi_1}
     (nil))
(jump_insn 2048 2047 2049 227 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2090)
            (pc))) nsichneu.c:1281 495 {*jcc_1}
     (nil)
 -> 2090)
(note 2049 2048 2050 228 [bb 228] NOTE_INSN_BASIC_BLOCK)
(insn 2050 2049 2051 228 (set (reg:SI 1 dx [orig:692 D.5117 ] [692])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1283 83 {*movsi_internal}
     (nil))
(insn 2051 2050 2052 228 (set (reg:SI 0 ax [orig:693 D.5117 ] [693])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1283 83 {*movsi_internal}
     (nil))
(insn 2052 2051 2053 228 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:692 D.5117 ] [692])
            (reg:SI 0 ax [orig:693 D.5117 ] [693]))) nsichneu.c:1282 7 {*cmpsi_1}
     (nil))
(jump_insn 2053 2052 2054 228 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2090)
            (pc))) nsichneu.c:1282 495 {*jcc_1}
     (nil)
 -> 2090)
(note 2054 2053 2055 229 [bb 229] NOTE_INSN_BASIC_BLOCK)
(insn 2055 2054 2056 229 (set (reg:SI 0 ax [2605])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1289 83 {*movsi_internal}
     (nil))
(insn 2056 2055 2057 229 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2605])) nsichneu.c:1289 83 {*movsi_internal}
     (nil))
(insn 2057 2056 2058 229 (set (reg:SI 0 ax [2606])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1290 83 {*movsi_internal}
     (nil))
(insn 2058 2057 2059 229 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -468 [0xfffffffffffffe2c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2606])) nsichneu.c:1290 83 {*movsi_internal}
     (nil))
(insn 2059 2058 2060 229 (set (reg:SI 0 ax [2607])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -468 [0xfffffffffffffe2c])) [0 b+0 S4 A32])) nsichneu.c:1293 83 {*movsi_internal}
     (nil))
(insn 2060 2059 2061 229 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2607])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -464 [0xfffffffffffffe30])) [0 a+0 S4 A32]))) nsichneu.c:1293 7 {*cmpsi_1}
     (nil))
(jump_insn 2061 2060 2062 229 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2090)
            (pc))) nsichneu.c:1293 495 {*jcc_1}
     (nil)
 -> 2090)
(note 2062 2061 2063 230 [bb 230] NOTE_INSN_BASIC_BLOCK)
(insn 2063 2062 2064 230 (set (reg:SI 0 ax [orig:694 D.5117 ] [694])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1296 83 {*movsi_internal}
     (nil))
(insn 2064 2063 2065 230 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:694 D.5117 ] [694])) nsichneu.c:1296 83 {*movsi_internal}
     (nil))
(insn 2065 2064 2066 230 (set (reg:SI 0 ax [orig:695 D.5116 ] [695])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1297 83 {*movsi_internal}
     (nil))
(insn 2066 2065 2067 230 (parallel [
            (set (reg:SI 0 ax [orig:696 D.5116 ] [696])
                (plus:SI (reg:SI 0 ax [orig:695 D.5116 ] [695])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1297 197 {*addsi_1}
     (nil))
(insn 2067 2066 2072 230 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:696 D.5116 ] [696])) nsichneu.c:1297 83 {*movsi_internal}
     (nil))
(insn 2072 2067 2073 230 (set (reg:SI 1 dx [2612])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [0 a+0 S4 A32])) nsichneu.c:1300 83 {*movsi_internal}
     (nil))
(insn 2073 2072 2074 230 (set (reg:SI 0 ax [2613])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -468 [0xfffffffffffffe2c])) [0 b+0 S4 A32])) nsichneu.c:1300 83 {*movsi_internal}
     (nil))
(insn 2074 2073 2075 230 (parallel [
            (set (reg:SI 0 ax [2611])
                (plus:SI (reg:SI 0 ax [2613])
                    (reg:SI 1 dx [2612])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1300 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -464 [0xfffffffffffffe30])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -468 [0xfffffffffffffe2c])) [0 b+0 S4 A32]))
        (nil)))
(insn 2075 2074 2076 230 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2611])) nsichneu.c:1300 83 {*movsi_internal}
     (nil))
(insn 2076 2075 2077 230 (set (reg:SI 0 ax [orig:697 D.5116 ] [697])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1303 83 {*movsi_internal}
     (nil))
(insn 2077 2076 2078 230 (set (reg:SI 1 dx [2614])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -464 [0xfffffffffffffe30])) [0 a+0 S4 A32])) nsichneu.c:1303 83 {*movsi_internal}
     (nil))
(insn 2078 2077 2079 230 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:697 D.5116 ] [697])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2614])) nsichneu.c:1303 83 {*movsi_internal}
     (nil))
(insn 2079 2078 7108 230 (set (reg:SI 0 ax [orig:698 D.5116 ] [698])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1304 83 {*movsi_internal}
     (nil))
(insn 7108 2079 2081 230 (set (reg:SI 1 dx [orig:699 D.5116 ] [699])
        (plus:SI (reg:SI 0 ax [orig:698 D.5116 ] [698])
            (const_int 1 [0x1]))) nsichneu.c:1304 191 {*leasi}
     (nil))
(insn 2081 7108 2082 230 (set (reg:SI 0 ax [2615])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -468 [0xfffffffffffffe2c])) [0 b+0 S4 A32])) nsichneu.c:1304 83 {*movsi_internal}
     (nil))
(insn 2082 2081 2083 230 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:699 D.5116 ] [699])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2615])) nsichneu.c:1304 83 {*movsi_internal}
     (nil))
(insn 2083 2082 7109 230 (set (reg:SI 0 ax [orig:700 D.5116 ] [700])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1305 83 {*movsi_internal}
     (nil))
(insn 7109 2083 2085 230 (set (reg:SI 1 dx [orig:701 D.5116 ] [701])
        (plus:SI (reg:SI 0 ax [orig:700 D.5116 ] [700])
            (const_int 2 [0x2]))) nsichneu.c:1305 191 {*leasi}
     (nil))
(insn 2085 7109 2086 230 (set (reg:SI 0 ax [2616])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -472 [0xfffffffffffffe28])) [0 c+0 S4 A32])) nsichneu.c:1305 83 {*movsi_internal}
     (nil))
(insn 2086 2085 2087 230 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:701 D.5116 ] [701])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2616])) nsichneu.c:1305 83 {*movsi_internal}
     (nil))
(insn 2087 2086 2088 230 (set (reg:SI 0 ax [orig:702 D.5116 ] [702])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1306 83 {*movsi_internal}
     (nil))
(insn 2088 2087 2089 230 (parallel [
            (set (reg:SI 0 ax [orig:703 D.5116 ] [703])
                (plus:SI (reg:SI 0 ax [orig:702 D.5116 ] [702])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1306 197 {*addsi_1}
     (nil))
(insn 2089 2088 2090 230 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:703 D.5116 ] [703])) nsichneu.c:1306 83 {*movsi_internal}
     (nil))
(code_label 2090 2089 2091 231 43 "" [5 uses])
(note 2091 2090 2092 231 [bb 231] NOTE_INSN_BASIC_BLOCK)
(insn 2092 2091 2093 231 (set (reg:SI 0 ax [orig:704 D.5116 ] [704])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1314 83 {*movsi_internal}
     (nil))
(insn 2093 2092 2094 231 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:704 D.5116 ] [704])
            (const_int 4 [0x4]))) nsichneu.c:1314 7 {*cmpsi_1}
     (nil))
(jump_insn 2094 2093 2095 231 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2146)
            (pc))) nsichneu.c:1314 495 {*jcc_1}
     (nil)
 -> 2146)
(note 2095 2094 2096 232 [bb 232] NOTE_INSN_BASIC_BLOCK)
(insn 2096 2095 2097 232 (set (reg:SI 0 ax [orig:705 D.5116 ] [705])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1315 83 {*movsi_internal}
     (nil))
(insn 2097 2096 2098 232 (parallel [
            (set (reg:SI 0 ax [orig:706 D.5116 ] [706])
                (plus:SI (reg:SI 0 ax [orig:705 D.5116 ] [705])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1315 197 {*addsi_1}
     (nil))
(insn 2098 2097 2099 232 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:706 D.5116 ] [706])
            (const_int 6 [0x6]))) nsichneu.c:1314 7 {*cmpsi_1}
     (nil))
(jump_insn 2099 2098 2100 232 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2146)
            (pc))) nsichneu.c:1314 495 {*jcc_1}
     (nil)
 -> 2146)
(note 2100 2099 2101 233 [bb 233] NOTE_INSN_BASIC_BLOCK)
(insn 2101 2100 2102 233 (set (reg:SI 1 dx [orig:707 D.5117 ] [707])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1316 83 {*movsi_internal}
     (nil))
(insn 2102 2101 2103 233 (set (reg:SI 0 ax [orig:708 D.5117 ] [708])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1316 83 {*movsi_internal}
     (nil))
(insn 2103 2102 2104 233 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:707 D.5117 ] [707])
            (reg:SI 0 ax [orig:708 D.5117 ] [708]))) nsichneu.c:1315 7 {*cmpsi_1}
     (nil))
(jump_insn 2104 2103 2105 233 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2146)
            (pc))) nsichneu.c:1315 495 {*jcc_1}
     (nil)
 -> 2146)
(note 2105 2104 2106 234 [bb 234] NOTE_INSN_BASIC_BLOCK)
(insn 2106 2105 2107 234 (set (reg:SI 1 dx [orig:709 D.5117 ] [709])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1317 83 {*movsi_internal}
     (nil))
(insn 2107 2106 2108 234 (set (reg:SI 0 ax [orig:710 D.5117 ] [710])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1317 83 {*movsi_internal}
     (nil))
(insn 2108 2107 2109 234 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:709 D.5117 ] [709])
            (reg:SI 0 ax [orig:710 D.5117 ] [710]))) nsichneu.c:1316 7 {*cmpsi_1}
     (nil))
(jump_insn 2109 2108 2110 234 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2146)
            (pc))) nsichneu.c:1316 495 {*jcc_1}
     (nil)
 -> 2146)
(note 2110 2109 2111 235 [bb 235] NOTE_INSN_BASIC_BLOCK)
(insn 2111 2110 2112 235 (set (reg:SI 0 ax [2617])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1323 83 {*movsi_internal}
     (nil))
(insn 2112 2111 2113 235 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -476 [0xfffffffffffffe24])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2617])) nsichneu.c:1323 83 {*movsi_internal}
     (nil))
(insn 2113 2112 2114 235 (set (reg:SI 0 ax [2618])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1324 83 {*movsi_internal}
     (nil))
(insn 2114 2113 2115 235 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2618])) nsichneu.c:1324 83 {*movsi_internal}
     (nil))
(insn 2115 2114 2116 235 (set (reg:SI 0 ax [2619])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 b+0 S4 A32])) nsichneu.c:1327 83 {*movsi_internal}
     (nil))
(insn 2116 2115 2117 235 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2619])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -476 [0xfffffffffffffe24])) [0 a+0 S4 A32]))) nsichneu.c:1327 7 {*cmpsi_1}
     (nil))
(jump_insn 2117 2116 2118 235 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2146)
            (pc))) nsichneu.c:1327 495 {*jcc_1}
     (nil)
 -> 2146)
(note 2118 2117 2119 236 [bb 236] NOTE_INSN_BASIC_BLOCK)
(insn 2119 2118 2120 236 (set (reg:SI 0 ax [orig:711 D.5117 ] [711])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1330 83 {*movsi_internal}
     (nil))
(insn 2120 2119 2121 236 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:711 D.5117 ] [711])) nsichneu.c:1330 83 {*movsi_internal}
     (nil))
(insn 2121 2120 2122 236 (set (reg:SI 0 ax [orig:712 D.5116 ] [712])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1331 83 {*movsi_internal}
     (nil))
(insn 2122 2121 2123 236 (parallel [
            (set (reg:SI 0 ax [orig:713 D.5116 ] [713])
                (plus:SI (reg:SI 0 ax [orig:712 D.5116 ] [712])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1331 197 {*addsi_1}
     (nil))
(insn 2123 2122 2128 236 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:713 D.5116 ] [713])) nsichneu.c:1331 83 {*movsi_internal}
     (nil))
(insn 2128 2123 2129 236 (set (reg:SI 1 dx [2624])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -476 [0xfffffffffffffe24])) [0 a+0 S4 A32])) nsichneu.c:1334 83 {*movsi_internal}
     (nil))
(insn 2129 2128 2130 236 (set (reg:SI 0 ax [2625])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 b+0 S4 A32])) nsichneu.c:1334 83 {*movsi_internal}
     (nil))
(insn 2130 2129 2131 236 (parallel [
            (set (reg:SI 0 ax [2623])
                (plus:SI (reg:SI 0 ax [2625])
                    (reg:SI 1 dx [2624])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1334 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -476 [0xfffffffffffffe24])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -480 [0xfffffffffffffe20])) [0 b+0 S4 A32]))
        (nil)))
(insn 2131 2130 2132 236 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -484 [0xfffffffffffffe1c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2623])) nsichneu.c:1334 83 {*movsi_internal}
     (nil))
(insn 2132 2131 2133 236 (set (reg:SI 0 ax [orig:714 D.5116 ] [714])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1337 83 {*movsi_internal}
     (nil))
(insn 2133 2132 2134 236 (set (reg:SI 1 dx [2626])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -476 [0xfffffffffffffe24])) [0 a+0 S4 A32])) nsichneu.c:1337 83 {*movsi_internal}
     (nil))
(insn 2134 2133 2135 236 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:714 D.5116 ] [714])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2626])) nsichneu.c:1337 83 {*movsi_internal}
     (nil))
(insn 2135 2134 7106 236 (set (reg:SI 0 ax [orig:715 D.5116 ] [715])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1338 83 {*movsi_internal}
     (nil))
(insn 7106 2135 2137 236 (set (reg:SI 1 dx [orig:716 D.5116 ] [716])
        (plus:SI (reg:SI 0 ax [orig:715 D.5116 ] [715])
            (const_int 1 [0x1]))) nsichneu.c:1338 191 {*leasi}
     (nil))
(insn 2137 7106 2138 236 (set (reg:SI 0 ax [2627])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -480 [0xfffffffffffffe20])) [0 b+0 S4 A32])) nsichneu.c:1338 83 {*movsi_internal}
     (nil))
(insn 2138 2137 2139 236 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:716 D.5116 ] [716])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2627])) nsichneu.c:1338 83 {*movsi_internal}
     (nil))
(insn 2139 2138 7107 236 (set (reg:SI 0 ax [orig:717 D.5116 ] [717])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1339 83 {*movsi_internal}
     (nil))
(insn 7107 2139 2141 236 (set (reg:SI 1 dx [orig:718 D.5116 ] [718])
        (plus:SI (reg:SI 0 ax [orig:717 D.5116 ] [717])
            (const_int 2 [0x2]))) nsichneu.c:1339 191 {*leasi}
     (nil))
(insn 2141 7107 2142 236 (set (reg:SI 0 ax [2628])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -484 [0xfffffffffffffe1c])) [0 c+0 S4 A32])) nsichneu.c:1339 83 {*movsi_internal}
     (nil))
(insn 2142 2141 2143 236 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:718 D.5116 ] [718])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2628])) nsichneu.c:1339 83 {*movsi_internal}
     (nil))
(insn 2143 2142 2144 236 (set (reg:SI 0 ax [orig:719 D.5116 ] [719])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1340 83 {*movsi_internal}
     (nil))
(insn 2144 2143 2145 236 (parallel [
            (set (reg:SI 0 ax [orig:720 D.5116 ] [720])
                (plus:SI (reg:SI 0 ax [orig:719 D.5116 ] [719])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1340 197 {*addsi_1}
     (nil))
(insn 2145 2144 2146 236 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:720 D.5116 ] [720])) nsichneu.c:1340 83 {*movsi_internal}
     (nil))
(code_label 2146 2145 2147 237 44 "" [5 uses])
(note 2147 2146 2148 237 [bb 237] NOTE_INSN_BASIC_BLOCK)
(insn 2148 2147 2149 237 (set (reg:SI 0 ax [orig:721 D.5116 ] [721])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1348 83 {*movsi_internal}
     (nil))
(insn 2149 2148 2150 237 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:721 D.5116 ] [721])
            (const_int 4 [0x4]))) nsichneu.c:1348 7 {*cmpsi_1}
     (nil))
(jump_insn 2150 2149 2151 237 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2202)
            (pc))) nsichneu.c:1348 495 {*jcc_1}
     (nil)
 -> 2202)
(note 2151 2150 2152 238 [bb 238] NOTE_INSN_BASIC_BLOCK)
(insn 2152 2151 2153 238 (set (reg:SI 0 ax [orig:722 D.5116 ] [722])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1349 83 {*movsi_internal}
     (nil))
(insn 2153 2152 2154 238 (parallel [
            (set (reg:SI 0 ax [orig:723 D.5116 ] [723])
                (plus:SI (reg:SI 0 ax [orig:722 D.5116 ] [722])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1349 197 {*addsi_1}
     (nil))
(insn 2154 2153 2155 238 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:723 D.5116 ] [723])
            (const_int 6 [0x6]))) nsichneu.c:1348 7 {*cmpsi_1}
     (nil))
(jump_insn 2155 2154 2156 238 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2202)
            (pc))) nsichneu.c:1348 495 {*jcc_1}
     (nil)
 -> 2202)
(note 2156 2155 2157 239 [bb 239] NOTE_INSN_BASIC_BLOCK)
(insn 2157 2156 2158 239 (set (reg:SI 1 dx [orig:724 D.5117 ] [724])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1350 83 {*movsi_internal}
     (nil))
(insn 2158 2157 2159 239 (set (reg:SI 0 ax [orig:725 D.5117 ] [725])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1350 83 {*movsi_internal}
     (nil))
(insn 2159 2158 2160 239 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:724 D.5117 ] [724])
            (reg:SI 0 ax [orig:725 D.5117 ] [725]))) nsichneu.c:1349 7 {*cmpsi_1}
     (nil))
(jump_insn 2160 2159 2161 239 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2202)
            (pc))) nsichneu.c:1349 495 {*jcc_1}
     (nil)
 -> 2202)
(note 2161 2160 2162 240 [bb 240] NOTE_INSN_BASIC_BLOCK)
(insn 2162 2161 2163 240 (set (reg:SI 1 dx [orig:726 D.5117 ] [726])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1351 83 {*movsi_internal}
     (nil))
(insn 2163 2162 2164 240 (set (reg:SI 0 ax [orig:727 D.5117 ] [727])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1351 83 {*movsi_internal}
     (nil))
(insn 2164 2163 2165 240 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:726 D.5117 ] [726])
            (reg:SI 0 ax [orig:727 D.5117 ] [727]))) nsichneu.c:1350 7 {*cmpsi_1}
     (nil))
(jump_insn 2165 2164 2166 240 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2202)
            (pc))) nsichneu.c:1350 495 {*jcc_1}
     (nil)
 -> 2202)
(note 2166 2165 2167 241 [bb 241] NOTE_INSN_BASIC_BLOCK)
(insn 2167 2166 2168 241 (set (reg:SI 0 ax [2629])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1357 83 {*movsi_internal}
     (nil))
(insn 2168 2167 2169 241 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -488 [0xfffffffffffffe18])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2629])) nsichneu.c:1357 83 {*movsi_internal}
     (nil))
(insn 2169 2168 2170 241 (set (reg:SI 0 ax [2630])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1358 83 {*movsi_internal}
     (nil))
(insn 2170 2169 2171 241 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -492 [0xfffffffffffffe14])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2630])) nsichneu.c:1358 83 {*movsi_internal}
     (nil))
(insn 2171 2170 2172 241 (set (reg:SI 0 ax [2631])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -492 [0xfffffffffffffe14])) [0 b+0 S4 A32])) nsichneu.c:1361 83 {*movsi_internal}
     (nil))
(insn 2172 2171 2173 241 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2631])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -488 [0xfffffffffffffe18])) [0 a+0 S4 A32]))) nsichneu.c:1361 7 {*cmpsi_1}
     (nil))
(jump_insn 2173 2172 2174 241 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2202)
            (pc))) nsichneu.c:1361 495 {*jcc_1}
     (nil)
 -> 2202)
(note 2174 2173 2175 242 [bb 242] NOTE_INSN_BASIC_BLOCK)
(insn 2175 2174 2176 242 (set (reg:SI 0 ax [orig:728 D.5117 ] [728])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1364 83 {*movsi_internal}
     (nil))
(insn 2176 2175 2177 242 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:728 D.5117 ] [728])) nsichneu.c:1364 83 {*movsi_internal}
     (nil))
(insn 2177 2176 2178 242 (set (reg:SI 0 ax [orig:729 D.5116 ] [729])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1365 83 {*movsi_internal}
     (nil))
(insn 2178 2177 2179 242 (parallel [
            (set (reg:SI 0 ax [orig:730 D.5116 ] [730])
                (plus:SI (reg:SI 0 ax [orig:729 D.5116 ] [729])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1365 197 {*addsi_1}
     (nil))
(insn 2179 2178 2184 242 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:730 D.5116 ] [730])) nsichneu.c:1365 83 {*movsi_internal}
     (nil))
(insn 2184 2179 2185 242 (set (reg:SI 1 dx [2636])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -488 [0xfffffffffffffe18])) [0 a+0 S4 A32])) nsichneu.c:1368 83 {*movsi_internal}
     (nil))
(insn 2185 2184 2186 242 (set (reg:SI 0 ax [2637])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -492 [0xfffffffffffffe14])) [0 b+0 S4 A32])) nsichneu.c:1368 83 {*movsi_internal}
     (nil))
(insn 2186 2185 2187 242 (parallel [
            (set (reg:SI 0 ax [2635])
                (plus:SI (reg:SI 0 ax [2637])
                    (reg:SI 1 dx [2636])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1368 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -488 [0xfffffffffffffe18])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -492 [0xfffffffffffffe14])) [0 b+0 S4 A32]))
        (nil)))
(insn 2187 2186 2188 242 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2635])) nsichneu.c:1368 83 {*movsi_internal}
     (nil))
(insn 2188 2187 2189 242 (set (reg:SI 0 ax [orig:731 D.5116 ] [731])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1371 83 {*movsi_internal}
     (nil))
(insn 2189 2188 2190 242 (set (reg:SI 1 dx [2638])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -488 [0xfffffffffffffe18])) [0 a+0 S4 A32])) nsichneu.c:1371 83 {*movsi_internal}
     (nil))
(insn 2190 2189 2191 242 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:731 D.5116 ] [731])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2638])) nsichneu.c:1371 83 {*movsi_internal}
     (nil))
(insn 2191 2190 7104 242 (set (reg:SI 0 ax [orig:732 D.5116 ] [732])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1372 83 {*movsi_internal}
     (nil))
(insn 7104 2191 2193 242 (set (reg:SI 1 dx [orig:733 D.5116 ] [733])
        (plus:SI (reg:SI 0 ax [orig:732 D.5116 ] [732])
            (const_int 1 [0x1]))) nsichneu.c:1372 191 {*leasi}
     (nil))
(insn 2193 7104 2194 242 (set (reg:SI 0 ax [2639])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -492 [0xfffffffffffffe14])) [0 b+0 S4 A32])) nsichneu.c:1372 83 {*movsi_internal}
     (nil))
(insn 2194 2193 2195 242 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:733 D.5116 ] [733])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2639])) nsichneu.c:1372 83 {*movsi_internal}
     (nil))
(insn 2195 2194 7105 242 (set (reg:SI 0 ax [orig:734 D.5116 ] [734])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1373 83 {*movsi_internal}
     (nil))
(insn 7105 2195 2197 242 (set (reg:SI 1 dx [orig:735 D.5116 ] [735])
        (plus:SI (reg:SI 0 ax [orig:734 D.5116 ] [734])
            (const_int 2 [0x2]))) nsichneu.c:1373 191 {*leasi}
     (nil))
(insn 2197 7105 2198 242 (set (reg:SI 0 ax [2640])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -496 [0xfffffffffffffe10])) [0 c+0 S4 A32])) nsichneu.c:1373 83 {*movsi_internal}
     (nil))
(insn 2198 2197 2199 242 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:735 D.5116 ] [735])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2640])) nsichneu.c:1373 83 {*movsi_internal}
     (nil))
(insn 2199 2198 2200 242 (set (reg:SI 0 ax [orig:736 D.5116 ] [736])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1374 83 {*movsi_internal}
     (nil))
(insn 2200 2199 2201 242 (parallel [
            (set (reg:SI 0 ax [orig:737 D.5116 ] [737])
                (plus:SI (reg:SI 0 ax [orig:736 D.5116 ] [736])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1374 197 {*addsi_1}
     (nil))
(insn 2201 2200 2202 242 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:737 D.5116 ] [737])) nsichneu.c:1374 83 {*movsi_internal}
     (nil))
(code_label 2202 2201 2203 243 45 "" [5 uses])
(note 2203 2202 2204 243 [bb 243] NOTE_INSN_BASIC_BLOCK)
(insn 2204 2203 2205 243 (set (reg:SI 0 ax [orig:738 D.5116 ] [738])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1382 83 {*movsi_internal}
     (nil))
(insn 2205 2204 2206 243 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:738 D.5116 ] [738])
            (const_int 4 [0x4]))) nsichneu.c:1382 7 {*cmpsi_1}
     (nil))
(jump_insn 2206 2205 2207 243 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2258)
            (pc))) nsichneu.c:1382 495 {*jcc_1}
     (nil)
 -> 2258)
(note 2207 2206 2208 244 [bb 244] NOTE_INSN_BASIC_BLOCK)
(insn 2208 2207 2209 244 (set (reg:SI 0 ax [orig:739 D.5116 ] [739])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1383 83 {*movsi_internal}
     (nil))
(insn 2209 2208 2210 244 (parallel [
            (set (reg:SI 0 ax [orig:740 D.5116 ] [740])
                (plus:SI (reg:SI 0 ax [orig:739 D.5116 ] [739])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1383 197 {*addsi_1}
     (nil))
(insn 2210 2209 2211 244 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:740 D.5116 ] [740])
            (const_int 6 [0x6]))) nsichneu.c:1382 7 {*cmpsi_1}
     (nil))
(jump_insn 2211 2210 2212 244 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2258)
            (pc))) nsichneu.c:1382 495 {*jcc_1}
     (nil)
 -> 2258)
(note 2212 2211 2213 245 [bb 245] NOTE_INSN_BASIC_BLOCK)
(insn 2213 2212 2214 245 (set (reg:SI 1 dx [orig:741 D.5117 ] [741])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1384 83 {*movsi_internal}
     (nil))
(insn 2214 2213 2215 245 (set (reg:SI 0 ax [orig:742 D.5117 ] [742])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1384 83 {*movsi_internal}
     (nil))
(insn 2215 2214 2216 245 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:741 D.5117 ] [741])
            (reg:SI 0 ax [orig:742 D.5117 ] [742]))) nsichneu.c:1383 7 {*cmpsi_1}
     (nil))
(jump_insn 2216 2215 2217 245 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2258)
            (pc))) nsichneu.c:1383 495 {*jcc_1}
     (nil)
 -> 2258)
(note 2217 2216 2218 246 [bb 246] NOTE_INSN_BASIC_BLOCK)
(insn 2218 2217 2219 246 (set (reg:SI 1 dx [orig:743 D.5117 ] [743])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1385 83 {*movsi_internal}
     (nil))
(insn 2219 2218 2220 246 (set (reg:SI 0 ax [orig:744 D.5117 ] [744])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1385 83 {*movsi_internal}
     (nil))
(insn 2220 2219 2221 246 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:743 D.5117 ] [743])
            (reg:SI 0 ax [orig:744 D.5117 ] [744]))) nsichneu.c:1384 7 {*cmpsi_1}
     (nil))
(jump_insn 2221 2220 2222 246 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2258)
            (pc))) nsichneu.c:1384 495 {*jcc_1}
     (nil)
 -> 2258)
(note 2222 2221 2223 247 [bb 247] NOTE_INSN_BASIC_BLOCK)
(insn 2223 2222 2224 247 (set (reg:SI 0 ax [2641])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1391 83 {*movsi_internal}
     (nil))
(insn 2224 2223 2225 247 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2641])) nsichneu.c:1391 83 {*movsi_internal}
     (nil))
(insn 2225 2224 2226 247 (set (reg:SI 0 ax [2642])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1392 83 {*movsi_internal}
     (nil))
(insn 2226 2225 2227 247 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2642])) nsichneu.c:1392 83 {*movsi_internal}
     (nil))
(insn 2227 2226 2228 247 (set (reg:SI 0 ax [2643])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [0 b+0 S4 A32])) nsichneu.c:1395 83 {*movsi_internal}
     (nil))
(insn 2228 2227 2229 247 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2643])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -500 [0xfffffffffffffe0c])) [0 a+0 S4 A32]))) nsichneu.c:1395 7 {*cmpsi_1}
     (nil))
(jump_insn 2229 2228 2230 247 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2258)
            (pc))) nsichneu.c:1395 495 {*jcc_1}
     (nil)
 -> 2258)
(note 2230 2229 2231 248 [bb 248] NOTE_INSN_BASIC_BLOCK)
(insn 2231 2230 2232 248 (set (reg:SI 0 ax [orig:745 D.5117 ] [745])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1398 83 {*movsi_internal}
     (nil))
(insn 2232 2231 2233 248 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:745 D.5117 ] [745])) nsichneu.c:1398 83 {*movsi_internal}
     (nil))
(insn 2233 2232 2234 248 (set (reg:SI 0 ax [orig:746 D.5116 ] [746])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1399 83 {*movsi_internal}
     (nil))
(insn 2234 2233 2235 248 (parallel [
            (set (reg:SI 0 ax [orig:747 D.5116 ] [747])
                (plus:SI (reg:SI 0 ax [orig:746 D.5116 ] [746])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1399 197 {*addsi_1}
     (nil))
(insn 2235 2234 2240 248 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:747 D.5116 ] [747])) nsichneu.c:1399 83 {*movsi_internal}
     (nil))
(insn 2240 2235 2241 248 (set (reg:SI 1 dx [2648])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [0 a+0 S4 A32])) nsichneu.c:1402 83 {*movsi_internal}
     (nil))
(insn 2241 2240 2242 248 (set (reg:SI 0 ax [2649])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [0 b+0 S4 A32])) nsichneu.c:1402 83 {*movsi_internal}
     (nil))
(insn 2242 2241 2243 248 (parallel [
            (set (reg:SI 0 ax [2647])
                (plus:SI (reg:SI 0 ax [2649])
                    (reg:SI 1 dx [2648])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1402 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -500 [0xfffffffffffffe0c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -504 [0xfffffffffffffe08])) [0 b+0 S4 A32]))
        (nil)))
(insn 2243 2242 2244 248 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -508 [0xfffffffffffffe04])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2647])) nsichneu.c:1402 83 {*movsi_internal}
     (nil))
(insn 2244 2243 2245 248 (set (reg:SI 0 ax [orig:748 D.5116 ] [748])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1405 83 {*movsi_internal}
     (nil))
(insn 2245 2244 2246 248 (set (reg:SI 1 dx [2650])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -500 [0xfffffffffffffe0c])) [0 a+0 S4 A32])) nsichneu.c:1405 83 {*movsi_internal}
     (nil))
(insn 2246 2245 2247 248 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:748 D.5116 ] [748])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2650])) nsichneu.c:1405 83 {*movsi_internal}
     (nil))
(insn 2247 2246 7102 248 (set (reg:SI 0 ax [orig:749 D.5116 ] [749])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1406 83 {*movsi_internal}
     (nil))
(insn 7102 2247 2249 248 (set (reg:SI 1 dx [orig:750 D.5116 ] [750])
        (plus:SI (reg:SI 0 ax [orig:749 D.5116 ] [749])
            (const_int 1 [0x1]))) nsichneu.c:1406 191 {*leasi}
     (nil))
(insn 2249 7102 2250 248 (set (reg:SI 0 ax [2651])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -504 [0xfffffffffffffe08])) [0 b+0 S4 A32])) nsichneu.c:1406 83 {*movsi_internal}
     (nil))
(insn 2250 2249 2251 248 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:750 D.5116 ] [750])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2651])) nsichneu.c:1406 83 {*movsi_internal}
     (nil))
(insn 2251 2250 7103 248 (set (reg:SI 0 ax [orig:751 D.5116 ] [751])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1407 83 {*movsi_internal}
     (nil))
(insn 7103 2251 2253 248 (set (reg:SI 1 dx [orig:752 D.5116 ] [752])
        (plus:SI (reg:SI 0 ax [orig:751 D.5116 ] [751])
            (const_int 2 [0x2]))) nsichneu.c:1407 191 {*leasi}
     (nil))
(insn 2253 7103 2254 248 (set (reg:SI 0 ax [2652])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -508 [0xfffffffffffffe04])) [0 c+0 S4 A32])) nsichneu.c:1407 83 {*movsi_internal}
     (nil))
(insn 2254 2253 2255 248 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:752 D.5116 ] [752])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2652])) nsichneu.c:1407 83 {*movsi_internal}
     (nil))
(insn 2255 2254 2256 248 (set (reg:SI 0 ax [orig:753 D.5116 ] [753])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1408 83 {*movsi_internal}
     (nil))
(insn 2256 2255 2257 248 (parallel [
            (set (reg:SI 0 ax [orig:754 D.5116 ] [754])
                (plus:SI (reg:SI 0 ax [orig:753 D.5116 ] [753])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1408 197 {*addsi_1}
     (nil))
(insn 2257 2256 2258 248 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:754 D.5116 ] [754])) nsichneu.c:1408 83 {*movsi_internal}
     (nil))
(code_label 2258 2257 2259 249 46 "" [5 uses])
(note 2259 2258 2260 249 [bb 249] NOTE_INSN_BASIC_BLOCK)
(insn 2260 2259 2261 249 (set (reg:SI 0 ax [orig:755 D.5116 ] [755])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1416 83 {*movsi_internal}
     (nil))
(insn 2261 2260 2262 249 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:755 D.5116 ] [755])
            (const_int 4 [0x4]))) nsichneu.c:1416 7 {*cmpsi_1}
     (nil))
(jump_insn 2262 2261 2263 249 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2314)
            (pc))) nsichneu.c:1416 495 {*jcc_1}
     (nil)
 -> 2314)
(note 2263 2262 2264 250 [bb 250] NOTE_INSN_BASIC_BLOCK)
(insn 2264 2263 2265 250 (set (reg:SI 0 ax [orig:756 D.5116 ] [756])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1417 83 {*movsi_internal}
     (nil))
(insn 2265 2264 2266 250 (parallel [
            (set (reg:SI 0 ax [orig:757 D.5116 ] [757])
                (plus:SI (reg:SI 0 ax [orig:756 D.5116 ] [756])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1417 197 {*addsi_1}
     (nil))
(insn 2266 2265 2267 250 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:757 D.5116 ] [757])
            (const_int 6 [0x6]))) nsichneu.c:1416 7 {*cmpsi_1}
     (nil))
(jump_insn 2267 2266 2268 250 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2314)
            (pc))) nsichneu.c:1416 495 {*jcc_1}
     (nil)
 -> 2314)
(note 2268 2267 2269 251 [bb 251] NOTE_INSN_BASIC_BLOCK)
(insn 2269 2268 2270 251 (set (reg:SI 1 dx [orig:758 D.5117 ] [758])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1418 83 {*movsi_internal}
     (nil))
(insn 2270 2269 2271 251 (set (reg:SI 0 ax [orig:759 D.5117 ] [759])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1418 83 {*movsi_internal}
     (nil))
(insn 2271 2270 2272 251 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:758 D.5117 ] [758])
            (reg:SI 0 ax [orig:759 D.5117 ] [759]))) nsichneu.c:1417 7 {*cmpsi_1}
     (nil))
(jump_insn 2272 2271 2273 251 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2314)
            (pc))) nsichneu.c:1417 495 {*jcc_1}
     (nil)
 -> 2314)
(note 2273 2272 2274 252 [bb 252] NOTE_INSN_BASIC_BLOCK)
(insn 2274 2273 2275 252 (set (reg:SI 1 dx [orig:760 D.5117 ] [760])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1419 83 {*movsi_internal}
     (nil))
(insn 2275 2274 2276 252 (set (reg:SI 0 ax [orig:761 D.5117 ] [761])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1419 83 {*movsi_internal}
     (nil))
(insn 2276 2275 2277 252 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:760 D.5117 ] [760])
            (reg:SI 0 ax [orig:761 D.5117 ] [761]))) nsichneu.c:1418 7 {*cmpsi_1}
     (nil))
(jump_insn 2277 2276 2278 252 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2314)
            (pc))) nsichneu.c:1418 495 {*jcc_1}
     (nil)
 -> 2314)
(note 2278 2277 2279 253 [bb 253] NOTE_INSN_BASIC_BLOCK)
(insn 2279 2278 2280 253 (set (reg:SI 0 ax [2653])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1425 83 {*movsi_internal}
     (nil))
(insn 2280 2279 2281 253 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2653])) nsichneu.c:1425 83 {*movsi_internal}
     (nil))
(insn 2281 2280 2282 253 (set (reg:SI 0 ax [2654])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1426 83 {*movsi_internal}
     (nil))
(insn 2282 2281 2283 253 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -516 [0xfffffffffffffdfc])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2654])) nsichneu.c:1426 83 {*movsi_internal}
     (nil))
(insn 2283 2282 2284 253 (set (reg:SI 0 ax [2655])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -516 [0xfffffffffffffdfc])) [0 b+0 S4 A32])) nsichneu.c:1429 83 {*movsi_internal}
     (nil))
(insn 2284 2283 2285 253 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2655])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -512 [0xfffffffffffffe00])) [0 a+0 S4 A32]))) nsichneu.c:1429 7 {*cmpsi_1}
     (nil))
(jump_insn 2285 2284 2286 253 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2314)
            (pc))) nsichneu.c:1429 495 {*jcc_1}
     (nil)
 -> 2314)
(note 2286 2285 2287 254 [bb 254] NOTE_INSN_BASIC_BLOCK)
(insn 2287 2286 2288 254 (set (reg:SI 0 ax [orig:762 D.5117 ] [762])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1432 83 {*movsi_internal}
     (nil))
(insn 2288 2287 2289 254 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:762 D.5117 ] [762])) nsichneu.c:1432 83 {*movsi_internal}
     (nil))
(insn 2289 2288 2290 254 (set (reg:SI 0 ax [orig:763 D.5116 ] [763])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1433 83 {*movsi_internal}
     (nil))
(insn 2290 2289 2291 254 (parallel [
            (set (reg:SI 0 ax [orig:764 D.5116 ] [764])
                (plus:SI (reg:SI 0 ax [orig:763 D.5116 ] [763])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1433 197 {*addsi_1}
     (nil))
(insn 2291 2290 2296 254 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:764 D.5116 ] [764])) nsichneu.c:1433 83 {*movsi_internal}
     (nil))
(insn 2296 2291 2297 254 (set (reg:SI 1 dx [2660])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [0 a+0 S4 A32])) nsichneu.c:1436 83 {*movsi_internal}
     (nil))
(insn 2297 2296 2298 254 (set (reg:SI 0 ax [2661])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -516 [0xfffffffffffffdfc])) [0 b+0 S4 A32])) nsichneu.c:1436 83 {*movsi_internal}
     (nil))
(insn 2298 2297 2299 254 (parallel [
            (set (reg:SI 0 ax [2659])
                (plus:SI (reg:SI 0 ax [2661])
                    (reg:SI 1 dx [2660])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1436 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -512 [0xfffffffffffffe00])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -516 [0xfffffffffffffdfc])) [0 b+0 S4 A32]))
        (nil)))
(insn 2299 2298 2300 254 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2659])) nsichneu.c:1436 83 {*movsi_internal}
     (nil))
(insn 2300 2299 2301 254 (set (reg:SI 0 ax [orig:765 D.5116 ] [765])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1439 83 {*movsi_internal}
     (nil))
(insn 2301 2300 2302 254 (set (reg:SI 1 dx [2662])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -512 [0xfffffffffffffe00])) [0 a+0 S4 A32])) nsichneu.c:1439 83 {*movsi_internal}
     (nil))
(insn 2302 2301 2303 254 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:765 D.5116 ] [765])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2662])) nsichneu.c:1439 83 {*movsi_internal}
     (nil))
(insn 2303 2302 7100 254 (set (reg:SI 0 ax [orig:766 D.5116 ] [766])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1440 83 {*movsi_internal}
     (nil))
(insn 7100 2303 2305 254 (set (reg:SI 1 dx [orig:767 D.5116 ] [767])
        (plus:SI (reg:SI 0 ax [orig:766 D.5116 ] [766])
            (const_int 1 [0x1]))) nsichneu.c:1440 191 {*leasi}
     (nil))
(insn 2305 7100 2306 254 (set (reg:SI 0 ax [2663])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -516 [0xfffffffffffffdfc])) [0 b+0 S4 A32])) nsichneu.c:1440 83 {*movsi_internal}
     (nil))
(insn 2306 2305 2307 254 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:767 D.5116 ] [767])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2663])) nsichneu.c:1440 83 {*movsi_internal}
     (nil))
(insn 2307 2306 7101 254 (set (reg:SI 0 ax [orig:768 D.5116 ] [768])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1441 83 {*movsi_internal}
     (nil))
(insn 7101 2307 2309 254 (set (reg:SI 1 dx [orig:769 D.5116 ] [769])
        (plus:SI (reg:SI 0 ax [orig:768 D.5116 ] [768])
            (const_int 2 [0x2]))) nsichneu.c:1441 191 {*leasi}
     (nil))
(insn 2309 7101 2310 254 (set (reg:SI 0 ax [2664])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -520 [0xfffffffffffffdf8])) [0 c+0 S4 A32])) nsichneu.c:1441 83 {*movsi_internal}
     (nil))
(insn 2310 2309 2311 254 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:769 D.5116 ] [769])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2664])) nsichneu.c:1441 83 {*movsi_internal}
     (nil))
(insn 2311 2310 2312 254 (set (reg:SI 0 ax [orig:770 D.5116 ] [770])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1442 83 {*movsi_internal}
     (nil))
(insn 2312 2311 2313 254 (parallel [
            (set (reg:SI 0 ax [orig:771 D.5116 ] [771])
                (plus:SI (reg:SI 0 ax [orig:770 D.5116 ] [770])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1442 197 {*addsi_1}
     (nil))
(insn 2313 2312 2314 254 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:771 D.5116 ] [771])) nsichneu.c:1442 83 {*movsi_internal}
     (nil))
(code_label 2314 2313 2315 255 47 "" [5 uses])
(note 2315 2314 2316 255 [bb 255] NOTE_INSN_BASIC_BLOCK)
(insn 2316 2315 2317 255 (set (reg:SI 0 ax [orig:772 D.5116 ] [772])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1450 83 {*movsi_internal}
     (nil))
(insn 2317 2316 2318 255 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:772 D.5116 ] [772])
            (const_int 4 [0x4]))) nsichneu.c:1450 7 {*cmpsi_1}
     (nil))
(jump_insn 2318 2317 2319 255 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2370)
            (pc))) nsichneu.c:1450 495 {*jcc_1}
     (nil)
 -> 2370)
(note 2319 2318 2320 256 [bb 256] NOTE_INSN_BASIC_BLOCK)
(insn 2320 2319 2321 256 (set (reg:SI 0 ax [orig:773 D.5116 ] [773])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1451 83 {*movsi_internal}
     (nil))
(insn 2321 2320 2322 256 (parallel [
            (set (reg:SI 0 ax [orig:774 D.5116 ] [774])
                (plus:SI (reg:SI 0 ax [orig:773 D.5116 ] [773])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1451 197 {*addsi_1}
     (nil))
(insn 2322 2321 2323 256 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:774 D.5116 ] [774])
            (const_int 6 [0x6]))) nsichneu.c:1450 7 {*cmpsi_1}
     (nil))
(jump_insn 2323 2322 2324 256 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2370)
            (pc))) nsichneu.c:1450 495 {*jcc_1}
     (nil)
 -> 2370)
(note 2324 2323 2325 257 [bb 257] NOTE_INSN_BASIC_BLOCK)
(insn 2325 2324 2326 257 (set (reg:SI 1 dx [orig:775 D.5117 ] [775])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1452 83 {*movsi_internal}
     (nil))
(insn 2326 2325 2327 257 (set (reg:SI 0 ax [orig:776 D.5117 ] [776])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1452 83 {*movsi_internal}
     (nil))
(insn 2327 2326 2328 257 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:775 D.5117 ] [775])
            (reg:SI 0 ax [orig:776 D.5117 ] [776]))) nsichneu.c:1451 7 {*cmpsi_1}
     (nil))
(jump_insn 2328 2327 2329 257 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2370)
            (pc))) nsichneu.c:1451 495 {*jcc_1}
     (nil)
 -> 2370)
(note 2329 2328 2330 258 [bb 258] NOTE_INSN_BASIC_BLOCK)
(insn 2330 2329 2331 258 (set (reg:SI 1 dx [orig:777 D.5117 ] [777])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1453 83 {*movsi_internal}
     (nil))
(insn 2331 2330 2332 258 (set (reg:SI 0 ax [orig:778 D.5117 ] [778])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1453 83 {*movsi_internal}
     (nil))
(insn 2332 2331 2333 258 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:777 D.5117 ] [777])
            (reg:SI 0 ax [orig:778 D.5117 ] [778]))) nsichneu.c:1452 7 {*cmpsi_1}
     (nil))
(jump_insn 2333 2332 2334 258 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2370)
            (pc))) nsichneu.c:1452 495 {*jcc_1}
     (nil)
 -> 2370)
(note 2334 2333 2335 259 [bb 259] NOTE_INSN_BASIC_BLOCK)
(insn 2335 2334 2336 259 (set (reg:SI 0 ax [2665])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1459 83 {*movsi_internal}
     (nil))
(insn 2336 2335 2337 259 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2665])) nsichneu.c:1459 83 {*movsi_internal}
     (nil))
(insn 2337 2336 2338 259 (set (reg:SI 0 ax [2666])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1460 83 {*movsi_internal}
     (nil))
(insn 2338 2337 2339 259 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2666])) nsichneu.c:1460 83 {*movsi_internal}
     (nil))
(insn 2339 2338 2340 259 (set (reg:SI 0 ax [2667])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [0 b+0 S4 A32])) nsichneu.c:1463 83 {*movsi_internal}
     (nil))
(insn 2340 2339 2341 259 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2667])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -524 [0xfffffffffffffdf4])) [0 a+0 S4 A32]))) nsichneu.c:1463 7 {*cmpsi_1}
     (nil))
(jump_insn 2341 2340 2342 259 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2370)
            (pc))) nsichneu.c:1463 495 {*jcc_1}
     (nil)
 -> 2370)
(note 2342 2341 2343 260 [bb 260] NOTE_INSN_BASIC_BLOCK)
(insn 2343 2342 2344 260 (set (reg:SI 0 ax [orig:779 D.5117 ] [779])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1466 83 {*movsi_internal}
     (nil))
(insn 2344 2343 2345 260 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:779 D.5117 ] [779])) nsichneu.c:1466 83 {*movsi_internal}
     (nil))
(insn 2345 2344 2346 260 (set (reg:SI 0 ax [orig:780 D.5116 ] [780])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1467 83 {*movsi_internal}
     (nil))
(insn 2346 2345 2347 260 (parallel [
            (set (reg:SI 0 ax [orig:781 D.5116 ] [781])
                (plus:SI (reg:SI 0 ax [orig:780 D.5116 ] [780])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1467 197 {*addsi_1}
     (nil))
(insn 2347 2346 2352 260 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:781 D.5116 ] [781])) nsichneu.c:1467 83 {*movsi_internal}
     (nil))
(insn 2352 2347 2353 260 (set (reg:SI 1 dx [2672])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [0 a+0 S4 A32])) nsichneu.c:1470 83 {*movsi_internal}
     (nil))
(insn 2353 2352 2354 260 (set (reg:SI 0 ax [2673])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [0 b+0 S4 A32])) nsichneu.c:1470 83 {*movsi_internal}
     (nil))
(insn 2354 2353 2355 260 (parallel [
            (set (reg:SI 0 ax [2671])
                (plus:SI (reg:SI 0 ax [2673])
                    (reg:SI 1 dx [2672])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1470 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -524 [0xfffffffffffffdf4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -528 [0xfffffffffffffdf0])) [0 b+0 S4 A32]))
        (nil)))
(insn 2355 2354 2356 260 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -532 [0xfffffffffffffdec])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2671])) nsichneu.c:1470 83 {*movsi_internal}
     (nil))
(insn 2356 2355 2357 260 (set (reg:SI 0 ax [orig:782 D.5116 ] [782])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1473 83 {*movsi_internal}
     (nil))
(insn 2357 2356 2358 260 (set (reg:SI 1 dx [2674])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -524 [0xfffffffffffffdf4])) [0 a+0 S4 A32])) nsichneu.c:1473 83 {*movsi_internal}
     (nil))
(insn 2358 2357 2359 260 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:782 D.5116 ] [782])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2674])) nsichneu.c:1473 83 {*movsi_internal}
     (nil))
(insn 2359 2358 7098 260 (set (reg:SI 0 ax [orig:783 D.5116 ] [783])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1474 83 {*movsi_internal}
     (nil))
(insn 7098 2359 2361 260 (set (reg:SI 1 dx [orig:784 D.5116 ] [784])
        (plus:SI (reg:SI 0 ax [orig:783 D.5116 ] [783])
            (const_int 1 [0x1]))) nsichneu.c:1474 191 {*leasi}
     (nil))
(insn 2361 7098 2362 260 (set (reg:SI 0 ax [2675])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -528 [0xfffffffffffffdf0])) [0 b+0 S4 A32])) nsichneu.c:1474 83 {*movsi_internal}
     (nil))
(insn 2362 2361 2363 260 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:784 D.5116 ] [784])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2675])) nsichneu.c:1474 83 {*movsi_internal}
     (nil))
(insn 2363 2362 7099 260 (set (reg:SI 0 ax [orig:785 D.5116 ] [785])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1475 83 {*movsi_internal}
     (nil))
(insn 7099 2363 2365 260 (set (reg:SI 1 dx [orig:786 D.5116 ] [786])
        (plus:SI (reg:SI 0 ax [orig:785 D.5116 ] [785])
            (const_int 2 [0x2]))) nsichneu.c:1475 191 {*leasi}
     (nil))
(insn 2365 7099 2366 260 (set (reg:SI 0 ax [2676])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -532 [0xfffffffffffffdec])) [0 c+0 S4 A32])) nsichneu.c:1475 83 {*movsi_internal}
     (nil))
(insn 2366 2365 2367 260 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:786 D.5116 ] [786])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2676])) nsichneu.c:1475 83 {*movsi_internal}
     (nil))
(insn 2367 2366 2368 260 (set (reg:SI 0 ax [orig:787 D.5116 ] [787])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1476 83 {*movsi_internal}
     (nil))
(insn 2368 2367 2369 260 (parallel [
            (set (reg:SI 0 ax [orig:788 D.5116 ] [788])
                (plus:SI (reg:SI 0 ax [orig:787 D.5116 ] [787])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1476 197 {*addsi_1}
     (nil))
(insn 2369 2368 2370 260 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:788 D.5116 ] [788])) nsichneu.c:1476 83 {*movsi_internal}
     (nil))
(code_label 2370 2369 2371 261 48 "" [5 uses])
(note 2371 2370 2372 261 [bb 261] NOTE_INSN_BASIC_BLOCK)
(insn 2372 2371 2373 261 (set (reg:SI 0 ax [orig:789 D.5116 ] [789])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1484 83 {*movsi_internal}
     (nil))
(insn 2373 2372 2374 261 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:789 D.5116 ] [789])
            (const_int 4 [0x4]))) nsichneu.c:1484 7 {*cmpsi_1}
     (nil))
(jump_insn 2374 2373 2375 261 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2426)
            (pc))) nsichneu.c:1484 495 {*jcc_1}
     (nil)
 -> 2426)
(note 2375 2374 2376 262 [bb 262] NOTE_INSN_BASIC_BLOCK)
(insn 2376 2375 2377 262 (set (reg:SI 0 ax [orig:790 D.5116 ] [790])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1485 83 {*movsi_internal}
     (nil))
(insn 2377 2376 2378 262 (parallel [
            (set (reg:SI 0 ax [orig:791 D.5116 ] [791])
                (plus:SI (reg:SI 0 ax [orig:790 D.5116 ] [790])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1485 197 {*addsi_1}
     (nil))
(insn 2378 2377 2379 262 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:791 D.5116 ] [791])
            (const_int 6 [0x6]))) nsichneu.c:1484 7 {*cmpsi_1}
     (nil))
(jump_insn 2379 2378 2380 262 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2426)
            (pc))) nsichneu.c:1484 495 {*jcc_1}
     (nil)
 -> 2426)
(note 2380 2379 2381 263 [bb 263] NOTE_INSN_BASIC_BLOCK)
(insn 2381 2380 2382 263 (set (reg:SI 1 dx [orig:792 D.5117 ] [792])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1486 83 {*movsi_internal}
     (nil))
(insn 2382 2381 2383 263 (set (reg:SI 0 ax [orig:793 D.5117 ] [793])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1486 83 {*movsi_internal}
     (nil))
(insn 2383 2382 2384 263 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:792 D.5117 ] [792])
            (reg:SI 0 ax [orig:793 D.5117 ] [793]))) nsichneu.c:1485 7 {*cmpsi_1}
     (nil))
(jump_insn 2384 2383 2385 263 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2426)
            (pc))) nsichneu.c:1485 495 {*jcc_1}
     (nil)
 -> 2426)
(note 2385 2384 2386 264 [bb 264] NOTE_INSN_BASIC_BLOCK)
(insn 2386 2385 2387 264 (set (reg:SI 1 dx [orig:794 D.5117 ] [794])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1487 83 {*movsi_internal}
     (nil))
(insn 2387 2386 2388 264 (set (reg:SI 0 ax [orig:795 D.5117 ] [795])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1487 83 {*movsi_internal}
     (nil))
(insn 2388 2387 2389 264 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:794 D.5117 ] [794])
            (reg:SI 0 ax [orig:795 D.5117 ] [795]))) nsichneu.c:1486 7 {*cmpsi_1}
     (nil))
(jump_insn 2389 2388 2390 264 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2426)
            (pc))) nsichneu.c:1486 495 {*jcc_1}
     (nil)
 -> 2426)
(note 2390 2389 2391 265 [bb 265] NOTE_INSN_BASIC_BLOCK)
(insn 2391 2390 2392 265 (set (reg:SI 0 ax [2677])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1493 83 {*movsi_internal}
     (nil))
(insn 2392 2391 2393 265 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2677])) nsichneu.c:1493 83 {*movsi_internal}
     (nil))
(insn 2393 2392 2394 265 (set (reg:SI 0 ax [2678])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1494 83 {*movsi_internal}
     (nil))
(insn 2394 2393 2395 265 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -540 [0xfffffffffffffde4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2678])) nsichneu.c:1494 83 {*movsi_internal}
     (nil))
(insn 2395 2394 2396 265 (set (reg:SI 0 ax [2679])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -540 [0xfffffffffffffde4])) [0 b+0 S4 A32])) nsichneu.c:1497 83 {*movsi_internal}
     (nil))
(insn 2396 2395 2397 265 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2679])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -536 [0xfffffffffffffde8])) [0 a+0 S4 A32]))) nsichneu.c:1497 7 {*cmpsi_1}
     (nil))
(jump_insn 2397 2396 2398 265 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2426)
            (pc))) nsichneu.c:1497 495 {*jcc_1}
     (nil)
 -> 2426)
(note 2398 2397 2399 266 [bb 266] NOTE_INSN_BASIC_BLOCK)
(insn 2399 2398 2400 266 (set (reg:SI 0 ax [orig:796 D.5117 ] [796])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1500 83 {*movsi_internal}
     (nil))
(insn 2400 2399 2401 266 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:796 D.5117 ] [796])) nsichneu.c:1500 83 {*movsi_internal}
     (nil))
(insn 2401 2400 2402 266 (set (reg:SI 0 ax [orig:797 D.5116 ] [797])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1501 83 {*movsi_internal}
     (nil))
(insn 2402 2401 2403 266 (parallel [
            (set (reg:SI 0 ax [orig:798 D.5116 ] [798])
                (plus:SI (reg:SI 0 ax [orig:797 D.5116 ] [797])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1501 197 {*addsi_1}
     (nil))
(insn 2403 2402 2408 266 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:798 D.5116 ] [798])) nsichneu.c:1501 83 {*movsi_internal}
     (nil))
(insn 2408 2403 2409 266 (set (reg:SI 1 dx [2684])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [0 a+0 S4 A32])) nsichneu.c:1504 83 {*movsi_internal}
     (nil))
(insn 2409 2408 2410 266 (set (reg:SI 0 ax [2685])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -540 [0xfffffffffffffde4])) [0 b+0 S4 A32])) nsichneu.c:1504 83 {*movsi_internal}
     (nil))
(insn 2410 2409 2411 266 (parallel [
            (set (reg:SI 0 ax [2683])
                (plus:SI (reg:SI 0 ax [2685])
                    (reg:SI 1 dx [2684])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1504 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -536 [0xfffffffffffffde8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -540 [0xfffffffffffffde4])) [0 b+0 S4 A32]))
        (nil)))
(insn 2411 2410 2412 266 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2683])) nsichneu.c:1504 83 {*movsi_internal}
     (nil))
(insn 2412 2411 2413 266 (set (reg:SI 0 ax [orig:799 D.5116 ] [799])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1507 83 {*movsi_internal}
     (nil))
(insn 2413 2412 2414 266 (set (reg:SI 1 dx [2686])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -536 [0xfffffffffffffde8])) [0 a+0 S4 A32])) nsichneu.c:1507 83 {*movsi_internal}
     (nil))
(insn 2414 2413 2415 266 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:799 D.5116 ] [799])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2686])) nsichneu.c:1507 83 {*movsi_internal}
     (nil))
(insn 2415 2414 7096 266 (set (reg:SI 0 ax [orig:800 D.5116 ] [800])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1508 83 {*movsi_internal}
     (nil))
(insn 7096 2415 2417 266 (set (reg:SI 1 dx [orig:801 D.5116 ] [801])
        (plus:SI (reg:SI 0 ax [orig:800 D.5116 ] [800])
            (const_int 1 [0x1]))) nsichneu.c:1508 191 {*leasi}
     (nil))
(insn 2417 7096 2418 266 (set (reg:SI 0 ax [2687])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -540 [0xfffffffffffffde4])) [0 b+0 S4 A32])) nsichneu.c:1508 83 {*movsi_internal}
     (nil))
(insn 2418 2417 2419 266 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:801 D.5116 ] [801])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2687])) nsichneu.c:1508 83 {*movsi_internal}
     (nil))
(insn 2419 2418 7097 266 (set (reg:SI 0 ax [orig:802 D.5116 ] [802])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1509 83 {*movsi_internal}
     (nil))
(insn 7097 2419 2421 266 (set (reg:SI 1 dx [orig:803 D.5116 ] [803])
        (plus:SI (reg:SI 0 ax [orig:802 D.5116 ] [802])
            (const_int 2 [0x2]))) nsichneu.c:1509 191 {*leasi}
     (nil))
(insn 2421 7097 2422 266 (set (reg:SI 0 ax [2688])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -544 [0xfffffffffffffde0])) [0 c+0 S4 A32])) nsichneu.c:1509 83 {*movsi_internal}
     (nil))
(insn 2422 2421 2423 266 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:803 D.5116 ] [803])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2688])) nsichneu.c:1509 83 {*movsi_internal}
     (nil))
(insn 2423 2422 2424 266 (set (reg:SI 0 ax [orig:804 D.5116 ] [804])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1510 83 {*movsi_internal}
     (nil))
(insn 2424 2423 2425 266 (parallel [
            (set (reg:SI 0 ax [orig:805 D.5116 ] [805])
                (plus:SI (reg:SI 0 ax [orig:804 D.5116 ] [804])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1510 197 {*addsi_1}
     (nil))
(insn 2425 2424 2426 266 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:805 D.5116 ] [805])) nsichneu.c:1510 83 {*movsi_internal}
     (nil))
(code_label 2426 2425 2427 267 49 "" [5 uses])
(note 2427 2426 2428 267 [bb 267] NOTE_INSN_BASIC_BLOCK)
(insn 2428 2427 2429 267 (set (reg:SI 0 ax [orig:806 D.5116 ] [806])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1518 83 {*movsi_internal}
     (nil))
(insn 2429 2428 2430 267 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:806 D.5116 ] [806])
            (const_int 4 [0x4]))) nsichneu.c:1518 7 {*cmpsi_1}
     (nil))
(jump_insn 2430 2429 2431 267 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2482)
            (pc))) nsichneu.c:1518 495 {*jcc_1}
     (nil)
 -> 2482)
(note 2431 2430 2432 268 [bb 268] NOTE_INSN_BASIC_BLOCK)
(insn 2432 2431 2433 268 (set (reg:SI 0 ax [orig:807 D.5116 ] [807])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1519 83 {*movsi_internal}
     (nil))
(insn 2433 2432 2434 268 (parallel [
            (set (reg:SI 0 ax [orig:808 D.5116 ] [808])
                (plus:SI (reg:SI 0 ax [orig:807 D.5116 ] [807])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1519 197 {*addsi_1}
     (nil))
(insn 2434 2433 2435 268 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:808 D.5116 ] [808])
            (const_int 6 [0x6]))) nsichneu.c:1518 7 {*cmpsi_1}
     (nil))
(jump_insn 2435 2434 2436 268 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2482)
            (pc))) nsichneu.c:1518 495 {*jcc_1}
     (nil)
 -> 2482)
(note 2436 2435 2437 269 [bb 269] NOTE_INSN_BASIC_BLOCK)
(insn 2437 2436 2438 269 (set (reg:SI 1 dx [orig:809 D.5117 ] [809])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1520 83 {*movsi_internal}
     (nil))
(insn 2438 2437 2439 269 (set (reg:SI 0 ax [orig:810 D.5117 ] [810])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1520 83 {*movsi_internal}
     (nil))
(insn 2439 2438 2440 269 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:809 D.5117 ] [809])
            (reg:SI 0 ax [orig:810 D.5117 ] [810]))) nsichneu.c:1519 7 {*cmpsi_1}
     (nil))
(jump_insn 2440 2439 2441 269 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2482)
            (pc))) nsichneu.c:1519 495 {*jcc_1}
     (nil)
 -> 2482)
(note 2441 2440 2442 270 [bb 270] NOTE_INSN_BASIC_BLOCK)
(insn 2442 2441 2443 270 (set (reg:SI 1 dx [orig:811 D.5117 ] [811])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1521 83 {*movsi_internal}
     (nil))
(insn 2443 2442 2444 270 (set (reg:SI 0 ax [orig:812 D.5117 ] [812])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1521 83 {*movsi_internal}
     (nil))
(insn 2444 2443 2445 270 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:811 D.5117 ] [811])
            (reg:SI 0 ax [orig:812 D.5117 ] [812]))) nsichneu.c:1520 7 {*cmpsi_1}
     (nil))
(jump_insn 2445 2444 2446 270 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2482)
            (pc))) nsichneu.c:1520 495 {*jcc_1}
     (nil)
 -> 2482)
(note 2446 2445 2447 271 [bb 271] NOTE_INSN_BASIC_BLOCK)
(insn 2447 2446 2448 271 (set (reg:SI 0 ax [2689])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1527 83 {*movsi_internal}
     (nil))
(insn 2448 2447 2449 271 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -548 [0xfffffffffffffddc])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2689])) nsichneu.c:1527 83 {*movsi_internal}
     (nil))
(insn 2449 2448 2450 271 (set (reg:SI 0 ax [2690])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1528 83 {*movsi_internal}
     (nil))
(insn 2450 2449 2451 271 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2690])) nsichneu.c:1528 83 {*movsi_internal}
     (nil))
(insn 2451 2450 2452 271 (set (reg:SI 0 ax [2691])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [0 b+0 S4 A32])) nsichneu.c:1531 83 {*movsi_internal}
     (nil))
(insn 2452 2451 2453 271 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2691])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -548 [0xfffffffffffffddc])) [0 a+0 S4 A32]))) nsichneu.c:1531 7 {*cmpsi_1}
     (nil))
(jump_insn 2453 2452 2454 271 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2482)
            (pc))) nsichneu.c:1531 495 {*jcc_1}
     (nil)
 -> 2482)
(note 2454 2453 2455 272 [bb 272] NOTE_INSN_BASIC_BLOCK)
(insn 2455 2454 2456 272 (set (reg:SI 0 ax [orig:813 D.5117 ] [813])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1534 83 {*movsi_internal}
     (nil))
(insn 2456 2455 2457 272 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:813 D.5117 ] [813])) nsichneu.c:1534 83 {*movsi_internal}
     (nil))
(insn 2457 2456 2458 272 (set (reg:SI 0 ax [orig:814 D.5116 ] [814])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1535 83 {*movsi_internal}
     (nil))
(insn 2458 2457 2459 272 (parallel [
            (set (reg:SI 0 ax [orig:815 D.5116 ] [815])
                (plus:SI (reg:SI 0 ax [orig:814 D.5116 ] [814])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1535 197 {*addsi_1}
     (nil))
(insn 2459 2458 2464 272 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:815 D.5116 ] [815])) nsichneu.c:1535 83 {*movsi_internal}
     (nil))
(insn 2464 2459 2465 272 (set (reg:SI 1 dx [2696])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -548 [0xfffffffffffffddc])) [0 a+0 S4 A32])) nsichneu.c:1538 83 {*movsi_internal}
     (nil))
(insn 2465 2464 2466 272 (set (reg:SI 0 ax [2697])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [0 b+0 S4 A32])) nsichneu.c:1538 83 {*movsi_internal}
     (nil))
(insn 2466 2465 2467 272 (parallel [
            (set (reg:SI 0 ax [2695])
                (plus:SI (reg:SI 0 ax [2697])
                    (reg:SI 1 dx [2696])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1538 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -548 [0xfffffffffffffddc])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -552 [0xfffffffffffffdd8])) [0 b+0 S4 A32]))
        (nil)))
(insn 2467 2466 2468 272 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -556 [0xfffffffffffffdd4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2695])) nsichneu.c:1538 83 {*movsi_internal}
     (nil))
(insn 2468 2467 2469 272 (set (reg:SI 0 ax [orig:816 D.5116 ] [816])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1541 83 {*movsi_internal}
     (nil))
(insn 2469 2468 2470 272 (set (reg:SI 1 dx [2698])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -548 [0xfffffffffffffddc])) [0 a+0 S4 A32])) nsichneu.c:1541 83 {*movsi_internal}
     (nil))
(insn 2470 2469 2471 272 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:816 D.5116 ] [816])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2698])) nsichneu.c:1541 83 {*movsi_internal}
     (nil))
(insn 2471 2470 7094 272 (set (reg:SI 0 ax [orig:817 D.5116 ] [817])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1542 83 {*movsi_internal}
     (nil))
(insn 7094 2471 2473 272 (set (reg:SI 1 dx [orig:818 D.5116 ] [818])
        (plus:SI (reg:SI 0 ax [orig:817 D.5116 ] [817])
            (const_int 1 [0x1]))) nsichneu.c:1542 191 {*leasi}
     (nil))
(insn 2473 7094 2474 272 (set (reg:SI 0 ax [2699])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -552 [0xfffffffffffffdd8])) [0 b+0 S4 A32])) nsichneu.c:1542 83 {*movsi_internal}
     (nil))
(insn 2474 2473 2475 272 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:818 D.5116 ] [818])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2699])) nsichneu.c:1542 83 {*movsi_internal}
     (nil))
(insn 2475 2474 7095 272 (set (reg:SI 0 ax [orig:819 D.5116 ] [819])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1543 83 {*movsi_internal}
     (nil))
(insn 7095 2475 2477 272 (set (reg:SI 1 dx [orig:820 D.5116 ] [820])
        (plus:SI (reg:SI 0 ax [orig:819 D.5116 ] [819])
            (const_int 2 [0x2]))) nsichneu.c:1543 191 {*leasi}
     (nil))
(insn 2477 7095 2478 272 (set (reg:SI 0 ax [2700])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -556 [0xfffffffffffffdd4])) [0 c+0 S4 A32])) nsichneu.c:1543 83 {*movsi_internal}
     (nil))
(insn 2478 2477 2479 272 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:820 D.5116 ] [820])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2700])) nsichneu.c:1543 83 {*movsi_internal}
     (nil))
(insn 2479 2478 2480 272 (set (reg:SI 0 ax [orig:821 D.5116 ] [821])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1544 83 {*movsi_internal}
     (nil))
(insn 2480 2479 2481 272 (parallel [
            (set (reg:SI 0 ax [orig:822 D.5116 ] [822])
                (plus:SI (reg:SI 0 ax [orig:821 D.5116 ] [821])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1544 197 {*addsi_1}
     (nil))
(insn 2481 2480 2482 272 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:822 D.5116 ] [822])) nsichneu.c:1544 83 {*movsi_internal}
     (nil))
(code_label 2482 2481 2483 273 50 "" [5 uses])
(note 2483 2482 2484 273 [bb 273] NOTE_INSN_BASIC_BLOCK)
(insn 2484 2483 2485 273 (set (reg:SI 0 ax [orig:823 D.5116 ] [823])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1552 83 {*movsi_internal}
     (nil))
(insn 2485 2484 2486 273 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:823 D.5116 ] [823])
            (const_int 4 [0x4]))) nsichneu.c:1552 7 {*cmpsi_1}
     (nil))
(jump_insn 2486 2485 2487 273 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2538)
            (pc))) nsichneu.c:1552 495 {*jcc_1}
     (nil)
 -> 2538)
(note 2487 2486 2488 274 [bb 274] NOTE_INSN_BASIC_BLOCK)
(insn 2488 2487 2489 274 (set (reg:SI 0 ax [orig:824 D.5116 ] [824])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1553 83 {*movsi_internal}
     (nil))
(insn 2489 2488 2490 274 (parallel [
            (set (reg:SI 0 ax [orig:825 D.5116 ] [825])
                (plus:SI (reg:SI 0 ax [orig:824 D.5116 ] [824])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1553 197 {*addsi_1}
     (nil))
(insn 2490 2489 2491 274 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:825 D.5116 ] [825])
            (const_int 6 [0x6]))) nsichneu.c:1552 7 {*cmpsi_1}
     (nil))
(jump_insn 2491 2490 2492 274 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2538)
            (pc))) nsichneu.c:1552 495 {*jcc_1}
     (nil)
 -> 2538)
(note 2492 2491 2493 275 [bb 275] NOTE_INSN_BASIC_BLOCK)
(insn 2493 2492 2494 275 (set (reg:SI 1 dx [orig:826 D.5117 ] [826])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1554 83 {*movsi_internal}
     (nil))
(insn 2494 2493 2495 275 (set (reg:SI 0 ax [orig:827 D.5117 ] [827])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1554 83 {*movsi_internal}
     (nil))
(insn 2495 2494 2496 275 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:826 D.5117 ] [826])
            (reg:SI 0 ax [orig:827 D.5117 ] [827]))) nsichneu.c:1553 7 {*cmpsi_1}
     (nil))
(jump_insn 2496 2495 2497 275 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2538)
            (pc))) nsichneu.c:1553 495 {*jcc_1}
     (nil)
 -> 2538)
(note 2497 2496 2498 276 [bb 276] NOTE_INSN_BASIC_BLOCK)
(insn 2498 2497 2499 276 (set (reg:SI 1 dx [orig:828 D.5117 ] [828])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1555 83 {*movsi_internal}
     (nil))
(insn 2499 2498 2500 276 (set (reg:SI 0 ax [orig:829 D.5117 ] [829])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1555 83 {*movsi_internal}
     (nil))
(insn 2500 2499 2501 276 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:828 D.5117 ] [828])
            (reg:SI 0 ax [orig:829 D.5117 ] [829]))) nsichneu.c:1554 7 {*cmpsi_1}
     (nil))
(jump_insn 2501 2500 2502 276 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2538)
            (pc))) nsichneu.c:1554 495 {*jcc_1}
     (nil)
 -> 2538)
(note 2502 2501 2503 277 [bb 277] NOTE_INSN_BASIC_BLOCK)
(insn 2503 2502 2504 277 (set (reg:SI 0 ax [2701])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1561 83 {*movsi_internal}
     (nil))
(insn 2504 2503 2505 277 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2701])) nsichneu.c:1561 83 {*movsi_internal}
     (nil))
(insn 2505 2504 2506 277 (set (reg:SI 0 ax [2702])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1562 83 {*movsi_internal}
     (nil))
(insn 2506 2505 2507 277 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -564 [0xfffffffffffffdcc])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2702])) nsichneu.c:1562 83 {*movsi_internal}
     (nil))
(insn 2507 2506 2508 277 (set (reg:SI 0 ax [2703])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -564 [0xfffffffffffffdcc])) [0 b+0 S4 A32])) nsichneu.c:1565 83 {*movsi_internal}
     (nil))
(insn 2508 2507 2509 277 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2703])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -560 [0xfffffffffffffdd0])) [0 a+0 S4 A32]))) nsichneu.c:1565 7 {*cmpsi_1}
     (nil))
(jump_insn 2509 2508 2510 277 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2538)
            (pc))) nsichneu.c:1565 495 {*jcc_1}
     (nil)
 -> 2538)
(note 2510 2509 2511 278 [bb 278] NOTE_INSN_BASIC_BLOCK)
(insn 2511 2510 2512 278 (set (reg:SI 0 ax [orig:830 D.5117 ] [830])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1568 83 {*movsi_internal}
     (nil))
(insn 2512 2511 2513 278 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:830 D.5117 ] [830])) nsichneu.c:1568 83 {*movsi_internal}
     (nil))
(insn 2513 2512 2514 278 (set (reg:SI 0 ax [orig:831 D.5116 ] [831])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1569 83 {*movsi_internal}
     (nil))
(insn 2514 2513 2515 278 (parallel [
            (set (reg:SI 0 ax [orig:832 D.5116 ] [832])
                (plus:SI (reg:SI 0 ax [orig:831 D.5116 ] [831])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1569 197 {*addsi_1}
     (nil))
(insn 2515 2514 2520 278 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:832 D.5116 ] [832])) nsichneu.c:1569 83 {*movsi_internal}
     (nil))
(insn 2520 2515 2521 278 (set (reg:SI 1 dx [2708])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [0 a+0 S4 A32])) nsichneu.c:1572 83 {*movsi_internal}
     (nil))
(insn 2521 2520 2522 278 (set (reg:SI 0 ax [2709])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -564 [0xfffffffffffffdcc])) [0 b+0 S4 A32])) nsichneu.c:1572 83 {*movsi_internal}
     (nil))
(insn 2522 2521 2523 278 (parallel [
            (set (reg:SI 0 ax [2707])
                (plus:SI (reg:SI 0 ax [2709])
                    (reg:SI 1 dx [2708])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1572 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -560 [0xfffffffffffffdd0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -564 [0xfffffffffffffdcc])) [0 b+0 S4 A32]))
        (nil)))
(insn 2523 2522 2524 278 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2707])) nsichneu.c:1572 83 {*movsi_internal}
     (nil))
(insn 2524 2523 2525 278 (set (reg:SI 0 ax [orig:833 D.5116 ] [833])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1575 83 {*movsi_internal}
     (nil))
(insn 2525 2524 2526 278 (set (reg:SI 1 dx [2710])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -560 [0xfffffffffffffdd0])) [0 a+0 S4 A32])) nsichneu.c:1575 83 {*movsi_internal}
     (nil))
(insn 2526 2525 2527 278 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:833 D.5116 ] [833])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2710])) nsichneu.c:1575 83 {*movsi_internal}
     (nil))
(insn 2527 2526 7092 278 (set (reg:SI 0 ax [orig:834 D.5116 ] [834])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1576 83 {*movsi_internal}
     (nil))
(insn 7092 2527 2529 278 (set (reg:SI 1 dx [orig:835 D.5116 ] [835])
        (plus:SI (reg:SI 0 ax [orig:834 D.5116 ] [834])
            (const_int 1 [0x1]))) nsichneu.c:1576 191 {*leasi}
     (nil))
(insn 2529 7092 2530 278 (set (reg:SI 0 ax [2711])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -564 [0xfffffffffffffdcc])) [0 b+0 S4 A32])) nsichneu.c:1576 83 {*movsi_internal}
     (nil))
(insn 2530 2529 2531 278 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:835 D.5116 ] [835])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2711])) nsichneu.c:1576 83 {*movsi_internal}
     (nil))
(insn 2531 2530 7093 278 (set (reg:SI 0 ax [orig:836 D.5116 ] [836])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1577 83 {*movsi_internal}
     (nil))
(insn 7093 2531 2533 278 (set (reg:SI 1 dx [orig:837 D.5116 ] [837])
        (plus:SI (reg:SI 0 ax [orig:836 D.5116 ] [836])
            (const_int 2 [0x2]))) nsichneu.c:1577 191 {*leasi}
     (nil))
(insn 2533 7093 2534 278 (set (reg:SI 0 ax [2712])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -568 [0xfffffffffffffdc8])) [0 c+0 S4 A32])) nsichneu.c:1577 83 {*movsi_internal}
     (nil))
(insn 2534 2533 2535 278 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:837 D.5116 ] [837])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2712])) nsichneu.c:1577 83 {*movsi_internal}
     (nil))
(insn 2535 2534 2536 278 (set (reg:SI 0 ax [orig:838 D.5116 ] [838])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1578 83 {*movsi_internal}
     (nil))
(insn 2536 2535 2537 278 (parallel [
            (set (reg:SI 0 ax [orig:839 D.5116 ] [839])
                (plus:SI (reg:SI 0 ax [orig:838 D.5116 ] [838])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1578 197 {*addsi_1}
     (nil))
(insn 2537 2536 2538 278 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:839 D.5116 ] [839])) nsichneu.c:1578 83 {*movsi_internal}
     (nil))
(code_label 2538 2537 2539 279 51 "" [5 uses])
(note 2539 2538 2540 279 [bb 279] NOTE_INSN_BASIC_BLOCK)
(insn 2540 2539 2541 279 (set (reg:SI 0 ax [orig:840 D.5116 ] [840])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1586 83 {*movsi_internal}
     (nil))
(insn 2541 2540 2542 279 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:840 D.5116 ] [840])
            (const_int 4 [0x4]))) nsichneu.c:1586 7 {*cmpsi_1}
     (nil))
(jump_insn 2542 2541 2543 279 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2594)
            (pc))) nsichneu.c:1586 495 {*jcc_1}
     (nil)
 -> 2594)
(note 2543 2542 2544 280 [bb 280] NOTE_INSN_BASIC_BLOCK)
(insn 2544 2543 2545 280 (set (reg:SI 0 ax [orig:841 D.5116 ] [841])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1587 83 {*movsi_internal}
     (nil))
(insn 2545 2544 2546 280 (parallel [
            (set (reg:SI 0 ax [orig:842 D.5116 ] [842])
                (plus:SI (reg:SI 0 ax [orig:841 D.5116 ] [841])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1587 197 {*addsi_1}
     (nil))
(insn 2546 2545 2547 280 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:842 D.5116 ] [842])
            (const_int 6 [0x6]))) nsichneu.c:1586 7 {*cmpsi_1}
     (nil))
(jump_insn 2547 2546 2548 280 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2594)
            (pc))) nsichneu.c:1586 495 {*jcc_1}
     (nil)
 -> 2594)
(note 2548 2547 2549 281 [bb 281] NOTE_INSN_BASIC_BLOCK)
(insn 2549 2548 2550 281 (set (reg:SI 1 dx [orig:843 D.5117 ] [843])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1588 83 {*movsi_internal}
     (nil))
(insn 2550 2549 2551 281 (set (reg:SI 0 ax [orig:844 D.5117 ] [844])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1588 83 {*movsi_internal}
     (nil))
(insn 2551 2550 2552 281 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:843 D.5117 ] [843])
            (reg:SI 0 ax [orig:844 D.5117 ] [844]))) nsichneu.c:1587 7 {*cmpsi_1}
     (nil))
(jump_insn 2552 2551 2553 281 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2594)
            (pc))) nsichneu.c:1587 495 {*jcc_1}
     (nil)
 -> 2594)
(note 2553 2552 2554 282 [bb 282] NOTE_INSN_BASIC_BLOCK)
(insn 2554 2553 2555 282 (set (reg:SI 1 dx [orig:845 D.5117 ] [845])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1589 83 {*movsi_internal}
     (nil))
(insn 2555 2554 2556 282 (set (reg:SI 0 ax [orig:846 D.5117 ] [846])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1589 83 {*movsi_internal}
     (nil))
(insn 2556 2555 2557 282 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:845 D.5117 ] [845])
            (reg:SI 0 ax [orig:846 D.5117 ] [846]))) nsichneu.c:1588 7 {*cmpsi_1}
     (nil))
(jump_insn 2557 2556 2558 282 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2594)
            (pc))) nsichneu.c:1588 495 {*jcc_1}
     (nil)
 -> 2594)
(note 2558 2557 2559 283 [bb 283] NOTE_INSN_BASIC_BLOCK)
(insn 2559 2558 2560 283 (set (reg:SI 0 ax [2713])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1595 83 {*movsi_internal}
     (nil))
(insn 2560 2559 2561 283 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2713])) nsichneu.c:1595 83 {*movsi_internal}
     (nil))
(insn 2561 2560 2562 283 (set (reg:SI 0 ax [2714])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1596 83 {*movsi_internal}
     (nil))
(insn 2562 2561 2563 283 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2714])) nsichneu.c:1596 83 {*movsi_internal}
     (nil))
(insn 2563 2562 2564 283 (set (reg:SI 0 ax [2715])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [0 b+0 S4 A32])) nsichneu.c:1599 83 {*movsi_internal}
     (nil))
(insn 2564 2563 2565 283 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2715])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -572 [0xfffffffffffffdc4])) [0 a+0 S4 A32]))) nsichneu.c:1599 7 {*cmpsi_1}
     (nil))
(jump_insn 2565 2564 2566 283 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2594)
            (pc))) nsichneu.c:1599 495 {*jcc_1}
     (nil)
 -> 2594)
(note 2566 2565 2567 284 [bb 284] NOTE_INSN_BASIC_BLOCK)
(insn 2567 2566 2568 284 (set (reg:SI 0 ax [orig:847 D.5117 ] [847])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1602 83 {*movsi_internal}
     (nil))
(insn 2568 2567 2569 284 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:847 D.5117 ] [847])) nsichneu.c:1602 83 {*movsi_internal}
     (nil))
(insn 2569 2568 2570 284 (set (reg:SI 0 ax [orig:848 D.5116 ] [848])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1603 83 {*movsi_internal}
     (nil))
(insn 2570 2569 2571 284 (parallel [
            (set (reg:SI 0 ax [orig:849 D.5116 ] [849])
                (plus:SI (reg:SI 0 ax [orig:848 D.5116 ] [848])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1603 197 {*addsi_1}
     (nil))
(insn 2571 2570 2576 284 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:849 D.5116 ] [849])) nsichneu.c:1603 83 {*movsi_internal}
     (nil))
(insn 2576 2571 2577 284 (set (reg:SI 1 dx [2720])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [0 a+0 S4 A32])) nsichneu.c:1606 83 {*movsi_internal}
     (nil))
(insn 2577 2576 2578 284 (set (reg:SI 0 ax [2721])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [0 b+0 S4 A32])) nsichneu.c:1606 83 {*movsi_internal}
     (nil))
(insn 2578 2577 2579 284 (parallel [
            (set (reg:SI 0 ax [2719])
                (plus:SI (reg:SI 0 ax [2721])
                    (reg:SI 1 dx [2720])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1606 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -572 [0xfffffffffffffdc4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -576 [0xfffffffffffffdc0])) [0 b+0 S4 A32]))
        (nil)))
(insn 2579 2578 2580 284 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -580 [0xfffffffffffffdbc])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2719])) nsichneu.c:1606 83 {*movsi_internal}
     (nil))
(insn 2580 2579 2581 284 (set (reg:SI 0 ax [orig:850 D.5116 ] [850])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1609 83 {*movsi_internal}
     (nil))
(insn 2581 2580 2582 284 (set (reg:SI 1 dx [2722])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -572 [0xfffffffffffffdc4])) [0 a+0 S4 A32])) nsichneu.c:1609 83 {*movsi_internal}
     (nil))
(insn 2582 2581 2583 284 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:850 D.5116 ] [850])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2722])) nsichneu.c:1609 83 {*movsi_internal}
     (nil))
(insn 2583 2582 7090 284 (set (reg:SI 0 ax [orig:851 D.5116 ] [851])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1610 83 {*movsi_internal}
     (nil))
(insn 7090 2583 2585 284 (set (reg:SI 1 dx [orig:852 D.5116 ] [852])
        (plus:SI (reg:SI 0 ax [orig:851 D.5116 ] [851])
            (const_int 1 [0x1]))) nsichneu.c:1610 191 {*leasi}
     (nil))
(insn 2585 7090 2586 284 (set (reg:SI 0 ax [2723])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -576 [0xfffffffffffffdc0])) [0 b+0 S4 A32])) nsichneu.c:1610 83 {*movsi_internal}
     (nil))
(insn 2586 2585 2587 284 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:852 D.5116 ] [852])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2723])) nsichneu.c:1610 83 {*movsi_internal}
     (nil))
(insn 2587 2586 7091 284 (set (reg:SI 0 ax [orig:853 D.5116 ] [853])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1611 83 {*movsi_internal}
     (nil))
(insn 7091 2587 2589 284 (set (reg:SI 1 dx [orig:854 D.5116 ] [854])
        (plus:SI (reg:SI 0 ax [orig:853 D.5116 ] [853])
            (const_int 2 [0x2]))) nsichneu.c:1611 191 {*leasi}
     (nil))
(insn 2589 7091 2590 284 (set (reg:SI 0 ax [2724])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -580 [0xfffffffffffffdbc])) [0 c+0 S4 A32])) nsichneu.c:1611 83 {*movsi_internal}
     (nil))
(insn 2590 2589 2591 284 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:854 D.5116 ] [854])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2724])) nsichneu.c:1611 83 {*movsi_internal}
     (nil))
(insn 2591 2590 2592 284 (set (reg:SI 0 ax [orig:855 D.5116 ] [855])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1612 83 {*movsi_internal}
     (nil))
(insn 2592 2591 2593 284 (parallel [
            (set (reg:SI 0 ax [orig:856 D.5116 ] [856])
                (plus:SI (reg:SI 0 ax [orig:855 D.5116 ] [855])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1612 197 {*addsi_1}
     (nil))
(insn 2593 2592 2594 284 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:856 D.5116 ] [856])) nsichneu.c:1612 83 {*movsi_internal}
     (nil))
(code_label 2594 2593 2595 285 52 "" [5 uses])
(note 2595 2594 2596 285 [bb 285] NOTE_INSN_BASIC_BLOCK)
(insn 2596 2595 2597 285 (set (reg:SI 0 ax [orig:857 D.5116 ] [857])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1620 83 {*movsi_internal}
     (nil))
(insn 2597 2596 2598 285 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:857 D.5116 ] [857])
            (const_int 4 [0x4]))) nsichneu.c:1620 7 {*cmpsi_1}
     (nil))
(jump_insn 2598 2597 2599 285 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2650)
            (pc))) nsichneu.c:1620 495 {*jcc_1}
     (nil)
 -> 2650)
(note 2599 2598 2600 286 [bb 286] NOTE_INSN_BASIC_BLOCK)
(insn 2600 2599 2601 286 (set (reg:SI 0 ax [orig:858 D.5116 ] [858])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1621 83 {*movsi_internal}
     (nil))
(insn 2601 2600 2602 286 (parallel [
            (set (reg:SI 0 ax [orig:859 D.5116 ] [859])
                (plus:SI (reg:SI 0 ax [orig:858 D.5116 ] [858])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1621 197 {*addsi_1}
     (nil))
(insn 2602 2601 2603 286 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:859 D.5116 ] [859])
            (const_int 6 [0x6]))) nsichneu.c:1620 7 {*cmpsi_1}
     (nil))
(jump_insn 2603 2602 2604 286 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2650)
            (pc))) nsichneu.c:1620 495 {*jcc_1}
     (nil)
 -> 2650)
(note 2604 2603 2605 287 [bb 287] NOTE_INSN_BASIC_BLOCK)
(insn 2605 2604 2606 287 (set (reg:SI 1 dx [orig:860 D.5117 ] [860])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1622 83 {*movsi_internal}
     (nil))
(insn 2606 2605 2607 287 (set (reg:SI 0 ax [orig:861 D.5117 ] [861])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1622 83 {*movsi_internal}
     (nil))
(insn 2607 2606 2608 287 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:860 D.5117 ] [860])
            (reg:SI 0 ax [orig:861 D.5117 ] [861]))) nsichneu.c:1621 7 {*cmpsi_1}
     (nil))
(jump_insn 2608 2607 2609 287 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2650)
            (pc))) nsichneu.c:1621 495 {*jcc_1}
     (nil)
 -> 2650)
(note 2609 2608 2610 288 [bb 288] NOTE_INSN_BASIC_BLOCK)
(insn 2610 2609 2611 288 (set (reg:SI 1 dx [orig:862 D.5117 ] [862])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1623 83 {*movsi_internal}
     (nil))
(insn 2611 2610 2612 288 (set (reg:SI 0 ax [orig:863 D.5117 ] [863])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1623 83 {*movsi_internal}
     (nil))
(insn 2612 2611 2613 288 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:862 D.5117 ] [862])
            (reg:SI 0 ax [orig:863 D.5117 ] [863]))) nsichneu.c:1622 7 {*cmpsi_1}
     (nil))
(jump_insn 2613 2612 2614 288 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2650)
            (pc))) nsichneu.c:1622 495 {*jcc_1}
     (nil)
 -> 2650)
(note 2614 2613 2615 289 [bb 289] NOTE_INSN_BASIC_BLOCK)
(insn 2615 2614 2616 289 (set (reg:SI 0 ax [2725])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1629 83 {*movsi_internal}
     (nil))
(insn 2616 2615 2617 289 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -584 [0xfffffffffffffdb8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2725])) nsichneu.c:1629 83 {*movsi_internal}
     (nil))
(insn 2617 2616 2618 289 (set (reg:SI 0 ax [2726])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1630 83 {*movsi_internal}
     (nil))
(insn 2618 2617 2619 289 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -588 [0xfffffffffffffdb4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2726])) nsichneu.c:1630 83 {*movsi_internal}
     (nil))
(insn 2619 2618 2620 289 (set (reg:SI 0 ax [2727])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -588 [0xfffffffffffffdb4])) [0 b+0 S4 A32])) nsichneu.c:1633 83 {*movsi_internal}
     (nil))
(insn 2620 2619 2621 289 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2727])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -584 [0xfffffffffffffdb8])) [0 a+0 S4 A32]))) nsichneu.c:1633 7 {*cmpsi_1}
     (nil))
(jump_insn 2621 2620 2622 289 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2650)
            (pc))) nsichneu.c:1633 495 {*jcc_1}
     (nil)
 -> 2650)
(note 2622 2621 2623 290 [bb 290] NOTE_INSN_BASIC_BLOCK)
(insn 2623 2622 2624 290 (set (reg:SI 0 ax [orig:864 D.5117 ] [864])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1636 83 {*movsi_internal}
     (nil))
(insn 2624 2623 2625 290 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:864 D.5117 ] [864])) nsichneu.c:1636 83 {*movsi_internal}
     (nil))
(insn 2625 2624 2626 290 (set (reg:SI 0 ax [orig:865 D.5116 ] [865])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1637 83 {*movsi_internal}
     (nil))
(insn 2626 2625 2627 290 (parallel [
            (set (reg:SI 0 ax [orig:866 D.5116 ] [866])
                (plus:SI (reg:SI 0 ax [orig:865 D.5116 ] [865])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1637 197 {*addsi_1}
     (nil))
(insn 2627 2626 2632 290 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:866 D.5116 ] [866])) nsichneu.c:1637 83 {*movsi_internal}
     (nil))
(insn 2632 2627 2633 290 (set (reg:SI 1 dx [2732])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -584 [0xfffffffffffffdb8])) [0 a+0 S4 A32])) nsichneu.c:1640 83 {*movsi_internal}
     (nil))
(insn 2633 2632 2634 290 (set (reg:SI 0 ax [2733])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -588 [0xfffffffffffffdb4])) [0 b+0 S4 A32])) nsichneu.c:1640 83 {*movsi_internal}
     (nil))
(insn 2634 2633 2635 290 (parallel [
            (set (reg:SI 0 ax [2731])
                (plus:SI (reg:SI 0 ax [2733])
                    (reg:SI 1 dx [2732])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1640 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -584 [0xfffffffffffffdb8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -588 [0xfffffffffffffdb4])) [0 b+0 S4 A32]))
        (nil)))
(insn 2635 2634 2636 290 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -592 [0xfffffffffffffdb0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2731])) nsichneu.c:1640 83 {*movsi_internal}
     (nil))
(insn 2636 2635 2637 290 (set (reg:SI 0 ax [orig:867 D.5116 ] [867])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1643 83 {*movsi_internal}
     (nil))
(insn 2637 2636 2638 290 (set (reg:SI 1 dx [2734])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -584 [0xfffffffffffffdb8])) [0 a+0 S4 A32])) nsichneu.c:1643 83 {*movsi_internal}
     (nil))
(insn 2638 2637 2639 290 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:867 D.5116 ] [867])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2734])) nsichneu.c:1643 83 {*movsi_internal}
     (nil))
(insn 2639 2638 7088 290 (set (reg:SI 0 ax [orig:868 D.5116 ] [868])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1644 83 {*movsi_internal}
     (nil))
(insn 7088 2639 2641 290 (set (reg:SI 1 dx [orig:869 D.5116 ] [869])
        (plus:SI (reg:SI 0 ax [orig:868 D.5116 ] [868])
            (const_int 1 [0x1]))) nsichneu.c:1644 191 {*leasi}
     (nil))
(insn 2641 7088 2642 290 (set (reg:SI 0 ax [2735])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -588 [0xfffffffffffffdb4])) [0 b+0 S4 A32])) nsichneu.c:1644 83 {*movsi_internal}
     (nil))
(insn 2642 2641 2643 290 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:869 D.5116 ] [869])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2735])) nsichneu.c:1644 83 {*movsi_internal}
     (nil))
(insn 2643 2642 7089 290 (set (reg:SI 0 ax [orig:870 D.5116 ] [870])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1645 83 {*movsi_internal}
     (nil))
(insn 7089 2643 2645 290 (set (reg:SI 1 dx [orig:871 D.5116 ] [871])
        (plus:SI (reg:SI 0 ax [orig:870 D.5116 ] [870])
            (const_int 2 [0x2]))) nsichneu.c:1645 191 {*leasi}
     (nil))
(insn 2645 7089 2646 290 (set (reg:SI 0 ax [2736])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -592 [0xfffffffffffffdb0])) [0 c+0 S4 A32])) nsichneu.c:1645 83 {*movsi_internal}
     (nil))
(insn 2646 2645 2647 290 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:871 D.5116 ] [871])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2736])) nsichneu.c:1645 83 {*movsi_internal}
     (nil))
(insn 2647 2646 2648 290 (set (reg:SI 0 ax [orig:872 D.5116 ] [872])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1646 83 {*movsi_internal}
     (nil))
(insn 2648 2647 2649 290 (parallel [
            (set (reg:SI 0 ax [orig:873 D.5116 ] [873])
                (plus:SI (reg:SI 0 ax [orig:872 D.5116 ] [872])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1646 197 {*addsi_1}
     (nil))
(insn 2649 2648 2650 290 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:873 D.5116 ] [873])) nsichneu.c:1646 83 {*movsi_internal}
     (nil))
(code_label 2650 2649 2651 291 53 "" [5 uses])
(note 2651 2650 2652 291 [bb 291] NOTE_INSN_BASIC_BLOCK)
(insn 2652 2651 2653 291 (set (reg:SI 0 ax [orig:874 D.5116 ] [874])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1654 83 {*movsi_internal}
     (nil))
(insn 2653 2652 2654 291 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:874 D.5116 ] [874])
            (const_int 4 [0x4]))) nsichneu.c:1654 7 {*cmpsi_1}
     (nil))
(jump_insn 2654 2653 2655 291 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2706)
            (pc))) nsichneu.c:1654 495 {*jcc_1}
     (nil)
 -> 2706)
(note 2655 2654 2656 292 [bb 292] NOTE_INSN_BASIC_BLOCK)
(insn 2656 2655 2657 292 (set (reg:SI 0 ax [orig:875 D.5116 ] [875])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1655 83 {*movsi_internal}
     (nil))
(insn 2657 2656 2658 292 (parallel [
            (set (reg:SI 0 ax [orig:876 D.5116 ] [876])
                (plus:SI (reg:SI 0 ax [orig:875 D.5116 ] [875])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1655 197 {*addsi_1}
     (nil))
(insn 2658 2657 2659 292 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:876 D.5116 ] [876])
            (const_int 6 [0x6]))) nsichneu.c:1654 7 {*cmpsi_1}
     (nil))
(jump_insn 2659 2658 2660 292 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2706)
            (pc))) nsichneu.c:1654 495 {*jcc_1}
     (nil)
 -> 2706)
(note 2660 2659 2661 293 [bb 293] NOTE_INSN_BASIC_BLOCK)
(insn 2661 2660 2662 293 (set (reg:SI 1 dx [orig:877 D.5117 ] [877])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1656 83 {*movsi_internal}
     (nil))
(insn 2662 2661 2663 293 (set (reg:SI 0 ax [orig:878 D.5117 ] [878])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1656 83 {*movsi_internal}
     (nil))
(insn 2663 2662 2664 293 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:877 D.5117 ] [877])
            (reg:SI 0 ax [orig:878 D.5117 ] [878]))) nsichneu.c:1655 7 {*cmpsi_1}
     (nil))
(jump_insn 2664 2663 2665 293 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2706)
            (pc))) nsichneu.c:1655 495 {*jcc_1}
     (nil)
 -> 2706)
(note 2665 2664 2666 294 [bb 294] NOTE_INSN_BASIC_BLOCK)
(insn 2666 2665 2667 294 (set (reg:SI 1 dx [orig:879 D.5117 ] [879])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1657 83 {*movsi_internal}
     (nil))
(insn 2667 2666 2668 294 (set (reg:SI 0 ax [orig:880 D.5117 ] [880])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1657 83 {*movsi_internal}
     (nil))
(insn 2668 2667 2669 294 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:879 D.5117 ] [879])
            (reg:SI 0 ax [orig:880 D.5117 ] [880]))) nsichneu.c:1656 7 {*cmpsi_1}
     (nil))
(jump_insn 2669 2668 2670 294 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2706)
            (pc))) nsichneu.c:1656 495 {*jcc_1}
     (nil)
 -> 2706)
(note 2670 2669 2671 295 [bb 295] NOTE_INSN_BASIC_BLOCK)
(insn 2671 2670 2672 295 (set (reg:SI 0 ax [2737])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1663 83 {*movsi_internal}
     (nil))
(insn 2672 2671 2673 295 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -596 [0xfffffffffffffdac])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2737])) nsichneu.c:1663 83 {*movsi_internal}
     (nil))
(insn 2673 2672 2674 295 (set (reg:SI 0 ax [2738])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1664 83 {*movsi_internal}
     (nil))
(insn 2674 2673 2675 295 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -600 [0xfffffffffffffda8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2738])) nsichneu.c:1664 83 {*movsi_internal}
     (nil))
(insn 2675 2674 2676 295 (set (reg:SI 0 ax [2739])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -600 [0xfffffffffffffda8])) [0 b+0 S4 A32])) nsichneu.c:1667 83 {*movsi_internal}
     (nil))
(insn 2676 2675 2677 295 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2739])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -596 [0xfffffffffffffdac])) [0 a+0 S4 A32]))) nsichneu.c:1667 7 {*cmpsi_1}
     (nil))
(jump_insn 2677 2676 2678 295 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2706)
            (pc))) nsichneu.c:1667 495 {*jcc_1}
     (nil)
 -> 2706)
(note 2678 2677 2679 296 [bb 296] NOTE_INSN_BASIC_BLOCK)
(insn 2679 2678 2680 296 (set (reg:SI 0 ax [orig:881 D.5117 ] [881])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1670 83 {*movsi_internal}
     (nil))
(insn 2680 2679 2681 296 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:881 D.5117 ] [881])) nsichneu.c:1670 83 {*movsi_internal}
     (nil))
(insn 2681 2680 2682 296 (set (reg:SI 0 ax [orig:882 D.5116 ] [882])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1671 83 {*movsi_internal}
     (nil))
(insn 2682 2681 2683 296 (parallel [
            (set (reg:SI 0 ax [orig:883 D.5116 ] [883])
                (plus:SI (reg:SI 0 ax [orig:882 D.5116 ] [882])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1671 197 {*addsi_1}
     (nil))
(insn 2683 2682 2688 296 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:883 D.5116 ] [883])) nsichneu.c:1671 83 {*movsi_internal}
     (nil))
(insn 2688 2683 2689 296 (set (reg:SI 1 dx [2744])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -596 [0xfffffffffffffdac])) [0 a+0 S4 A32])) nsichneu.c:1674 83 {*movsi_internal}
     (nil))
(insn 2689 2688 2690 296 (set (reg:SI 0 ax [2745])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -600 [0xfffffffffffffda8])) [0 b+0 S4 A32])) nsichneu.c:1674 83 {*movsi_internal}
     (nil))
(insn 2690 2689 2691 296 (parallel [
            (set (reg:SI 0 ax [2743])
                (plus:SI (reg:SI 0 ax [2745])
                    (reg:SI 1 dx [2744])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1674 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -596 [0xfffffffffffffdac])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -600 [0xfffffffffffffda8])) [0 b+0 S4 A32]))
        (nil)))
(insn 2691 2690 2692 296 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -604 [0xfffffffffffffda4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2743])) nsichneu.c:1674 83 {*movsi_internal}
     (nil))
(insn 2692 2691 2693 296 (set (reg:SI 0 ax [orig:884 D.5116 ] [884])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1677 83 {*movsi_internal}
     (nil))
(insn 2693 2692 2694 296 (set (reg:SI 1 dx [2746])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -596 [0xfffffffffffffdac])) [0 a+0 S4 A32])) nsichneu.c:1677 83 {*movsi_internal}
     (nil))
(insn 2694 2693 2695 296 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:884 D.5116 ] [884])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2746])) nsichneu.c:1677 83 {*movsi_internal}
     (nil))
(insn 2695 2694 7086 296 (set (reg:SI 0 ax [orig:885 D.5116 ] [885])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1678 83 {*movsi_internal}
     (nil))
(insn 7086 2695 2697 296 (set (reg:SI 1 dx [orig:886 D.5116 ] [886])
        (plus:SI (reg:SI 0 ax [orig:885 D.5116 ] [885])
            (const_int 1 [0x1]))) nsichneu.c:1678 191 {*leasi}
     (nil))
(insn 2697 7086 2698 296 (set (reg:SI 0 ax [2747])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -600 [0xfffffffffffffda8])) [0 b+0 S4 A32])) nsichneu.c:1678 83 {*movsi_internal}
     (nil))
(insn 2698 2697 2699 296 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:886 D.5116 ] [886])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2747])) nsichneu.c:1678 83 {*movsi_internal}
     (nil))
(insn 2699 2698 7087 296 (set (reg:SI 0 ax [orig:887 D.5116 ] [887])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1679 83 {*movsi_internal}
     (nil))
(insn 7087 2699 2701 296 (set (reg:SI 1 dx [orig:888 D.5116 ] [888])
        (plus:SI (reg:SI 0 ax [orig:887 D.5116 ] [887])
            (const_int 2 [0x2]))) nsichneu.c:1679 191 {*leasi}
     (nil))
(insn 2701 7087 2702 296 (set (reg:SI 0 ax [2748])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -604 [0xfffffffffffffda4])) [0 c+0 S4 A32])) nsichneu.c:1679 83 {*movsi_internal}
     (nil))
(insn 2702 2701 2703 296 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:888 D.5116 ] [888])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2748])) nsichneu.c:1679 83 {*movsi_internal}
     (nil))
(insn 2703 2702 2704 296 (set (reg:SI 0 ax [orig:889 D.5116 ] [889])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1680 83 {*movsi_internal}
     (nil))
(insn 2704 2703 2705 296 (parallel [
            (set (reg:SI 0 ax [orig:890 D.5116 ] [890])
                (plus:SI (reg:SI 0 ax [orig:889 D.5116 ] [889])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1680 197 {*addsi_1}
     (nil))
(insn 2705 2704 2706 296 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:890 D.5116 ] [890])) nsichneu.c:1680 83 {*movsi_internal}
     (nil))
(code_label 2706 2705 2707 297 54 "" [5 uses])
(note 2707 2706 2708 297 [bb 297] NOTE_INSN_BASIC_BLOCK)
(insn 2708 2707 2709 297 (set (reg:SI 0 ax [orig:891 D.5116 ] [891])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1688 83 {*movsi_internal}
     (nil))
(insn 2709 2708 2710 297 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:891 D.5116 ] [891])
            (const_int 4 [0x4]))) nsichneu.c:1688 7 {*cmpsi_1}
     (nil))
(jump_insn 2710 2709 2711 297 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2762)
            (pc))) nsichneu.c:1688 495 {*jcc_1}
     (nil)
 -> 2762)
(note 2711 2710 2712 298 [bb 298] NOTE_INSN_BASIC_BLOCK)
(insn 2712 2711 2713 298 (set (reg:SI 0 ax [orig:892 D.5116 ] [892])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1689 83 {*movsi_internal}
     (nil))
(insn 2713 2712 2714 298 (parallel [
            (set (reg:SI 0 ax [orig:893 D.5116 ] [893])
                (plus:SI (reg:SI 0 ax [orig:892 D.5116 ] [892])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1689 197 {*addsi_1}
     (nil))
(insn 2714 2713 2715 298 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:893 D.5116 ] [893])
            (const_int 6 [0x6]))) nsichneu.c:1688 7 {*cmpsi_1}
     (nil))
(jump_insn 2715 2714 2716 298 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2762)
            (pc))) nsichneu.c:1688 495 {*jcc_1}
     (nil)
 -> 2762)
(note 2716 2715 2717 299 [bb 299] NOTE_INSN_BASIC_BLOCK)
(insn 2717 2716 2718 299 (set (reg:SI 1 dx [orig:894 D.5117 ] [894])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1690 83 {*movsi_internal}
     (nil))
(insn 2718 2717 2719 299 (set (reg:SI 0 ax [orig:895 D.5117 ] [895])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1690 83 {*movsi_internal}
     (nil))
(insn 2719 2718 2720 299 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:894 D.5117 ] [894])
            (reg:SI 0 ax [orig:895 D.5117 ] [895]))) nsichneu.c:1689 7 {*cmpsi_1}
     (nil))
(jump_insn 2720 2719 2721 299 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2762)
            (pc))) nsichneu.c:1689 495 {*jcc_1}
     (nil)
 -> 2762)
(note 2721 2720 2722 300 [bb 300] NOTE_INSN_BASIC_BLOCK)
(insn 2722 2721 2723 300 (set (reg:SI 1 dx [orig:896 D.5117 ] [896])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1691 83 {*movsi_internal}
     (nil))
(insn 2723 2722 2724 300 (set (reg:SI 0 ax [orig:897 D.5117 ] [897])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1691 83 {*movsi_internal}
     (nil))
(insn 2724 2723 2725 300 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:896 D.5117 ] [896])
            (reg:SI 0 ax [orig:897 D.5117 ] [897]))) nsichneu.c:1690 7 {*cmpsi_1}
     (nil))
(jump_insn 2725 2724 2726 300 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2762)
            (pc))) nsichneu.c:1690 495 {*jcc_1}
     (nil)
 -> 2762)
(note 2726 2725 2727 301 [bb 301] NOTE_INSN_BASIC_BLOCK)
(insn 2727 2726 2728 301 (set (reg:SI 0 ax [2749])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1697 83 {*movsi_internal}
     (nil))
(insn 2728 2727 2729 301 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2749])) nsichneu.c:1697 83 {*movsi_internal}
     (nil))
(insn 2729 2728 2730 301 (set (reg:SI 0 ax [2750])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1698 83 {*movsi_internal}
     (nil))
(insn 2730 2729 2731 301 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2750])) nsichneu.c:1698 83 {*movsi_internal}
     (nil))
(insn 2731 2730 2732 301 (set (reg:SI 0 ax [2751])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [0 b+0 S4 A32])) nsichneu.c:1701 83 {*movsi_internal}
     (nil))
(insn 2732 2731 2733 301 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2751])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -608 [0xfffffffffffffda0])) [0 a+0 S4 A32]))) nsichneu.c:1701 7 {*cmpsi_1}
     (nil))
(jump_insn 2733 2732 2734 301 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2762)
            (pc))) nsichneu.c:1701 495 {*jcc_1}
     (nil)
 -> 2762)
(note 2734 2733 2735 302 [bb 302] NOTE_INSN_BASIC_BLOCK)
(insn 2735 2734 2736 302 (set (reg:SI 0 ax [orig:898 D.5117 ] [898])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1704 83 {*movsi_internal}
     (nil))
(insn 2736 2735 2737 302 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:898 D.5117 ] [898])) nsichneu.c:1704 83 {*movsi_internal}
     (nil))
(insn 2737 2736 2738 302 (set (reg:SI 0 ax [orig:899 D.5116 ] [899])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1705 83 {*movsi_internal}
     (nil))
(insn 2738 2737 2739 302 (parallel [
            (set (reg:SI 0 ax [orig:900 D.5116 ] [900])
                (plus:SI (reg:SI 0 ax [orig:899 D.5116 ] [899])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1705 197 {*addsi_1}
     (nil))
(insn 2739 2738 2744 302 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:900 D.5116 ] [900])) nsichneu.c:1705 83 {*movsi_internal}
     (nil))
(insn 2744 2739 2745 302 (set (reg:SI 1 dx [2756])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [0 a+0 S4 A32])) nsichneu.c:1708 83 {*movsi_internal}
     (nil))
(insn 2745 2744 2746 302 (set (reg:SI 0 ax [2757])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [0 b+0 S4 A32])) nsichneu.c:1708 83 {*movsi_internal}
     (nil))
(insn 2746 2745 2747 302 (parallel [
            (set (reg:SI 0 ax [2755])
                (plus:SI (reg:SI 0 ax [2757])
                    (reg:SI 1 dx [2756])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1708 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -608 [0xfffffffffffffda0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -612 [0xfffffffffffffd9c])) [0 b+0 S4 A32]))
        (nil)))
(insn 2747 2746 2748 302 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2755])) nsichneu.c:1708 83 {*movsi_internal}
     (nil))
(insn 2748 2747 2749 302 (set (reg:SI 0 ax [orig:901 D.5116 ] [901])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1711 83 {*movsi_internal}
     (nil))
(insn 2749 2748 2750 302 (set (reg:SI 1 dx [2758])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -608 [0xfffffffffffffda0])) [0 a+0 S4 A32])) nsichneu.c:1711 83 {*movsi_internal}
     (nil))
(insn 2750 2749 2751 302 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:901 D.5116 ] [901])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2758])) nsichneu.c:1711 83 {*movsi_internal}
     (nil))
(insn 2751 2750 7084 302 (set (reg:SI 0 ax [orig:902 D.5116 ] [902])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1712 83 {*movsi_internal}
     (nil))
(insn 7084 2751 2753 302 (set (reg:SI 1 dx [orig:903 D.5116 ] [903])
        (plus:SI (reg:SI 0 ax [orig:902 D.5116 ] [902])
            (const_int 1 [0x1]))) nsichneu.c:1712 191 {*leasi}
     (nil))
(insn 2753 7084 2754 302 (set (reg:SI 0 ax [2759])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -612 [0xfffffffffffffd9c])) [0 b+0 S4 A32])) nsichneu.c:1712 83 {*movsi_internal}
     (nil))
(insn 2754 2753 2755 302 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:903 D.5116 ] [903])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2759])) nsichneu.c:1712 83 {*movsi_internal}
     (nil))
(insn 2755 2754 7085 302 (set (reg:SI 0 ax [orig:904 D.5116 ] [904])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1713 83 {*movsi_internal}
     (nil))
(insn 7085 2755 2757 302 (set (reg:SI 1 dx [orig:905 D.5116 ] [905])
        (plus:SI (reg:SI 0 ax [orig:904 D.5116 ] [904])
            (const_int 2 [0x2]))) nsichneu.c:1713 191 {*leasi}
     (nil))
(insn 2757 7085 2758 302 (set (reg:SI 0 ax [2760])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -616 [0xfffffffffffffd98])) [0 c+0 S4 A32])) nsichneu.c:1713 83 {*movsi_internal}
     (nil))
(insn 2758 2757 2759 302 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:905 D.5116 ] [905])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2760])) nsichneu.c:1713 83 {*movsi_internal}
     (nil))
(insn 2759 2758 2760 302 (set (reg:SI 0 ax [orig:906 D.5116 ] [906])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1714 83 {*movsi_internal}
     (nil))
(insn 2760 2759 2761 302 (parallel [
            (set (reg:SI 0 ax [orig:907 D.5116 ] [907])
                (plus:SI (reg:SI 0 ax [orig:906 D.5116 ] [906])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1714 197 {*addsi_1}
     (nil))
(insn 2761 2760 2762 302 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:907 D.5116 ] [907])) nsichneu.c:1714 83 {*movsi_internal}
     (nil))
(code_label 2762 2761 2763 303 55 "" [5 uses])
(note 2763 2762 2764 303 [bb 303] NOTE_INSN_BASIC_BLOCK)
(insn 2764 2763 2765 303 (set (reg:SI 0 ax [orig:908 D.5116 ] [908])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1722 83 {*movsi_internal}
     (nil))
(insn 2765 2764 2766 303 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:908 D.5116 ] [908])
            (const_int 4 [0x4]))) nsichneu.c:1722 7 {*cmpsi_1}
     (nil))
(jump_insn 2766 2765 2767 303 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2818)
            (pc))) nsichneu.c:1722 495 {*jcc_1}
     (nil)
 -> 2818)
(note 2767 2766 2768 304 [bb 304] NOTE_INSN_BASIC_BLOCK)
(insn 2768 2767 2769 304 (set (reg:SI 0 ax [orig:909 D.5116 ] [909])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1723 83 {*movsi_internal}
     (nil))
(insn 2769 2768 2770 304 (parallel [
            (set (reg:SI 0 ax [orig:910 D.5116 ] [910])
                (plus:SI (reg:SI 0 ax [orig:909 D.5116 ] [909])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1723 197 {*addsi_1}
     (nil))
(insn 2770 2769 2771 304 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:910 D.5116 ] [910])
            (const_int 6 [0x6]))) nsichneu.c:1722 7 {*cmpsi_1}
     (nil))
(jump_insn 2771 2770 2772 304 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2818)
            (pc))) nsichneu.c:1722 495 {*jcc_1}
     (nil)
 -> 2818)
(note 2772 2771 2773 305 [bb 305] NOTE_INSN_BASIC_BLOCK)
(insn 2773 2772 2774 305 (set (reg:SI 1 dx [orig:911 D.5117 ] [911])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1724 83 {*movsi_internal}
     (nil))
(insn 2774 2773 2775 305 (set (reg:SI 0 ax [orig:912 D.5117 ] [912])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1724 83 {*movsi_internal}
     (nil))
(insn 2775 2774 2776 305 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:911 D.5117 ] [911])
            (reg:SI 0 ax [orig:912 D.5117 ] [912]))) nsichneu.c:1723 7 {*cmpsi_1}
     (nil))
(jump_insn 2776 2775 2777 305 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2818)
            (pc))) nsichneu.c:1723 495 {*jcc_1}
     (nil)
 -> 2818)
(note 2777 2776 2778 306 [bb 306] NOTE_INSN_BASIC_BLOCK)
(insn 2778 2777 2779 306 (set (reg:SI 1 dx [orig:913 D.5117 ] [913])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1725 83 {*movsi_internal}
     (nil))
(insn 2779 2778 2780 306 (set (reg:SI 0 ax [orig:914 D.5117 ] [914])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1725 83 {*movsi_internal}
     (nil))
(insn 2780 2779 2781 306 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:913 D.5117 ] [913])
            (reg:SI 0 ax [orig:914 D.5117 ] [914]))) nsichneu.c:1724 7 {*cmpsi_1}
     (nil))
(jump_insn 2781 2780 2782 306 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2818)
            (pc))) nsichneu.c:1724 495 {*jcc_1}
     (nil)
 -> 2818)
(note 2782 2781 2783 307 [bb 307] NOTE_INSN_BASIC_BLOCK)
(insn 2783 2782 2784 307 (set (reg:SI 0 ax [2761])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1731 83 {*movsi_internal}
     (nil))
(insn 2784 2783 2785 307 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -620 [0xfffffffffffffd94])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2761])) nsichneu.c:1731 83 {*movsi_internal}
     (nil))
(insn 2785 2784 2786 307 (set (reg:SI 0 ax [2762])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1732 83 {*movsi_internal}
     (nil))
(insn 2786 2785 2787 307 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2762])) nsichneu.c:1732 83 {*movsi_internal}
     (nil))
(insn 2787 2786 2788 307 (set (reg:SI 0 ax [2763])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [0 b+0 S4 A32])) nsichneu.c:1735 83 {*movsi_internal}
     (nil))
(insn 2788 2787 2789 307 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2763])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -620 [0xfffffffffffffd94])) [0 a+0 S4 A32]))) nsichneu.c:1735 7 {*cmpsi_1}
     (nil))
(jump_insn 2789 2788 2790 307 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2818)
            (pc))) nsichneu.c:1735 495 {*jcc_1}
     (nil)
 -> 2818)
(note 2790 2789 2791 308 [bb 308] NOTE_INSN_BASIC_BLOCK)
(insn 2791 2790 2792 308 (set (reg:SI 0 ax [orig:915 D.5117 ] [915])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1738 83 {*movsi_internal}
     (nil))
(insn 2792 2791 2793 308 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:915 D.5117 ] [915])) nsichneu.c:1738 83 {*movsi_internal}
     (nil))
(insn 2793 2792 2794 308 (set (reg:SI 0 ax [orig:916 D.5116 ] [916])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1739 83 {*movsi_internal}
     (nil))
(insn 2794 2793 2795 308 (parallel [
            (set (reg:SI 0 ax [orig:917 D.5116 ] [917])
                (plus:SI (reg:SI 0 ax [orig:916 D.5116 ] [916])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1739 197 {*addsi_1}
     (nil))
(insn 2795 2794 2800 308 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:917 D.5116 ] [917])) nsichneu.c:1739 83 {*movsi_internal}
     (nil))
(insn 2800 2795 2801 308 (set (reg:SI 1 dx [2768])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -620 [0xfffffffffffffd94])) [0 a+0 S4 A32])) nsichneu.c:1742 83 {*movsi_internal}
     (nil))
(insn 2801 2800 2802 308 (set (reg:SI 0 ax [2769])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [0 b+0 S4 A32])) nsichneu.c:1742 83 {*movsi_internal}
     (nil))
(insn 2802 2801 2803 308 (parallel [
            (set (reg:SI 0 ax [2767])
                (plus:SI (reg:SI 0 ax [2769])
                    (reg:SI 1 dx [2768])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1742 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -620 [0xfffffffffffffd94])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -624 [0xfffffffffffffd90])) [0 b+0 S4 A32]))
        (nil)))
(insn 2803 2802 2804 308 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -628 [0xfffffffffffffd8c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2767])) nsichneu.c:1742 83 {*movsi_internal}
     (nil))
(insn 2804 2803 2805 308 (set (reg:SI 0 ax [orig:918 D.5116 ] [918])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1745 83 {*movsi_internal}
     (nil))
(insn 2805 2804 2806 308 (set (reg:SI 1 dx [2770])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -620 [0xfffffffffffffd94])) [0 a+0 S4 A32])) nsichneu.c:1745 83 {*movsi_internal}
     (nil))
(insn 2806 2805 2807 308 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:918 D.5116 ] [918])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2770])) nsichneu.c:1745 83 {*movsi_internal}
     (nil))
(insn 2807 2806 7082 308 (set (reg:SI 0 ax [orig:919 D.5116 ] [919])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1746 83 {*movsi_internal}
     (nil))
(insn 7082 2807 2809 308 (set (reg:SI 1 dx [orig:920 D.5116 ] [920])
        (plus:SI (reg:SI 0 ax [orig:919 D.5116 ] [919])
            (const_int 1 [0x1]))) nsichneu.c:1746 191 {*leasi}
     (nil))
(insn 2809 7082 2810 308 (set (reg:SI 0 ax [2771])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -624 [0xfffffffffffffd90])) [0 b+0 S4 A32])) nsichneu.c:1746 83 {*movsi_internal}
     (nil))
(insn 2810 2809 2811 308 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:920 D.5116 ] [920])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2771])) nsichneu.c:1746 83 {*movsi_internal}
     (nil))
(insn 2811 2810 7083 308 (set (reg:SI 0 ax [orig:921 D.5116 ] [921])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1747 83 {*movsi_internal}
     (nil))
(insn 7083 2811 2813 308 (set (reg:SI 1 dx [orig:922 D.5116 ] [922])
        (plus:SI (reg:SI 0 ax [orig:921 D.5116 ] [921])
            (const_int 2 [0x2]))) nsichneu.c:1747 191 {*leasi}
     (nil))
(insn 2813 7083 2814 308 (set (reg:SI 0 ax [2772])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -628 [0xfffffffffffffd8c])) [0 c+0 S4 A32])) nsichneu.c:1747 83 {*movsi_internal}
     (nil))
(insn 2814 2813 2815 308 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:922 D.5116 ] [922])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2772])) nsichneu.c:1747 83 {*movsi_internal}
     (nil))
(insn 2815 2814 2816 308 (set (reg:SI 0 ax [orig:923 D.5116 ] [923])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1748 83 {*movsi_internal}
     (nil))
(insn 2816 2815 2817 308 (parallel [
            (set (reg:SI 0 ax [orig:924 D.5116 ] [924])
                (plus:SI (reg:SI 0 ax [orig:923 D.5116 ] [923])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1748 197 {*addsi_1}
     (nil))
(insn 2817 2816 2818 308 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:924 D.5116 ] [924])) nsichneu.c:1748 83 {*movsi_internal}
     (nil))
(code_label 2818 2817 2819 309 56 "" [5 uses])
(note 2819 2818 2820 309 [bb 309] NOTE_INSN_BASIC_BLOCK)
(insn 2820 2819 2821 309 (set (reg:SI 0 ax [orig:925 D.5116 ] [925])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1756 83 {*movsi_internal}
     (nil))
(insn 2821 2820 2822 309 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:925 D.5116 ] [925])
            (const_int 4 [0x4]))) nsichneu.c:1756 7 {*cmpsi_1}
     (nil))
(jump_insn 2822 2821 2823 309 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2874)
            (pc))) nsichneu.c:1756 495 {*jcc_1}
     (nil)
 -> 2874)
(note 2823 2822 2824 310 [bb 310] NOTE_INSN_BASIC_BLOCK)
(insn 2824 2823 2825 310 (set (reg:SI 0 ax [orig:926 D.5116 ] [926])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1757 83 {*movsi_internal}
     (nil))
(insn 2825 2824 2826 310 (parallel [
            (set (reg:SI 0 ax [orig:927 D.5116 ] [927])
                (plus:SI (reg:SI 0 ax [orig:926 D.5116 ] [926])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1757 197 {*addsi_1}
     (nil))
(insn 2826 2825 2827 310 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:927 D.5116 ] [927])
            (const_int 6 [0x6]))) nsichneu.c:1756 7 {*cmpsi_1}
     (nil))
(jump_insn 2827 2826 2828 310 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2874)
            (pc))) nsichneu.c:1756 495 {*jcc_1}
     (nil)
 -> 2874)
(note 2828 2827 2829 311 [bb 311] NOTE_INSN_BASIC_BLOCK)
(insn 2829 2828 2830 311 (set (reg:SI 1 dx [orig:928 D.5117 ] [928])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1758 83 {*movsi_internal}
     (nil))
(insn 2830 2829 2831 311 (set (reg:SI 0 ax [orig:929 D.5117 ] [929])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1758 83 {*movsi_internal}
     (nil))
(insn 2831 2830 2832 311 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:928 D.5117 ] [928])
            (reg:SI 0 ax [orig:929 D.5117 ] [929]))) nsichneu.c:1757 7 {*cmpsi_1}
     (nil))
(jump_insn 2832 2831 2833 311 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2874)
            (pc))) nsichneu.c:1757 495 {*jcc_1}
     (nil)
 -> 2874)
(note 2833 2832 2834 312 [bb 312] NOTE_INSN_BASIC_BLOCK)
(insn 2834 2833 2835 312 (set (reg:SI 1 dx [orig:930 D.5117 ] [930])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1759 83 {*movsi_internal}
     (nil))
(insn 2835 2834 2836 312 (set (reg:SI 0 ax [orig:931 D.5117 ] [931])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1759 83 {*movsi_internal}
     (nil))
(insn 2836 2835 2837 312 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:930 D.5117 ] [930])
            (reg:SI 0 ax [orig:931 D.5117 ] [931]))) nsichneu.c:1758 7 {*cmpsi_1}
     (nil))
(jump_insn 2837 2836 2838 312 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2874)
            (pc))) nsichneu.c:1758 495 {*jcc_1}
     (nil)
 -> 2874)
(note 2838 2837 2839 313 [bb 313] NOTE_INSN_BASIC_BLOCK)
(insn 2839 2838 2840 313 (set (reg:SI 0 ax [2773])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1765 83 {*movsi_internal}
     (nil))
(insn 2840 2839 2841 313 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -632 [0xfffffffffffffd88])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2773])) nsichneu.c:1765 83 {*movsi_internal}
     (nil))
(insn 2841 2840 2842 313 (set (reg:SI 0 ax [2774])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1766 83 {*movsi_internal}
     (nil))
(insn 2842 2841 2843 313 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -636 [0xfffffffffffffd84])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2774])) nsichneu.c:1766 83 {*movsi_internal}
     (nil))
(insn 2843 2842 2844 313 (set (reg:SI 0 ax [2775])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -636 [0xfffffffffffffd84])) [0 b+0 S4 A32])) nsichneu.c:1769 83 {*movsi_internal}
     (nil))
(insn 2844 2843 2845 313 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2775])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -632 [0xfffffffffffffd88])) [0 a+0 S4 A32]))) nsichneu.c:1769 7 {*cmpsi_1}
     (nil))
(jump_insn 2845 2844 2846 313 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2874)
            (pc))) nsichneu.c:1769 495 {*jcc_1}
     (nil)
 -> 2874)
(note 2846 2845 2847 314 [bb 314] NOTE_INSN_BASIC_BLOCK)
(insn 2847 2846 2848 314 (set (reg:SI 0 ax [orig:932 D.5117 ] [932])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1772 83 {*movsi_internal}
     (nil))
(insn 2848 2847 2849 314 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:932 D.5117 ] [932])) nsichneu.c:1772 83 {*movsi_internal}
     (nil))
(insn 2849 2848 2850 314 (set (reg:SI 0 ax [orig:933 D.5116 ] [933])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1773 83 {*movsi_internal}
     (nil))
(insn 2850 2849 2851 314 (parallel [
            (set (reg:SI 0 ax [orig:934 D.5116 ] [934])
                (plus:SI (reg:SI 0 ax [orig:933 D.5116 ] [933])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1773 197 {*addsi_1}
     (nil))
(insn 2851 2850 2856 314 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:934 D.5116 ] [934])) nsichneu.c:1773 83 {*movsi_internal}
     (nil))
(insn 2856 2851 2857 314 (set (reg:SI 1 dx [2780])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -632 [0xfffffffffffffd88])) [0 a+0 S4 A32])) nsichneu.c:1776 83 {*movsi_internal}
     (nil))
(insn 2857 2856 2858 314 (set (reg:SI 0 ax [2781])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -636 [0xfffffffffffffd84])) [0 b+0 S4 A32])) nsichneu.c:1776 83 {*movsi_internal}
     (nil))
(insn 2858 2857 2859 314 (parallel [
            (set (reg:SI 0 ax [2779])
                (plus:SI (reg:SI 0 ax [2781])
                    (reg:SI 1 dx [2780])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1776 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -632 [0xfffffffffffffd88])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -636 [0xfffffffffffffd84])) [0 b+0 S4 A32]))
        (nil)))
(insn 2859 2858 2860 314 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -640 [0xfffffffffffffd80])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2779])) nsichneu.c:1776 83 {*movsi_internal}
     (nil))
(insn 2860 2859 2861 314 (set (reg:SI 0 ax [orig:935 D.5116 ] [935])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1779 83 {*movsi_internal}
     (nil))
(insn 2861 2860 2862 314 (set (reg:SI 1 dx [2782])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -632 [0xfffffffffffffd88])) [0 a+0 S4 A32])) nsichneu.c:1779 83 {*movsi_internal}
     (nil))
(insn 2862 2861 2863 314 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:935 D.5116 ] [935])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2782])) nsichneu.c:1779 83 {*movsi_internal}
     (nil))
(insn 2863 2862 7080 314 (set (reg:SI 0 ax [orig:936 D.5116 ] [936])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1780 83 {*movsi_internal}
     (nil))
(insn 7080 2863 2865 314 (set (reg:SI 1 dx [orig:937 D.5116 ] [937])
        (plus:SI (reg:SI 0 ax [orig:936 D.5116 ] [936])
            (const_int 1 [0x1]))) nsichneu.c:1780 191 {*leasi}
     (nil))
(insn 2865 7080 2866 314 (set (reg:SI 0 ax [2783])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -636 [0xfffffffffffffd84])) [0 b+0 S4 A32])) nsichneu.c:1780 83 {*movsi_internal}
     (nil))
(insn 2866 2865 2867 314 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:937 D.5116 ] [937])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2783])) nsichneu.c:1780 83 {*movsi_internal}
     (nil))
(insn 2867 2866 7081 314 (set (reg:SI 0 ax [orig:938 D.5116 ] [938])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1781 83 {*movsi_internal}
     (nil))
(insn 7081 2867 2869 314 (set (reg:SI 1 dx [orig:939 D.5116 ] [939])
        (plus:SI (reg:SI 0 ax [orig:938 D.5116 ] [938])
            (const_int 2 [0x2]))) nsichneu.c:1781 191 {*leasi}
     (nil))
(insn 2869 7081 2870 314 (set (reg:SI 0 ax [2784])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -640 [0xfffffffffffffd80])) [0 c+0 S4 A32])) nsichneu.c:1781 83 {*movsi_internal}
     (nil))
(insn 2870 2869 2871 314 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:939 D.5116 ] [939])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2784])) nsichneu.c:1781 83 {*movsi_internal}
     (nil))
(insn 2871 2870 2872 314 (set (reg:SI 0 ax [orig:940 D.5116 ] [940])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1782 83 {*movsi_internal}
     (nil))
(insn 2872 2871 2873 314 (parallel [
            (set (reg:SI 0 ax [orig:941 D.5116 ] [941])
                (plus:SI (reg:SI 0 ax [orig:940 D.5116 ] [940])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1782 197 {*addsi_1}
     (nil))
(insn 2873 2872 2874 314 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:941 D.5116 ] [941])) nsichneu.c:1782 83 {*movsi_internal}
     (nil))
(code_label 2874 2873 2875 315 57 "" [5 uses])
(note 2875 2874 2876 315 [bb 315] NOTE_INSN_BASIC_BLOCK)
(insn 2876 2875 2877 315 (set (reg:SI 0 ax [orig:942 D.5116 ] [942])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1790 83 {*movsi_internal}
     (nil))
(insn 2877 2876 2878 315 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:942 D.5116 ] [942])
            (const_int 4 [0x4]))) nsichneu.c:1790 7 {*cmpsi_1}
     (nil))
(jump_insn 2878 2877 2879 315 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2928)
            (pc))) nsichneu.c:1790 495 {*jcc_1}
     (nil)
 -> 2928)
(note 2879 2878 2880 316 [bb 316] NOTE_INSN_BASIC_BLOCK)
(insn 2880 2879 2881 316 (set (reg:SI 0 ax [orig:943 D.5116 ] [943])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1791 83 {*movsi_internal}
     (nil))
(insn 2881 2880 2882 316 (parallel [
            (set (reg:SI 0 ax [orig:944 D.5116 ] [944])
                (plus:SI (reg:SI 0 ax [orig:943 D.5116 ] [943])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1791 197 {*addsi_1}
     (nil))
(insn 2882 2881 2883 316 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:944 D.5116 ] [944])
            (const_int 6 [0x6]))) nsichneu.c:1790 7 {*cmpsi_1}
     (nil))
(jump_insn 2883 2882 2884 316 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2928)
            (pc))) nsichneu.c:1790 495 {*jcc_1}
     (nil)
 -> 2928)
(note 2884 2883 2885 317 [bb 317] NOTE_INSN_BASIC_BLOCK)
(insn 2885 2884 2886 317 (set (reg:SI 1 dx [orig:945 D.5117 ] [945])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1792 83 {*movsi_internal}
     (nil))
(insn 2886 2885 2887 317 (set (reg:SI 0 ax [orig:946 D.5117 ] [946])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1792 83 {*movsi_internal}
     (nil))
(insn 2887 2886 2888 317 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:945 D.5117 ] [945])
            (reg:SI 0 ax [orig:946 D.5117 ] [946]))) nsichneu.c:1791 7 {*cmpsi_1}
     (nil))
(jump_insn 2888 2887 2889 317 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2928)
            (pc))) nsichneu.c:1791 495 {*jcc_1}
     (nil)
 -> 2928)
(note 2889 2888 2890 318 [bb 318] NOTE_INSN_BASIC_BLOCK)
(insn 2890 2889 2891 318 (set (reg:SI 1 dx [orig:947 D.5117 ] [947])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1793 83 {*movsi_internal}
     (nil))
(insn 2891 2890 2892 318 (set (reg:SI 0 ax [orig:948 D.5117 ] [948])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1793 83 {*movsi_internal}
     (nil))
(insn 2892 2891 2893 318 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:947 D.5117 ] [947])
            (reg:SI 0 ax [orig:948 D.5117 ] [948]))) nsichneu.c:1792 7 {*cmpsi_1}
     (nil))
(jump_insn 2893 2892 2894 318 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2928)
            (pc))) nsichneu.c:1792 495 {*jcc_1}
     (nil)
 -> 2928)
(note 2894 2893 2895 319 [bb 319] NOTE_INSN_BASIC_BLOCK)
(insn 2895 2894 2896 319 (set (reg:SI 0 ax [2785])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1799 83 {*movsi_internal}
     (nil))
(insn 2896 2895 2897 319 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2785])) nsichneu.c:1799 83 {*movsi_internal}
     (nil))
(insn 2897 2896 2898 319 (set (reg:SI 0 ax [2786])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1800 83 {*movsi_internal}
     (nil))
(insn 2898 2897 2899 319 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2786])) nsichneu.c:1800 83 {*movsi_internal}
     (nil))
(insn 2899 2898 2900 319 (set (reg:SI 0 ax [2787])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [0 b+0 S4 A32])) nsichneu.c:1803 83 {*movsi_internal}
     (nil))
(insn 2900 2899 2901 319 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2787])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -644 [0xfffffffffffffd7c])) [0 a+0 S4 A32]))) nsichneu.c:1803 7 {*cmpsi_1}
     (nil))
(jump_insn 2901 2900 2902 319 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2928)
            (pc))) nsichneu.c:1803 495 {*jcc_1}
     (nil)
 -> 2928)
(note 2902 2901 2903 320 [bb 320] NOTE_INSN_BASIC_BLOCK)
(insn 2903 2902 2904 320 (set (reg:SI 0 ax [orig:949 D.5116 ] [949])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1806 83 {*movsi_internal}
     (nil))
(insn 2904 2903 2905 320 (parallel [
            (set (reg:SI 0 ax [orig:950 D.5116 ] [950])
                (plus:SI (reg:SI 0 ax [orig:949 D.5116 ] [949])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1806 197 {*addsi_1}
     (nil))
(insn 2905 2904 2910 320 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:950 D.5116 ] [950])) nsichneu.c:1806 83 {*movsi_internal}
     (nil))
(insn 2910 2905 2911 320 (set (reg:SI 1 dx [2792])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [0 a+0 S4 A32])) nsichneu.c:1809 83 {*movsi_internal}
     (nil))
(insn 2911 2910 2912 320 (set (reg:SI 0 ax [2793])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [0 b+0 S4 A32])) nsichneu.c:1809 83 {*movsi_internal}
     (nil))
(insn 2912 2911 2913 320 (parallel [
            (set (reg:SI 0 ax [2791])
                (plus:SI (reg:SI 0 ax [2793])
                    (reg:SI 1 dx [2792])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1809 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -644 [0xfffffffffffffd7c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -648 [0xfffffffffffffd78])) [0 b+0 S4 A32]))
        (nil)))
(insn 2913 2912 2914 320 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -652 [0xfffffffffffffd74])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2791])) nsichneu.c:1809 83 {*movsi_internal}
     (nil))
(insn 2914 2913 2915 320 (set (reg:SI 0 ax [orig:951 D.5116 ] [951])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1812 83 {*movsi_internal}
     (nil))
(insn 2915 2914 2916 320 (set (reg:SI 1 dx [2794])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -644 [0xfffffffffffffd7c])) [0 a+0 S4 A32])) nsichneu.c:1812 83 {*movsi_internal}
     (nil))
(insn 2916 2915 2917 320 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:951 D.5116 ] [951])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2794])) nsichneu.c:1812 83 {*movsi_internal}
     (nil))
(insn 2917 2916 7078 320 (set (reg:SI 0 ax [orig:952 D.5116 ] [952])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1813 83 {*movsi_internal}
     (nil))
(insn 7078 2917 2919 320 (set (reg:SI 1 dx [orig:953 D.5116 ] [953])
        (plus:SI (reg:SI 0 ax [orig:952 D.5116 ] [952])
            (const_int 1 [0x1]))) nsichneu.c:1813 191 {*leasi}
     (nil))
(insn 2919 7078 2920 320 (set (reg:SI 0 ax [2795])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -648 [0xfffffffffffffd78])) [0 b+0 S4 A32])) nsichneu.c:1813 83 {*movsi_internal}
     (nil))
(insn 2920 2919 2921 320 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:953 D.5116 ] [953])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2795])) nsichneu.c:1813 83 {*movsi_internal}
     (nil))
(insn 2921 2920 7079 320 (set (reg:SI 0 ax [orig:954 D.5116 ] [954])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1814 83 {*movsi_internal}
     (nil))
(insn 7079 2921 2923 320 (set (reg:SI 1 dx [orig:955 D.5116 ] [955])
        (plus:SI (reg:SI 0 ax [orig:954 D.5116 ] [954])
            (const_int 2 [0x2]))) nsichneu.c:1814 191 {*leasi}
     (nil))
(insn 2923 7079 2924 320 (set (reg:SI 0 ax [2796])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -652 [0xfffffffffffffd74])) [0 c+0 S4 A32])) nsichneu.c:1814 83 {*movsi_internal}
     (nil))
(insn 2924 2923 2925 320 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:955 D.5116 ] [955])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2796])) nsichneu.c:1814 83 {*movsi_internal}
     (nil))
(insn 2925 2924 2926 320 (set (reg:SI 0 ax [orig:956 D.5116 ] [956])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1815 83 {*movsi_internal}
     (nil))
(insn 2926 2925 2927 320 (parallel [
            (set (reg:SI 0 ax [orig:957 D.5116 ] [957])
                (plus:SI (reg:SI 0 ax [orig:956 D.5116 ] [956])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1815 197 {*addsi_1}
     (nil))
(insn 2927 2926 2928 320 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:957 D.5116 ] [957])) nsichneu.c:1815 83 {*movsi_internal}
     (nil))
(code_label 2928 2927 2929 321 58 "" [5 uses])
(note 2929 2928 2930 321 [bb 321] NOTE_INSN_BASIC_BLOCK)
(insn 2930 2929 2931 321 (set (reg:SI 0 ax [orig:958 D.5116 ] [958])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1823 83 {*movsi_internal}
     (nil))
(insn 2931 2930 2932 321 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:958 D.5116 ] [958])
            (const_int 4 [0x4]))) nsichneu.c:1823 7 {*cmpsi_1}
     (nil))
(jump_insn 2932 2931 2933 321 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2984)
            (pc))) nsichneu.c:1823 495 {*jcc_1}
     (nil)
 -> 2984)
(note 2933 2932 2934 322 [bb 322] NOTE_INSN_BASIC_BLOCK)
(insn 2934 2933 2935 322 (set (reg:SI 0 ax [orig:959 D.5116 ] [959])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1824 83 {*movsi_internal}
     (nil))
(insn 2935 2934 2936 322 (parallel [
            (set (reg:SI 0 ax [orig:960 D.5116 ] [960])
                (plus:SI (reg:SI 0 ax [orig:959 D.5116 ] [959])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1824 197 {*addsi_1}
     (nil))
(insn 2936 2935 2937 322 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:960 D.5116 ] [960])
            (const_int 6 [0x6]))) nsichneu.c:1823 7 {*cmpsi_1}
     (nil))
(jump_insn 2937 2936 2938 322 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2984)
            (pc))) nsichneu.c:1823 495 {*jcc_1}
     (nil)
 -> 2984)
(note 2938 2937 2939 323 [bb 323] NOTE_INSN_BASIC_BLOCK)
(insn 2939 2938 2940 323 (set (reg:SI 1 dx [orig:961 D.5117 ] [961])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1825 83 {*movsi_internal}
     (nil))
(insn 2940 2939 2941 323 (set (reg:SI 0 ax [orig:962 D.5117 ] [962])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1825 83 {*movsi_internal}
     (nil))
(insn 2941 2940 2942 323 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:961 D.5117 ] [961])
            (reg:SI 0 ax [orig:962 D.5117 ] [962]))) nsichneu.c:1824 7 {*cmpsi_1}
     (nil))
(jump_insn 2942 2941 2943 323 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2984)
            (pc))) nsichneu.c:1824 495 {*jcc_1}
     (nil)
 -> 2984)
(note 2943 2942 2944 324 [bb 324] NOTE_INSN_BASIC_BLOCK)
(insn 2944 2943 2945 324 (set (reg:SI 1 dx [orig:963 D.5117 ] [963])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1826 83 {*movsi_internal}
     (nil))
(insn 2945 2944 2946 324 (set (reg:SI 0 ax [orig:964 D.5117 ] [964])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1826 83 {*movsi_internal}
     (nil))
(insn 2946 2945 2947 324 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:963 D.5117 ] [963])
            (reg:SI 0 ax [orig:964 D.5117 ] [964]))) nsichneu.c:1825 7 {*cmpsi_1}
     (nil))
(jump_insn 2947 2946 2948 324 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 2984)
            (pc))) nsichneu.c:1825 495 {*jcc_1}
     (nil)
 -> 2984)
(note 2948 2947 2949 325 [bb 325] NOTE_INSN_BASIC_BLOCK)
(insn 2949 2948 2950 325 (set (reg:SI 0 ax [2797])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1832 83 {*movsi_internal}
     (nil))
(insn 2950 2949 2951 325 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -656 [0xfffffffffffffd70])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2797])) nsichneu.c:1832 83 {*movsi_internal}
     (nil))
(insn 2951 2950 2952 325 (set (reg:SI 0 ax [2798])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1833 83 {*movsi_internal}
     (nil))
(insn 2952 2951 2953 325 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -660 [0xfffffffffffffd6c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2798])) nsichneu.c:1833 83 {*movsi_internal}
     (nil))
(insn 2953 2952 2954 325 (set (reg:SI 0 ax [2799])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -660 [0xfffffffffffffd6c])) [0 b+0 S4 A32])) nsichneu.c:1836 83 {*movsi_internal}
     (nil))
(insn 2954 2953 2955 325 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2799])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -656 [0xfffffffffffffd70])) [0 a+0 S4 A32]))) nsichneu.c:1836 7 {*cmpsi_1}
     (nil))
(jump_insn 2955 2954 2956 325 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 2984)
            (pc))) nsichneu.c:1836 495 {*jcc_1}
     (nil)
 -> 2984)
(note 2956 2955 2957 326 [bb 326] NOTE_INSN_BASIC_BLOCK)
(insn 2957 2956 2958 326 (set (reg:SI 0 ax [orig:965 D.5117 ] [965])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1839 83 {*movsi_internal}
     (nil))
(insn 2958 2957 2959 326 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:965 D.5117 ] [965])) nsichneu.c:1839 83 {*movsi_internal}
     (nil))
(insn 2959 2958 2960 326 (set (reg:SI 0 ax [orig:966 D.5116 ] [966])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1840 83 {*movsi_internal}
     (nil))
(insn 2960 2959 2961 326 (parallel [
            (set (reg:SI 0 ax [orig:967 D.5116 ] [967])
                (plus:SI (reg:SI 0 ax [orig:966 D.5116 ] [966])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1840 197 {*addsi_1}
     (nil))
(insn 2961 2960 2966 326 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:967 D.5116 ] [967])) nsichneu.c:1840 83 {*movsi_internal}
     (nil))
(insn 2966 2961 2967 326 (set (reg:SI 1 dx [2804])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -656 [0xfffffffffffffd70])) [0 a+0 S4 A32])) nsichneu.c:1843 83 {*movsi_internal}
     (nil))
(insn 2967 2966 2968 326 (set (reg:SI 0 ax [2805])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -660 [0xfffffffffffffd6c])) [0 b+0 S4 A32])) nsichneu.c:1843 83 {*movsi_internal}
     (nil))
(insn 2968 2967 2969 326 (parallel [
            (set (reg:SI 0 ax [2803])
                (plus:SI (reg:SI 0 ax [2805])
                    (reg:SI 1 dx [2804])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1843 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -656 [0xfffffffffffffd70])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -660 [0xfffffffffffffd6c])) [0 b+0 S4 A32]))
        (nil)))
(insn 2969 2968 2970 326 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -664 [0xfffffffffffffd68])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2803])) nsichneu.c:1843 83 {*movsi_internal}
     (nil))
(insn 2970 2969 2971 326 (set (reg:SI 0 ax [orig:968 D.5116 ] [968])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1846 83 {*movsi_internal}
     (nil))
(insn 2971 2970 2972 326 (set (reg:SI 1 dx [2806])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -656 [0xfffffffffffffd70])) [0 a+0 S4 A32])) nsichneu.c:1846 83 {*movsi_internal}
     (nil))
(insn 2972 2971 2973 326 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:968 D.5116 ] [968])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2806])) nsichneu.c:1846 83 {*movsi_internal}
     (nil))
(insn 2973 2972 7076 326 (set (reg:SI 0 ax [orig:969 D.5116 ] [969])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1847 83 {*movsi_internal}
     (nil))
(insn 7076 2973 2975 326 (set (reg:SI 1 dx [orig:970 D.5116 ] [970])
        (plus:SI (reg:SI 0 ax [orig:969 D.5116 ] [969])
            (const_int 1 [0x1]))) nsichneu.c:1847 191 {*leasi}
     (nil))
(insn 2975 7076 2976 326 (set (reg:SI 0 ax [2807])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -660 [0xfffffffffffffd6c])) [0 b+0 S4 A32])) nsichneu.c:1847 83 {*movsi_internal}
     (nil))
(insn 2976 2975 2977 326 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:970 D.5116 ] [970])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2807])) nsichneu.c:1847 83 {*movsi_internal}
     (nil))
(insn 2977 2976 7077 326 (set (reg:SI 0 ax [orig:971 D.5116 ] [971])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1848 83 {*movsi_internal}
     (nil))
(insn 7077 2977 2979 326 (set (reg:SI 1 dx [orig:972 D.5116 ] [972])
        (plus:SI (reg:SI 0 ax [orig:971 D.5116 ] [971])
            (const_int 2 [0x2]))) nsichneu.c:1848 191 {*leasi}
     (nil))
(insn 2979 7077 2980 326 (set (reg:SI 0 ax [2808])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -664 [0xfffffffffffffd68])) [0 c+0 S4 A32])) nsichneu.c:1848 83 {*movsi_internal}
     (nil))
(insn 2980 2979 2981 326 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:972 D.5116 ] [972])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2808])) nsichneu.c:1848 83 {*movsi_internal}
     (nil))
(insn 2981 2980 2982 326 (set (reg:SI 0 ax [orig:973 D.5116 ] [973])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1849 83 {*movsi_internal}
     (nil))
(insn 2982 2981 2983 326 (parallel [
            (set (reg:SI 0 ax [orig:974 D.5116 ] [974])
                (plus:SI (reg:SI 0 ax [orig:973 D.5116 ] [973])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1849 197 {*addsi_1}
     (nil))
(insn 2983 2982 2984 326 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:974 D.5116 ] [974])) nsichneu.c:1849 83 {*movsi_internal}
     (nil))
(code_label 2984 2983 2985 327 59 "" [5 uses])
(note 2985 2984 2986 327 [bb 327] NOTE_INSN_BASIC_BLOCK)
(insn 2986 2985 2987 327 (set (reg:SI 0 ax [orig:975 D.5116 ] [975])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1857 83 {*movsi_internal}
     (nil))
(insn 2987 2986 2988 327 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:975 D.5116 ] [975])
            (const_int 4 [0x4]))) nsichneu.c:1857 7 {*cmpsi_1}
     (nil))
(jump_insn 2988 2987 2989 327 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3038)
            (pc))) nsichneu.c:1857 495 {*jcc_1}
     (nil)
 -> 3038)
(note 2989 2988 2990 328 [bb 328] NOTE_INSN_BASIC_BLOCK)
(insn 2990 2989 2991 328 (set (reg:SI 0 ax [orig:976 D.5116 ] [976])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1858 83 {*movsi_internal}
     (nil))
(insn 2991 2990 2992 328 (parallel [
            (set (reg:SI 0 ax [orig:977 D.5116 ] [977])
                (plus:SI (reg:SI 0 ax [orig:976 D.5116 ] [976])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1858 197 {*addsi_1}
     (nil))
(insn 2992 2991 2993 328 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:977 D.5116 ] [977])
            (const_int 6 [0x6]))) nsichneu.c:1857 7 {*cmpsi_1}
     (nil))
(jump_insn 2993 2992 2994 328 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3038)
            (pc))) nsichneu.c:1857 495 {*jcc_1}
     (nil)
 -> 3038)
(note 2994 2993 2995 329 [bb 329] NOTE_INSN_BASIC_BLOCK)
(insn 2995 2994 2996 329 (set (reg:SI 1 dx [orig:978 D.5117 ] [978])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1859 83 {*movsi_internal}
     (nil))
(insn 2996 2995 2997 329 (set (reg:SI 0 ax [orig:979 D.5117 ] [979])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1859 83 {*movsi_internal}
     (nil))
(insn 2997 2996 2998 329 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:978 D.5117 ] [978])
            (reg:SI 0 ax [orig:979 D.5117 ] [979]))) nsichneu.c:1858 7 {*cmpsi_1}
     (nil))
(jump_insn 2998 2997 2999 329 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3038)
            (pc))) nsichneu.c:1858 495 {*jcc_1}
     (nil)
 -> 3038)
(note 2999 2998 3000 330 [bb 330] NOTE_INSN_BASIC_BLOCK)
(insn 3000 2999 3001 330 (set (reg:SI 1 dx [orig:980 D.5117 ] [980])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1860 83 {*movsi_internal}
     (nil))
(insn 3001 3000 3002 330 (set (reg:SI 0 ax [orig:981 D.5117 ] [981])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1860 83 {*movsi_internal}
     (nil))
(insn 3002 3001 3003 330 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:980 D.5117 ] [980])
            (reg:SI 0 ax [orig:981 D.5117 ] [981]))) nsichneu.c:1859 7 {*cmpsi_1}
     (nil))
(jump_insn 3003 3002 3004 330 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3038)
            (pc))) nsichneu.c:1859 495 {*jcc_1}
     (nil)
 -> 3038)
(note 3004 3003 3005 331 [bb 331] NOTE_INSN_BASIC_BLOCK)
(insn 3005 3004 3006 331 (set (reg:SI 0 ax [2809])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1866 83 {*movsi_internal}
     (nil))
(insn 3006 3005 3007 331 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -668 [0xfffffffffffffd64])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2809])) nsichneu.c:1866 83 {*movsi_internal}
     (nil))
(insn 3007 3006 3008 331 (set (reg:SI 0 ax [2810])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1867 83 {*movsi_internal}
     (nil))
(insn 3008 3007 3009 331 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -672 [0xfffffffffffffd60])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2810])) nsichneu.c:1867 83 {*movsi_internal}
     (nil))
(insn 3009 3008 3010 331 (set (reg:SI 0 ax [2811])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -672 [0xfffffffffffffd60])) [0 b+0 S4 A32])) nsichneu.c:1870 83 {*movsi_internal}
     (nil))
(insn 3010 3009 3011 331 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2811])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -668 [0xfffffffffffffd64])) [0 a+0 S4 A32]))) nsichneu.c:1870 7 {*cmpsi_1}
     (nil))
(jump_insn 3011 3010 3012 331 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3038)
            (pc))) nsichneu.c:1870 495 {*jcc_1}
     (nil)
 -> 3038)
(note 3012 3011 3013 332 [bb 332] NOTE_INSN_BASIC_BLOCK)
(insn 3013 3012 3014 332 (set (reg:SI 0 ax [orig:982 D.5116 ] [982])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1873 83 {*movsi_internal}
     (nil))
(insn 3014 3013 3015 332 (parallel [
            (set (reg:SI 0 ax [orig:983 D.5116 ] [983])
                (plus:SI (reg:SI 0 ax [orig:982 D.5116 ] [982])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1873 197 {*addsi_1}
     (nil))
(insn 3015 3014 3020 332 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:983 D.5116 ] [983])) nsichneu.c:1873 83 {*movsi_internal}
     (nil))
(insn 3020 3015 3021 332 (set (reg:SI 1 dx [2816])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -668 [0xfffffffffffffd64])) [0 a+0 S4 A32])) nsichneu.c:1876 83 {*movsi_internal}
     (nil))
(insn 3021 3020 3022 332 (set (reg:SI 0 ax [2817])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -672 [0xfffffffffffffd60])) [0 b+0 S4 A32])) nsichneu.c:1876 83 {*movsi_internal}
     (nil))
(insn 3022 3021 3023 332 (parallel [
            (set (reg:SI 0 ax [2815])
                (plus:SI (reg:SI 0 ax [2817])
                    (reg:SI 1 dx [2816])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1876 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -668 [0xfffffffffffffd64])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -672 [0xfffffffffffffd60])) [0 b+0 S4 A32]))
        (nil)))
(insn 3023 3022 3024 332 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2815])) nsichneu.c:1876 83 {*movsi_internal}
     (nil))
(insn 3024 3023 3025 332 (set (reg:SI 0 ax [orig:984 D.5116 ] [984])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1879 83 {*movsi_internal}
     (nil))
(insn 3025 3024 3026 332 (set (reg:SI 1 dx [2818])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -668 [0xfffffffffffffd64])) [0 a+0 S4 A32])) nsichneu.c:1879 83 {*movsi_internal}
     (nil))
(insn 3026 3025 3027 332 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:984 D.5116 ] [984])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2818])) nsichneu.c:1879 83 {*movsi_internal}
     (nil))
(insn 3027 3026 7074 332 (set (reg:SI 0 ax [orig:985 D.5116 ] [985])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1880 83 {*movsi_internal}
     (nil))
(insn 7074 3027 3029 332 (set (reg:SI 1 dx [orig:986 D.5116 ] [986])
        (plus:SI (reg:SI 0 ax [orig:985 D.5116 ] [985])
            (const_int 1 [0x1]))) nsichneu.c:1880 191 {*leasi}
     (nil))
(insn 3029 7074 3030 332 (set (reg:SI 0 ax [2819])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -672 [0xfffffffffffffd60])) [0 b+0 S4 A32])) nsichneu.c:1880 83 {*movsi_internal}
     (nil))
(insn 3030 3029 3031 332 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:986 D.5116 ] [986])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2819])) nsichneu.c:1880 83 {*movsi_internal}
     (nil))
(insn 3031 3030 7075 332 (set (reg:SI 0 ax [orig:987 D.5116 ] [987])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1881 83 {*movsi_internal}
     (nil))
(insn 7075 3031 3033 332 (set (reg:SI 1 dx [orig:988 D.5116 ] [988])
        (plus:SI (reg:SI 0 ax [orig:987 D.5116 ] [987])
            (const_int 2 [0x2]))) nsichneu.c:1881 191 {*leasi}
     (nil))
(insn 3033 7075 3034 332 (set (reg:SI 0 ax [2820])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -676 [0xfffffffffffffd5c])) [0 c+0 S4 A32])) nsichneu.c:1881 83 {*movsi_internal}
     (nil))
(insn 3034 3033 3035 332 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:988 D.5116 ] [988])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2820])) nsichneu.c:1881 83 {*movsi_internal}
     (nil))
(insn 3035 3034 3036 332 (set (reg:SI 0 ax [orig:989 D.5116 ] [989])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1882 83 {*movsi_internal}
     (nil))
(insn 3036 3035 3037 332 (parallel [
            (set (reg:SI 0 ax [orig:990 D.5116 ] [990])
                (plus:SI (reg:SI 0 ax [orig:989 D.5116 ] [989])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1882 197 {*addsi_1}
     (nil))
(insn 3037 3036 3038 332 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:990 D.5116 ] [990])) nsichneu.c:1882 83 {*movsi_internal}
     (nil))
(code_label 3038 3037 3039 333 60 "" [5 uses])
(note 3039 3038 3040 333 [bb 333] NOTE_INSN_BASIC_BLOCK)
(insn 3040 3039 3041 333 (set (reg:SI 0 ax [orig:991 D.5116 ] [991])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1890 83 {*movsi_internal}
     (nil))
(insn 3041 3040 3042 333 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:991 D.5116 ] [991])
            (const_int 4 [0x4]))) nsichneu.c:1890 7 {*cmpsi_1}
     (nil))
(jump_insn 3042 3041 3043 333 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3094)
            (pc))) nsichneu.c:1890 495 {*jcc_1}
     (nil)
 -> 3094)
(note 3043 3042 3044 334 [bb 334] NOTE_INSN_BASIC_BLOCK)
(insn 3044 3043 3045 334 (set (reg:SI 0 ax [orig:992 D.5116 ] [992])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1891 83 {*movsi_internal}
     (nil))
(insn 3045 3044 3046 334 (parallel [
            (set (reg:SI 0 ax [orig:993 D.5116 ] [993])
                (plus:SI (reg:SI 0 ax [orig:992 D.5116 ] [992])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1891 197 {*addsi_1}
     (nil))
(insn 3046 3045 3047 334 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:993 D.5116 ] [993])
            (const_int 6 [0x6]))) nsichneu.c:1890 7 {*cmpsi_1}
     (nil))
(jump_insn 3047 3046 3048 334 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3094)
            (pc))) nsichneu.c:1890 495 {*jcc_1}
     (nil)
 -> 3094)
(note 3048 3047 3049 335 [bb 335] NOTE_INSN_BASIC_BLOCK)
(insn 3049 3048 3050 335 (set (reg:SI 1 dx [orig:994 D.5117 ] [994])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1892 83 {*movsi_internal}
     (nil))
(insn 3050 3049 3051 335 (set (reg:SI 0 ax [orig:995 D.5117 ] [995])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1892 83 {*movsi_internal}
     (nil))
(insn 3051 3050 3052 335 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:994 D.5117 ] [994])
            (reg:SI 0 ax [orig:995 D.5117 ] [995]))) nsichneu.c:1891 7 {*cmpsi_1}
     (nil))
(jump_insn 3052 3051 3053 335 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3094)
            (pc))) nsichneu.c:1891 495 {*jcc_1}
     (nil)
 -> 3094)
(note 3053 3052 3054 336 [bb 336] NOTE_INSN_BASIC_BLOCK)
(insn 3054 3053 3055 336 (set (reg:SI 1 dx [orig:996 D.5117 ] [996])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1893 83 {*movsi_internal}
     (nil))
(insn 3055 3054 3056 336 (set (reg:SI 0 ax [orig:997 D.5117 ] [997])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1893 83 {*movsi_internal}
     (nil))
(insn 3056 3055 3057 336 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:996 D.5117 ] [996])
            (reg:SI 0 ax [orig:997 D.5117 ] [997]))) nsichneu.c:1892 7 {*cmpsi_1}
     (nil))
(jump_insn 3057 3056 3058 336 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3094)
            (pc))) nsichneu.c:1892 495 {*jcc_1}
     (nil)
 -> 3094)
(note 3058 3057 3059 337 [bb 337] NOTE_INSN_BASIC_BLOCK)
(insn 3059 3058 3060 337 (set (reg:SI 0 ax [2821])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1899 83 {*movsi_internal}
     (nil))
(insn 3060 3059 3061 337 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -680 [0xfffffffffffffd58])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2821])) nsichneu.c:1899 83 {*movsi_internal}
     (nil))
(insn 3061 3060 3062 337 (set (reg:SI 0 ax [2822])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1900 83 {*movsi_internal}
     (nil))
(insn 3062 3061 3063 337 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -684 [0xfffffffffffffd54])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2822])) nsichneu.c:1900 83 {*movsi_internal}
     (nil))
(insn 3063 3062 3064 337 (set (reg:SI 0 ax [2823])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -684 [0xfffffffffffffd54])) [0 b+0 S4 A32])) nsichneu.c:1903 83 {*movsi_internal}
     (nil))
(insn 3064 3063 3065 337 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2823])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -680 [0xfffffffffffffd58])) [0 a+0 S4 A32]))) nsichneu.c:1903 7 {*cmpsi_1}
     (nil))
(jump_insn 3065 3064 3066 337 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3094)
            (pc))) nsichneu.c:1903 495 {*jcc_1}
     (nil)
 -> 3094)
(note 3066 3065 3067 338 [bb 338] NOTE_INSN_BASIC_BLOCK)
(insn 3067 3066 3068 338 (set (reg:SI 0 ax [orig:998 D.5117 ] [998])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1906 83 {*movsi_internal}
     (nil))
(insn 3068 3067 3069 338 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:998 D.5117 ] [998])) nsichneu.c:1906 83 {*movsi_internal}
     (nil))
(insn 3069 3068 3070 338 (set (reg:SI 0 ax [orig:999 D.5116 ] [999])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1907 83 {*movsi_internal}
     (nil))
(insn 3070 3069 3071 338 (parallel [
            (set (reg:SI 0 ax [orig:1000 D.5116 ] [1000])
                (plus:SI (reg:SI 0 ax [orig:999 D.5116 ] [999])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1907 197 {*addsi_1}
     (nil))
(insn 3071 3070 3076 338 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1000 D.5116 ] [1000])) nsichneu.c:1907 83 {*movsi_internal}
     (nil))
(insn 3076 3071 3077 338 (set (reg:SI 1 dx [2828])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -680 [0xfffffffffffffd58])) [0 a+0 S4 A32])) nsichneu.c:1910 83 {*movsi_internal}
     (nil))
(insn 3077 3076 3078 338 (set (reg:SI 0 ax [2829])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -684 [0xfffffffffffffd54])) [0 b+0 S4 A32])) nsichneu.c:1910 83 {*movsi_internal}
     (nil))
(insn 3078 3077 3079 338 (parallel [
            (set (reg:SI 0 ax [2827])
                (plus:SI (reg:SI 0 ax [2829])
                    (reg:SI 1 dx [2828])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1910 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -680 [0xfffffffffffffd58])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -684 [0xfffffffffffffd54])) [0 b+0 S4 A32]))
        (nil)))
(insn 3079 3078 3080 338 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -688 [0xfffffffffffffd50])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2827])) nsichneu.c:1910 83 {*movsi_internal}
     (nil))
(insn 3080 3079 3081 338 (set (reg:SI 0 ax [orig:1001 D.5116 ] [1001])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1913 83 {*movsi_internal}
     (nil))
(insn 3081 3080 3082 338 (set (reg:SI 1 dx [2830])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -680 [0xfffffffffffffd58])) [0 a+0 S4 A32])) nsichneu.c:1913 83 {*movsi_internal}
     (nil))
(insn 3082 3081 3083 338 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1001 D.5116 ] [1001])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2830])) nsichneu.c:1913 83 {*movsi_internal}
     (nil))
(insn 3083 3082 7072 338 (set (reg:SI 0 ax [orig:1002 D.5116 ] [1002])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1914 83 {*movsi_internal}
     (nil))
(insn 7072 3083 3085 338 (set (reg:SI 1 dx [orig:1003 D.5116 ] [1003])
        (plus:SI (reg:SI 0 ax [orig:1002 D.5116 ] [1002])
            (const_int 1 [0x1]))) nsichneu.c:1914 191 {*leasi}
     (nil))
(insn 3085 7072 3086 338 (set (reg:SI 0 ax [2831])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -684 [0xfffffffffffffd54])) [0 b+0 S4 A32])) nsichneu.c:1914 83 {*movsi_internal}
     (nil))
(insn 3086 3085 3087 338 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1003 D.5116 ] [1003])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2831])) nsichneu.c:1914 83 {*movsi_internal}
     (nil))
(insn 3087 3086 7073 338 (set (reg:SI 0 ax [orig:1004 D.5116 ] [1004])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1915 83 {*movsi_internal}
     (nil))
(insn 7073 3087 3089 338 (set (reg:SI 1 dx [orig:1005 D.5116 ] [1005])
        (plus:SI (reg:SI 0 ax [orig:1004 D.5116 ] [1004])
            (const_int 2 [0x2]))) nsichneu.c:1915 191 {*leasi}
     (nil))
(insn 3089 7073 3090 338 (set (reg:SI 0 ax [2832])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -688 [0xfffffffffffffd50])) [0 c+0 S4 A32])) nsichneu.c:1915 83 {*movsi_internal}
     (nil))
(insn 3090 3089 3091 338 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1005 D.5116 ] [1005])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2832])) nsichneu.c:1915 83 {*movsi_internal}
     (nil))
(insn 3091 3090 3092 338 (set (reg:SI 0 ax [orig:1006 D.5116 ] [1006])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1916 83 {*movsi_internal}
     (nil))
(insn 3092 3091 3093 338 (parallel [
            (set (reg:SI 0 ax [orig:1007 D.5116 ] [1007])
                (plus:SI (reg:SI 0 ax [orig:1006 D.5116 ] [1006])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1916 197 {*addsi_1}
     (nil))
(insn 3093 3092 3094 338 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1007 D.5116 ] [1007])) nsichneu.c:1916 83 {*movsi_internal}
     (nil))
(code_label 3094 3093 3095 339 61 "" [5 uses])
(note 3095 3094 3096 339 [bb 339] NOTE_INSN_BASIC_BLOCK)
(insn 3096 3095 3097 339 (set (reg:SI 0 ax [orig:1008 D.5116 ] [1008])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1924 83 {*movsi_internal}
     (nil))
(insn 3097 3096 3098 339 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1008 D.5116 ] [1008])
            (const_int 4 [0x4]))) nsichneu.c:1924 7 {*cmpsi_1}
     (nil))
(jump_insn 3098 3097 3099 339 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3148)
            (pc))) nsichneu.c:1924 495 {*jcc_1}
     (nil)
 -> 3148)
(note 3099 3098 3100 340 [bb 340] NOTE_INSN_BASIC_BLOCK)
(insn 3100 3099 3101 340 (set (reg:SI 0 ax [orig:1009 D.5116 ] [1009])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1925 83 {*movsi_internal}
     (nil))
(insn 3101 3100 3102 340 (parallel [
            (set (reg:SI 0 ax [orig:1010 D.5116 ] [1010])
                (plus:SI (reg:SI 0 ax [orig:1009 D.5116 ] [1009])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1925 197 {*addsi_1}
     (nil))
(insn 3102 3101 3103 340 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1010 D.5116 ] [1010])
            (const_int 6 [0x6]))) nsichneu.c:1924 7 {*cmpsi_1}
     (nil))
(jump_insn 3103 3102 3104 340 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3148)
            (pc))) nsichneu.c:1924 495 {*jcc_1}
     (nil)
 -> 3148)
(note 3104 3103 3105 341 [bb 341] NOTE_INSN_BASIC_BLOCK)
(insn 3105 3104 3106 341 (set (reg:SI 1 dx [orig:1011 D.5117 ] [1011])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1926 83 {*movsi_internal}
     (nil))
(insn 3106 3105 3107 341 (set (reg:SI 0 ax [orig:1012 D.5117 ] [1012])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1926 83 {*movsi_internal}
     (nil))
(insn 3107 3106 3108 341 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1011 D.5117 ] [1011])
            (reg:SI 0 ax [orig:1012 D.5117 ] [1012]))) nsichneu.c:1925 7 {*cmpsi_1}
     (nil))
(jump_insn 3108 3107 3109 341 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3148)
            (pc))) nsichneu.c:1925 495 {*jcc_1}
     (nil)
 -> 3148)
(note 3109 3108 3110 342 [bb 342] NOTE_INSN_BASIC_BLOCK)
(insn 3110 3109 3111 342 (set (reg:SI 1 dx [orig:1013 D.5117 ] [1013])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1927 83 {*movsi_internal}
     (nil))
(insn 3111 3110 3112 342 (set (reg:SI 0 ax [orig:1014 D.5117 ] [1014])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1927 83 {*movsi_internal}
     (nil))
(insn 3112 3111 3113 342 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1013 D.5117 ] [1013])
            (reg:SI 0 ax [orig:1014 D.5117 ] [1014]))) nsichneu.c:1926 7 {*cmpsi_1}
     (nil))
(jump_insn 3113 3112 3114 342 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3148)
            (pc))) nsichneu.c:1926 495 {*jcc_1}
     (nil)
 -> 3148)
(note 3114 3113 3115 343 [bb 343] NOTE_INSN_BASIC_BLOCK)
(insn 3115 3114 3116 343 (set (reg:SI 0 ax [2833])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1933 83 {*movsi_internal}
     (nil))
(insn 3116 3115 3117 343 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -692 [0xfffffffffffffd4c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2833])) nsichneu.c:1933 83 {*movsi_internal}
     (nil))
(insn 3117 3116 3118 343 (set (reg:SI 0 ax [2834])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1934 83 {*movsi_internal}
     (nil))
(insn 3118 3117 3119 343 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -696 [0xfffffffffffffd48])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2834])) nsichneu.c:1934 83 {*movsi_internal}
     (nil))
(insn 3119 3118 3120 343 (set (reg:SI 0 ax [2835])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -696 [0xfffffffffffffd48])) [0 b+0 S4 A32])) nsichneu.c:1937 83 {*movsi_internal}
     (nil))
(insn 3120 3119 3121 343 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2835])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -692 [0xfffffffffffffd4c])) [0 a+0 S4 A32]))) nsichneu.c:1937 7 {*cmpsi_1}
     (nil))
(jump_insn 3121 3120 3122 343 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3148)
            (pc))) nsichneu.c:1937 495 {*jcc_1}
     (nil)
 -> 3148)
(note 3122 3121 3123 344 [bb 344] NOTE_INSN_BASIC_BLOCK)
(insn 3123 3122 3124 344 (set (reg:SI 0 ax [orig:1015 D.5116 ] [1015])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1940 83 {*movsi_internal}
     (nil))
(insn 3124 3123 3125 344 (parallel [
            (set (reg:SI 0 ax [orig:1016 D.5116 ] [1016])
                (plus:SI (reg:SI 0 ax [orig:1015 D.5116 ] [1015])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1940 197 {*addsi_1}
     (nil))
(insn 3125 3124 3130 344 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1016 D.5116 ] [1016])) nsichneu.c:1940 83 {*movsi_internal}
     (nil))
(insn 3130 3125 3131 344 (set (reg:SI 1 dx [2840])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -692 [0xfffffffffffffd4c])) [0 a+0 S4 A32])) nsichneu.c:1943 83 {*movsi_internal}
     (nil))
(insn 3131 3130 3132 344 (set (reg:SI 0 ax [2841])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -696 [0xfffffffffffffd48])) [0 b+0 S4 A32])) nsichneu.c:1943 83 {*movsi_internal}
     (nil))
(insn 3132 3131 3133 344 (parallel [
            (set (reg:SI 0 ax [2839])
                (plus:SI (reg:SI 0 ax [2841])
                    (reg:SI 1 dx [2840])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1943 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -692 [0xfffffffffffffd4c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -696 [0xfffffffffffffd48])) [0 b+0 S4 A32]))
        (nil)))
(insn 3133 3132 3134 344 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -700 [0xfffffffffffffd44])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2839])) nsichneu.c:1943 83 {*movsi_internal}
     (nil))
(insn 3134 3133 3135 344 (set (reg:SI 0 ax [orig:1017 D.5116 ] [1017])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1946 83 {*movsi_internal}
     (nil))
(insn 3135 3134 3136 344 (set (reg:SI 1 dx [2842])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -692 [0xfffffffffffffd4c])) [0 a+0 S4 A32])) nsichneu.c:1946 83 {*movsi_internal}
     (nil))
(insn 3136 3135 3137 344 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1017 D.5116 ] [1017])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2842])) nsichneu.c:1946 83 {*movsi_internal}
     (nil))
(insn 3137 3136 7070 344 (set (reg:SI 0 ax [orig:1018 D.5116 ] [1018])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1947 83 {*movsi_internal}
     (nil))
(insn 7070 3137 3139 344 (set (reg:SI 1 dx [orig:1019 D.5116 ] [1019])
        (plus:SI (reg:SI 0 ax [orig:1018 D.5116 ] [1018])
            (const_int 1 [0x1]))) nsichneu.c:1947 191 {*leasi}
     (nil))
(insn 3139 7070 3140 344 (set (reg:SI 0 ax [2843])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -696 [0xfffffffffffffd48])) [0 b+0 S4 A32])) nsichneu.c:1947 83 {*movsi_internal}
     (nil))
(insn 3140 3139 3141 344 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1019 D.5116 ] [1019])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2843])) nsichneu.c:1947 83 {*movsi_internal}
     (nil))
(insn 3141 3140 7071 344 (set (reg:SI 0 ax [orig:1020 D.5116 ] [1020])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1948 83 {*movsi_internal}
     (nil))
(insn 7071 3141 3143 344 (set (reg:SI 1 dx [orig:1021 D.5116 ] [1021])
        (plus:SI (reg:SI 0 ax [orig:1020 D.5116 ] [1020])
            (const_int 2 [0x2]))) nsichneu.c:1948 191 {*leasi}
     (nil))
(insn 3143 7071 3144 344 (set (reg:SI 0 ax [2844])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -700 [0xfffffffffffffd44])) [0 c+0 S4 A32])) nsichneu.c:1948 83 {*movsi_internal}
     (nil))
(insn 3144 3143 3145 344 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1021 D.5116 ] [1021])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2844])) nsichneu.c:1948 83 {*movsi_internal}
     (nil))
(insn 3145 3144 3146 344 (set (reg:SI 0 ax [orig:1022 D.5116 ] [1022])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1949 83 {*movsi_internal}
     (nil))
(insn 3146 3145 3147 344 (parallel [
            (set (reg:SI 0 ax [orig:1023 D.5116 ] [1023])
                (plus:SI (reg:SI 0 ax [orig:1022 D.5116 ] [1022])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1949 197 {*addsi_1}
     (nil))
(insn 3147 3146 3148 344 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1023 D.5116 ] [1023])) nsichneu.c:1949 83 {*movsi_internal}
     (nil))
(code_label 3148 3147 3149 345 62 "" [5 uses])
(note 3149 3148 3150 345 [bb 345] NOTE_INSN_BASIC_BLOCK)
(insn 3150 3149 3151 345 (set (reg:SI 0 ax [orig:1024 D.5116 ] [1024])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1957 83 {*movsi_internal}
     (nil))
(insn 3151 3150 3152 345 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1024 D.5116 ] [1024])
            (const_int 4 [0x4]))) nsichneu.c:1957 7 {*cmpsi_1}
     (nil))
(jump_insn 3152 3151 3153 345 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3204)
            (pc))) nsichneu.c:1957 495 {*jcc_1}
     (nil)
 -> 3204)
(note 3153 3152 3154 346 [bb 346] NOTE_INSN_BASIC_BLOCK)
(insn 3154 3153 3155 346 (set (reg:SI 0 ax [orig:1025 D.5116 ] [1025])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1958 83 {*movsi_internal}
     (nil))
(insn 3155 3154 3156 346 (parallel [
            (set (reg:SI 0 ax [orig:1026 D.5116 ] [1026])
                (plus:SI (reg:SI 0 ax [orig:1025 D.5116 ] [1025])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1958 197 {*addsi_1}
     (nil))
(insn 3156 3155 3157 346 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1026 D.5116 ] [1026])
            (const_int 6 [0x6]))) nsichneu.c:1957 7 {*cmpsi_1}
     (nil))
(jump_insn 3157 3156 3158 346 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3204)
            (pc))) nsichneu.c:1957 495 {*jcc_1}
     (nil)
 -> 3204)
(note 3158 3157 3159 347 [bb 347] NOTE_INSN_BASIC_BLOCK)
(insn 3159 3158 3160 347 (set (reg:SI 1 dx [orig:1027 D.5117 ] [1027])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1959 83 {*movsi_internal}
     (nil))
(insn 3160 3159 3161 347 (set (reg:SI 0 ax [orig:1028 D.5117 ] [1028])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1959 83 {*movsi_internal}
     (nil))
(insn 3161 3160 3162 347 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1027 D.5117 ] [1027])
            (reg:SI 0 ax [orig:1028 D.5117 ] [1028]))) nsichneu.c:1958 7 {*cmpsi_1}
     (nil))
(jump_insn 3162 3161 3163 347 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3204)
            (pc))) nsichneu.c:1958 495 {*jcc_1}
     (nil)
 -> 3204)
(note 3163 3162 3164 348 [bb 348] NOTE_INSN_BASIC_BLOCK)
(insn 3164 3163 3165 348 (set (reg:SI 1 dx [orig:1029 D.5117 ] [1029])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1960 83 {*movsi_internal}
     (nil))
(insn 3165 3164 3166 348 (set (reg:SI 0 ax [orig:1030 D.5117 ] [1030])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:1960 83 {*movsi_internal}
     (nil))
(insn 3166 3165 3167 348 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1029 D.5117 ] [1029])
            (reg:SI 0 ax [orig:1030 D.5117 ] [1030]))) nsichneu.c:1959 7 {*cmpsi_1}
     (nil))
(jump_insn 3167 3166 3168 348 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3204)
            (pc))) nsichneu.c:1959 495 {*jcc_1}
     (nil)
 -> 3204)
(note 3168 3167 3169 349 [bb 349] NOTE_INSN_BASIC_BLOCK)
(insn 3169 3168 3170 349 (set (reg:SI 0 ax [2845])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:1966 83 {*movsi_internal}
     (nil))
(insn 3170 3169 3171 349 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -704 [0xfffffffffffffd40])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2845])) nsichneu.c:1966 83 {*movsi_internal}
     (nil))
(insn 3171 3170 3172 349 (set (reg:SI 0 ax [2846])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1967 83 {*movsi_internal}
     (nil))
(insn 3172 3171 3173 349 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -708 [0xfffffffffffffd3c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2846])) nsichneu.c:1967 83 {*movsi_internal}
     (nil))
(insn 3173 3172 3174 349 (set (reg:SI 0 ax [2847])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -708 [0xfffffffffffffd3c])) [0 b+0 S4 A32])) nsichneu.c:1970 83 {*movsi_internal}
     (nil))
(insn 3174 3173 3175 349 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2847])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -704 [0xfffffffffffffd40])) [0 a+0 S4 A32]))) nsichneu.c:1970 7 {*cmpsi_1}
     (nil))
(jump_insn 3175 3174 3176 349 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3204)
            (pc))) nsichneu.c:1970 495 {*jcc_1}
     (nil)
 -> 3204)
(note 3176 3175 3177 350 [bb 350] NOTE_INSN_BASIC_BLOCK)
(insn 3177 3176 3178 350 (set (reg:SI 0 ax [orig:1031 D.5117 ] [1031])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1973 83 {*movsi_internal}
     (nil))
(insn 3178 3177 3179 350 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1031 D.5117 ] [1031])) nsichneu.c:1973 83 {*movsi_internal}
     (nil))
(insn 3179 3178 3180 350 (set (reg:SI 0 ax [orig:1032 D.5116 ] [1032])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1974 83 {*movsi_internal}
     (nil))
(insn 3180 3179 3181 350 (parallel [
            (set (reg:SI 0 ax [orig:1033 D.5116 ] [1033])
                (plus:SI (reg:SI 0 ax [orig:1032 D.5116 ] [1032])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1974 197 {*addsi_1}
     (nil))
(insn 3181 3180 3186 350 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1033 D.5116 ] [1033])) nsichneu.c:1974 83 {*movsi_internal}
     (nil))
(insn 3186 3181 3187 350 (set (reg:SI 1 dx [2852])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -704 [0xfffffffffffffd40])) [0 a+0 S4 A32])) nsichneu.c:1977 83 {*movsi_internal}
     (nil))
(insn 3187 3186 3188 350 (set (reg:SI 0 ax [2853])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -708 [0xfffffffffffffd3c])) [0 b+0 S4 A32])) nsichneu.c:1977 83 {*movsi_internal}
     (nil))
(insn 3188 3187 3189 350 (parallel [
            (set (reg:SI 0 ax [2851])
                (plus:SI (reg:SI 0 ax [2853])
                    (reg:SI 1 dx [2852])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1977 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -704 [0xfffffffffffffd40])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -708 [0xfffffffffffffd3c])) [0 b+0 S4 A32]))
        (nil)))
(insn 3189 3188 3190 350 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2851])) nsichneu.c:1977 83 {*movsi_internal}
     (nil))
(insn 3190 3189 3191 350 (set (reg:SI 0 ax [orig:1034 D.5116 ] [1034])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1980 83 {*movsi_internal}
     (nil))
(insn 3191 3190 3192 350 (set (reg:SI 1 dx [2854])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -704 [0xfffffffffffffd40])) [0 a+0 S4 A32])) nsichneu.c:1980 83 {*movsi_internal}
     (nil))
(insn 3192 3191 3193 350 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1034 D.5116 ] [1034])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2854])) nsichneu.c:1980 83 {*movsi_internal}
     (nil))
(insn 3193 3192 7068 350 (set (reg:SI 0 ax [orig:1035 D.5116 ] [1035])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1981 83 {*movsi_internal}
     (nil))
(insn 7068 3193 3195 350 (set (reg:SI 1 dx [orig:1036 D.5116 ] [1036])
        (plus:SI (reg:SI 0 ax [orig:1035 D.5116 ] [1035])
            (const_int 1 [0x1]))) nsichneu.c:1981 191 {*leasi}
     (nil))
(insn 3195 7068 3196 350 (set (reg:SI 0 ax [2855])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -708 [0xfffffffffffffd3c])) [0 b+0 S4 A32])) nsichneu.c:1981 83 {*movsi_internal}
     (nil))
(insn 3196 3195 3197 350 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1036 D.5116 ] [1036])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2855])) nsichneu.c:1981 83 {*movsi_internal}
     (nil))
(insn 3197 3196 7069 350 (set (reg:SI 0 ax [orig:1037 D.5116 ] [1037])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1982 83 {*movsi_internal}
     (nil))
(insn 7069 3197 3199 350 (set (reg:SI 1 dx [orig:1038 D.5116 ] [1038])
        (plus:SI (reg:SI 0 ax [orig:1037 D.5116 ] [1037])
            (const_int 2 [0x2]))) nsichneu.c:1982 191 {*leasi}
     (nil))
(insn 3199 7069 3200 350 (set (reg:SI 0 ax [2856])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -712 [0xfffffffffffffd38])) [0 c+0 S4 A32])) nsichneu.c:1982 83 {*movsi_internal}
     (nil))
(insn 3200 3199 3201 350 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1038 D.5116 ] [1038])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2856])) nsichneu.c:1982 83 {*movsi_internal}
     (nil))
(insn 3201 3200 3202 350 (set (reg:SI 0 ax [orig:1039 D.5116 ] [1039])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1983 83 {*movsi_internal}
     (nil))
(insn 3202 3201 3203 350 (parallel [
            (set (reg:SI 0 ax [orig:1040 D.5116 ] [1040])
                (plus:SI (reg:SI 0 ax [orig:1039 D.5116 ] [1039])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1983 197 {*addsi_1}
     (nil))
(insn 3203 3202 3204 350 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1040 D.5116 ] [1040])) nsichneu.c:1983 83 {*movsi_internal}
     (nil))
(code_label 3204 3203 3205 351 63 "" [5 uses])
(note 3205 3204 3206 351 [bb 351] NOTE_INSN_BASIC_BLOCK)
(insn 3206 3205 3207 351 (set (reg:SI 0 ax [orig:1041 D.5116 ] [1041])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:1991 83 {*movsi_internal}
     (nil))
(insn 3207 3206 3208 351 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1041 D.5116 ] [1041])
            (const_int 4 [0x4]))) nsichneu.c:1991 7 {*cmpsi_1}
     (nil))
(jump_insn 3208 3207 3209 351 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3258)
            (pc))) nsichneu.c:1991 495 {*jcc_1}
     (nil)
 -> 3258)
(note 3209 3208 3210 352 [bb 352] NOTE_INSN_BASIC_BLOCK)
(insn 3210 3209 3211 352 (set (reg:SI 0 ax [orig:1042 D.5116 ] [1042])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:1992 83 {*movsi_internal}
     (nil))
(insn 3211 3210 3212 352 (parallel [
            (set (reg:SI 0 ax [orig:1043 D.5116 ] [1043])
                (plus:SI (reg:SI 0 ax [orig:1042 D.5116 ] [1042])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:1992 197 {*addsi_1}
     (nil))
(insn 3212 3211 3213 352 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1043 D.5116 ] [1043])
            (const_int 6 [0x6]))) nsichneu.c:1991 7 {*cmpsi_1}
     (nil))
(jump_insn 3213 3212 3214 352 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3258)
            (pc))) nsichneu.c:1991 495 {*jcc_1}
     (nil)
 -> 3258)
(note 3214 3213 3215 353 [bb 353] NOTE_INSN_BASIC_BLOCK)
(insn 3215 3214 3216 353 (set (reg:SI 1 dx [orig:1044 D.5117 ] [1044])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1993 83 {*movsi_internal}
     (nil))
(insn 3216 3215 3217 353 (set (reg:SI 0 ax [orig:1045 D.5117 ] [1045])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:1993 83 {*movsi_internal}
     (nil))
(insn 3217 3216 3218 353 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1044 D.5117 ] [1044])
            (reg:SI 0 ax [orig:1045 D.5117 ] [1045]))) nsichneu.c:1992 7 {*cmpsi_1}
     (nil))
(jump_insn 3218 3217 3219 353 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3258)
            (pc))) nsichneu.c:1992 495 {*jcc_1}
     (nil)
 -> 3258)
(note 3219 3218 3220 354 [bb 354] NOTE_INSN_BASIC_BLOCK)
(insn 3220 3219 3221 354 (set (reg:SI 1 dx [orig:1046 D.5117 ] [1046])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:1994 83 {*movsi_internal}
     (nil))
(insn 3221 3220 3222 354 (set (reg:SI 0 ax [orig:1047 D.5117 ] [1047])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:1994 83 {*movsi_internal}
     (nil))
(insn 3222 3221 3223 354 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1046 D.5117 ] [1046])
            (reg:SI 0 ax [orig:1047 D.5117 ] [1047]))) nsichneu.c:1993 7 {*cmpsi_1}
     (nil))
(jump_insn 3223 3222 3224 354 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3258)
            (pc))) nsichneu.c:1993 495 {*jcc_1}
     (nil)
 -> 3258)
(note 3224 3223 3225 355 [bb 355] NOTE_INSN_BASIC_BLOCK)
(insn 3225 3224 3226 355 (set (reg:SI 0 ax [2857])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2000 83 {*movsi_internal}
     (nil))
(insn 3226 3225 3227 355 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2857])) nsichneu.c:2000 83 {*movsi_internal}
     (nil))
(insn 3227 3226 3228 355 (set (reg:SI 0 ax [2858])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2001 83 {*movsi_internal}
     (nil))
(insn 3228 3227 3229 355 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2858])) nsichneu.c:2001 83 {*movsi_internal}
     (nil))
(insn 3229 3228 3230 355 (set (reg:SI 0 ax [2859])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [0 b+0 S4 A32])) nsichneu.c:2004 83 {*movsi_internal}
     (nil))
(insn 3230 3229 3231 355 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2859])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -716 [0xfffffffffffffd34])) [0 a+0 S4 A32]))) nsichneu.c:2004 7 {*cmpsi_1}
     (nil))
(jump_insn 3231 3230 3232 355 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3258)
            (pc))) nsichneu.c:2004 495 {*jcc_1}
     (nil)
 -> 3258)
(note 3232 3231 3233 356 [bb 356] NOTE_INSN_BASIC_BLOCK)
(insn 3233 3232 3234 356 (set (reg:SI 0 ax [orig:1048 D.5116 ] [1048])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2007 83 {*movsi_internal}
     (nil))
(insn 3234 3233 3235 356 (parallel [
            (set (reg:SI 0 ax [orig:1049 D.5116 ] [1049])
                (plus:SI (reg:SI 0 ax [orig:1048 D.5116 ] [1048])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2007 197 {*addsi_1}
     (nil))
(insn 3235 3234 3240 356 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1049 D.5116 ] [1049])) nsichneu.c:2007 83 {*movsi_internal}
     (nil))
(insn 3240 3235 3241 356 (set (reg:SI 1 dx [2864])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [0 a+0 S4 A32])) nsichneu.c:2010 83 {*movsi_internal}
     (nil))
(insn 3241 3240 3242 356 (set (reg:SI 0 ax [2865])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [0 b+0 S4 A32])) nsichneu.c:2010 83 {*movsi_internal}
     (nil))
(insn 3242 3241 3243 356 (parallel [
            (set (reg:SI 0 ax [2863])
                (plus:SI (reg:SI 0 ax [2865])
                    (reg:SI 1 dx [2864])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2010 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -716 [0xfffffffffffffd34])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -720 [0xfffffffffffffd30])) [0 b+0 S4 A32]))
        (nil)))
(insn 3243 3242 3244 356 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -724 [0xfffffffffffffd2c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2863])) nsichneu.c:2010 83 {*movsi_internal}
     (nil))
(insn 3244 3243 3245 356 (set (reg:SI 0 ax [orig:1050 D.5116 ] [1050])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2013 83 {*movsi_internal}
     (nil))
(insn 3245 3244 3246 356 (set (reg:SI 1 dx [2866])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -716 [0xfffffffffffffd34])) [0 a+0 S4 A32])) nsichneu.c:2013 83 {*movsi_internal}
     (nil))
(insn 3246 3245 3247 356 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1050 D.5116 ] [1050])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2866])) nsichneu.c:2013 83 {*movsi_internal}
     (nil))
(insn 3247 3246 7066 356 (set (reg:SI 0 ax [orig:1051 D.5116 ] [1051])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2014 83 {*movsi_internal}
     (nil))
(insn 7066 3247 3249 356 (set (reg:SI 1 dx [orig:1052 D.5116 ] [1052])
        (plus:SI (reg:SI 0 ax [orig:1051 D.5116 ] [1051])
            (const_int 1 [0x1]))) nsichneu.c:2014 191 {*leasi}
     (nil))
(insn 3249 7066 3250 356 (set (reg:SI 0 ax [2867])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -720 [0xfffffffffffffd30])) [0 b+0 S4 A32])) nsichneu.c:2014 83 {*movsi_internal}
     (nil))
(insn 3250 3249 3251 356 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1052 D.5116 ] [1052])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2867])) nsichneu.c:2014 83 {*movsi_internal}
     (nil))
(insn 3251 3250 7067 356 (set (reg:SI 0 ax [orig:1053 D.5116 ] [1053])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2015 83 {*movsi_internal}
     (nil))
(insn 7067 3251 3253 356 (set (reg:SI 1 dx [orig:1054 D.5116 ] [1054])
        (plus:SI (reg:SI 0 ax [orig:1053 D.5116 ] [1053])
            (const_int 2 [0x2]))) nsichneu.c:2015 191 {*leasi}
     (nil))
(insn 3253 7067 3254 356 (set (reg:SI 0 ax [2868])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -724 [0xfffffffffffffd2c])) [0 c+0 S4 A32])) nsichneu.c:2015 83 {*movsi_internal}
     (nil))
(insn 3254 3253 3255 356 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1054 D.5116 ] [1054])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2868])) nsichneu.c:2015 83 {*movsi_internal}
     (nil))
(insn 3255 3254 3256 356 (set (reg:SI 0 ax [orig:1055 D.5116 ] [1055])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2016 83 {*movsi_internal}
     (nil))
(insn 3256 3255 3257 356 (parallel [
            (set (reg:SI 0 ax [orig:1056 D.5116 ] [1056])
                (plus:SI (reg:SI 0 ax [orig:1055 D.5116 ] [1055])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2016 197 {*addsi_1}
     (nil))
(insn 3257 3256 3258 356 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1056 D.5116 ] [1056])) nsichneu.c:2016 83 {*movsi_internal}
     (nil))
(code_label 3258 3257 3259 357 64 "" [5 uses])
(note 3259 3258 3260 357 [bb 357] NOTE_INSN_BASIC_BLOCK)
(insn 3260 3259 3261 357 (set (reg:SI 0 ax [orig:1057 D.5116 ] [1057])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2024 83 {*movsi_internal}
     (nil))
(insn 3261 3260 3262 357 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1057 D.5116 ] [1057])
            (const_int 4 [0x4]))) nsichneu.c:2024 7 {*cmpsi_1}
     (nil))
(jump_insn 3262 3261 3263 357 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3314)
            (pc))) nsichneu.c:2024 495 {*jcc_1}
     (nil)
 -> 3314)
(note 3263 3262 3264 358 [bb 358] NOTE_INSN_BASIC_BLOCK)
(insn 3264 3263 3265 358 (set (reg:SI 0 ax [orig:1058 D.5116 ] [1058])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2025 83 {*movsi_internal}
     (nil))
(insn 3265 3264 3266 358 (parallel [
            (set (reg:SI 0 ax [orig:1059 D.5116 ] [1059])
                (plus:SI (reg:SI 0 ax [orig:1058 D.5116 ] [1058])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2025 197 {*addsi_1}
     (nil))
(insn 3266 3265 3267 358 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1059 D.5116 ] [1059])
            (const_int 6 [0x6]))) nsichneu.c:2024 7 {*cmpsi_1}
     (nil))
(jump_insn 3267 3266 3268 358 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3314)
            (pc))) nsichneu.c:2024 495 {*jcc_1}
     (nil)
 -> 3314)
(note 3268 3267 3269 359 [bb 359] NOTE_INSN_BASIC_BLOCK)
(insn 3269 3268 3270 359 (set (reg:SI 1 dx [orig:1060 D.5117 ] [1060])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2026 83 {*movsi_internal}
     (nil))
(insn 3270 3269 3271 359 (set (reg:SI 0 ax [orig:1061 D.5117 ] [1061])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2026 83 {*movsi_internal}
     (nil))
(insn 3271 3270 3272 359 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1060 D.5117 ] [1060])
            (reg:SI 0 ax [orig:1061 D.5117 ] [1061]))) nsichneu.c:2025 7 {*cmpsi_1}
     (nil))
(jump_insn 3272 3271 3273 359 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3314)
            (pc))) nsichneu.c:2025 495 {*jcc_1}
     (nil)
 -> 3314)
(note 3273 3272 3274 360 [bb 360] NOTE_INSN_BASIC_BLOCK)
(insn 3274 3273 3275 360 (set (reg:SI 1 dx [orig:1062 D.5117 ] [1062])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2027 83 {*movsi_internal}
     (nil))
(insn 3275 3274 3276 360 (set (reg:SI 0 ax [orig:1063 D.5117 ] [1063])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2027 83 {*movsi_internal}
     (nil))
(insn 3276 3275 3277 360 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1062 D.5117 ] [1062])
            (reg:SI 0 ax [orig:1063 D.5117 ] [1063]))) nsichneu.c:2026 7 {*cmpsi_1}
     (nil))
(jump_insn 3277 3276 3278 360 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3314)
            (pc))) nsichneu.c:2026 495 {*jcc_1}
     (nil)
 -> 3314)
(note 3278 3277 3279 361 [bb 361] NOTE_INSN_BASIC_BLOCK)
(insn 3279 3278 3280 361 (set (reg:SI 0 ax [2869])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2033 83 {*movsi_internal}
     (nil))
(insn 3280 3279 3281 361 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2869])) nsichneu.c:2033 83 {*movsi_internal}
     (nil))
(insn 3281 3280 3282 361 (set (reg:SI 0 ax [2870])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2034 83 {*movsi_internal}
     (nil))
(insn 3282 3281 3283 361 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -732 [0xfffffffffffffd24])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2870])) nsichneu.c:2034 83 {*movsi_internal}
     (nil))
(insn 3283 3282 3284 361 (set (reg:SI 0 ax [2871])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -732 [0xfffffffffffffd24])) [0 b+0 S4 A32])) nsichneu.c:2037 83 {*movsi_internal}
     (nil))
(insn 3284 3283 3285 361 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2871])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -728 [0xfffffffffffffd28])) [0 a+0 S4 A32]))) nsichneu.c:2037 7 {*cmpsi_1}
     (nil))
(jump_insn 3285 3284 3286 361 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3314)
            (pc))) nsichneu.c:2037 495 {*jcc_1}
     (nil)
 -> 3314)
(note 3286 3285 3287 362 [bb 362] NOTE_INSN_BASIC_BLOCK)
(insn 3287 3286 3288 362 (set (reg:SI 0 ax [orig:1064 D.5117 ] [1064])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2040 83 {*movsi_internal}
     (nil))
(insn 3288 3287 3289 362 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1064 D.5117 ] [1064])) nsichneu.c:2040 83 {*movsi_internal}
     (nil))
(insn 3289 3288 3290 362 (set (reg:SI 0 ax [orig:1065 D.5116 ] [1065])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2041 83 {*movsi_internal}
     (nil))
(insn 3290 3289 3291 362 (parallel [
            (set (reg:SI 0 ax [orig:1066 D.5116 ] [1066])
                (plus:SI (reg:SI 0 ax [orig:1065 D.5116 ] [1065])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2041 197 {*addsi_1}
     (nil))
(insn 3291 3290 3296 362 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1066 D.5116 ] [1066])) nsichneu.c:2041 83 {*movsi_internal}
     (nil))
(insn 3296 3291 3297 362 (set (reg:SI 1 dx [2876])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [0 a+0 S4 A32])) nsichneu.c:2044 83 {*movsi_internal}
     (nil))
(insn 3297 3296 3298 362 (set (reg:SI 0 ax [2877])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -732 [0xfffffffffffffd24])) [0 b+0 S4 A32])) nsichneu.c:2044 83 {*movsi_internal}
     (nil))
(insn 3298 3297 3299 362 (parallel [
            (set (reg:SI 0 ax [2875])
                (plus:SI (reg:SI 0 ax [2877])
                    (reg:SI 1 dx [2876])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2044 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -728 [0xfffffffffffffd28])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -732 [0xfffffffffffffd24])) [0 b+0 S4 A32]))
        (nil)))
(insn 3299 3298 3300 362 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2875])) nsichneu.c:2044 83 {*movsi_internal}
     (nil))
(insn 3300 3299 3301 362 (set (reg:SI 0 ax [orig:1067 D.5116 ] [1067])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2047 83 {*movsi_internal}
     (nil))
(insn 3301 3300 3302 362 (set (reg:SI 1 dx [2878])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -728 [0xfffffffffffffd28])) [0 a+0 S4 A32])) nsichneu.c:2047 83 {*movsi_internal}
     (nil))
(insn 3302 3301 3303 362 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1067 D.5116 ] [1067])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2878])) nsichneu.c:2047 83 {*movsi_internal}
     (nil))
(insn 3303 3302 7064 362 (set (reg:SI 0 ax [orig:1068 D.5116 ] [1068])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2048 83 {*movsi_internal}
     (nil))
(insn 7064 3303 3305 362 (set (reg:SI 1 dx [orig:1069 D.5116 ] [1069])
        (plus:SI (reg:SI 0 ax [orig:1068 D.5116 ] [1068])
            (const_int 1 [0x1]))) nsichneu.c:2048 191 {*leasi}
     (nil))
(insn 3305 7064 3306 362 (set (reg:SI 0 ax [2879])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -732 [0xfffffffffffffd24])) [0 b+0 S4 A32])) nsichneu.c:2048 83 {*movsi_internal}
     (nil))
(insn 3306 3305 3307 362 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1069 D.5116 ] [1069])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2879])) nsichneu.c:2048 83 {*movsi_internal}
     (nil))
(insn 3307 3306 7065 362 (set (reg:SI 0 ax [orig:1070 D.5116 ] [1070])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2049 83 {*movsi_internal}
     (nil))
(insn 7065 3307 3309 362 (set (reg:SI 1 dx [orig:1071 D.5116 ] [1071])
        (plus:SI (reg:SI 0 ax [orig:1070 D.5116 ] [1070])
            (const_int 2 [0x2]))) nsichneu.c:2049 191 {*leasi}
     (nil))
(insn 3309 7065 3310 362 (set (reg:SI 0 ax [2880])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -736 [0xfffffffffffffd20])) [0 c+0 S4 A32])) nsichneu.c:2049 83 {*movsi_internal}
     (nil))
(insn 3310 3309 3311 362 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1071 D.5116 ] [1071])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2880])) nsichneu.c:2049 83 {*movsi_internal}
     (nil))
(insn 3311 3310 3312 362 (set (reg:SI 0 ax [orig:1072 D.5116 ] [1072])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2050 83 {*movsi_internal}
     (nil))
(insn 3312 3311 3313 362 (parallel [
            (set (reg:SI 0 ax [orig:1073 D.5116 ] [1073])
                (plus:SI (reg:SI 0 ax [orig:1072 D.5116 ] [1072])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2050 197 {*addsi_1}
     (nil))
(insn 3313 3312 3314 362 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1073 D.5116 ] [1073])) nsichneu.c:2050 83 {*movsi_internal}
     (nil))
(code_label 3314 3313 3315 363 65 "" [5 uses])
(note 3315 3314 3316 363 [bb 363] NOTE_INSN_BASIC_BLOCK)
(insn 3316 3315 3317 363 (set (reg:SI 0 ax [orig:1074 D.5116 ] [1074])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2058 83 {*movsi_internal}
     (nil))
(insn 3317 3316 3318 363 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1074 D.5116 ] [1074])
            (const_int 4 [0x4]))) nsichneu.c:2058 7 {*cmpsi_1}
     (nil))
(jump_insn 3318 3317 3319 363 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3370)
            (pc))) nsichneu.c:2058 495 {*jcc_1}
     (nil)
 -> 3370)
(note 3319 3318 3320 364 [bb 364] NOTE_INSN_BASIC_BLOCK)
(insn 3320 3319 3321 364 (set (reg:SI 0 ax [orig:1075 D.5116 ] [1075])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2059 83 {*movsi_internal}
     (nil))
(insn 3321 3320 3322 364 (parallel [
            (set (reg:SI 0 ax [orig:1076 D.5116 ] [1076])
                (plus:SI (reg:SI 0 ax [orig:1075 D.5116 ] [1075])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2059 197 {*addsi_1}
     (nil))
(insn 3322 3321 3323 364 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1076 D.5116 ] [1076])
            (const_int 6 [0x6]))) nsichneu.c:2058 7 {*cmpsi_1}
     (nil))
(jump_insn 3323 3322 3324 364 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3370)
            (pc))) nsichneu.c:2058 495 {*jcc_1}
     (nil)
 -> 3370)
(note 3324 3323 3325 365 [bb 365] NOTE_INSN_BASIC_BLOCK)
(insn 3325 3324 3326 365 (set (reg:SI 1 dx [orig:1077 D.5117 ] [1077])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2060 83 {*movsi_internal}
     (nil))
(insn 3326 3325 3327 365 (set (reg:SI 0 ax [orig:1078 D.5117 ] [1078])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2060 83 {*movsi_internal}
     (nil))
(insn 3327 3326 3328 365 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1077 D.5117 ] [1077])
            (reg:SI 0 ax [orig:1078 D.5117 ] [1078]))) nsichneu.c:2059 7 {*cmpsi_1}
     (nil))
(jump_insn 3328 3327 3329 365 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3370)
            (pc))) nsichneu.c:2059 495 {*jcc_1}
     (nil)
 -> 3370)
(note 3329 3328 3330 366 [bb 366] NOTE_INSN_BASIC_BLOCK)
(insn 3330 3329 3331 366 (set (reg:SI 1 dx [orig:1079 D.5117 ] [1079])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2061 83 {*movsi_internal}
     (nil))
(insn 3331 3330 3332 366 (set (reg:SI 0 ax [orig:1080 D.5117 ] [1080])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2061 83 {*movsi_internal}
     (nil))
(insn 3332 3331 3333 366 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1079 D.5117 ] [1079])
            (reg:SI 0 ax [orig:1080 D.5117 ] [1080]))) nsichneu.c:2060 7 {*cmpsi_1}
     (nil))
(jump_insn 3333 3332 3334 366 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3370)
            (pc))) nsichneu.c:2060 495 {*jcc_1}
     (nil)
 -> 3370)
(note 3334 3333 3335 367 [bb 367] NOTE_INSN_BASIC_BLOCK)
(insn 3335 3334 3336 367 (set (reg:SI 0 ax [2881])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2067 83 {*movsi_internal}
     (nil))
(insn 3336 3335 3337 367 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -740 [0xfffffffffffffd1c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2881])) nsichneu.c:2067 83 {*movsi_internal}
     (nil))
(insn 3337 3336 3338 367 (set (reg:SI 0 ax [2882])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2068 83 {*movsi_internal}
     (nil))
(insn 3338 3337 3339 367 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -744 [0xfffffffffffffd18])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2882])) nsichneu.c:2068 83 {*movsi_internal}
     (nil))
(insn 3339 3338 3340 367 (set (reg:SI 0 ax [2883])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -744 [0xfffffffffffffd18])) [0 b+0 S4 A32])) nsichneu.c:2071 83 {*movsi_internal}
     (nil))
(insn 3340 3339 3341 367 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2883])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -740 [0xfffffffffffffd1c])) [0 a+0 S4 A32]))) nsichneu.c:2071 7 {*cmpsi_1}
     (nil))
(jump_insn 3341 3340 3342 367 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3370)
            (pc))) nsichneu.c:2071 495 {*jcc_1}
     (nil)
 -> 3370)
(note 3342 3341 3343 368 [bb 368] NOTE_INSN_BASIC_BLOCK)
(insn 3343 3342 3344 368 (set (reg:SI 0 ax [orig:1081 D.5117 ] [1081])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2074 83 {*movsi_internal}
     (nil))
(insn 3344 3343 3345 368 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1081 D.5117 ] [1081])) nsichneu.c:2074 83 {*movsi_internal}
     (nil))
(insn 3345 3344 3346 368 (set (reg:SI 0 ax [orig:1082 D.5116 ] [1082])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2075 83 {*movsi_internal}
     (nil))
(insn 3346 3345 3347 368 (parallel [
            (set (reg:SI 0 ax [orig:1083 D.5116 ] [1083])
                (plus:SI (reg:SI 0 ax [orig:1082 D.5116 ] [1082])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2075 197 {*addsi_1}
     (nil))
(insn 3347 3346 3352 368 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1083 D.5116 ] [1083])) nsichneu.c:2075 83 {*movsi_internal}
     (nil))
(insn 3352 3347 3353 368 (set (reg:SI 1 dx [2888])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -740 [0xfffffffffffffd1c])) [0 a+0 S4 A32])) nsichneu.c:2078 83 {*movsi_internal}
     (nil))
(insn 3353 3352 3354 368 (set (reg:SI 0 ax [2889])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -744 [0xfffffffffffffd18])) [0 b+0 S4 A32])) nsichneu.c:2078 83 {*movsi_internal}
     (nil))
(insn 3354 3353 3355 368 (parallel [
            (set (reg:SI 0 ax [2887])
                (plus:SI (reg:SI 0 ax [2889])
                    (reg:SI 1 dx [2888])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2078 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -740 [0xfffffffffffffd1c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -744 [0xfffffffffffffd18])) [0 b+0 S4 A32]))
        (nil)))
(insn 3355 3354 3356 368 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -748 [0xfffffffffffffd14])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2887])) nsichneu.c:2078 83 {*movsi_internal}
     (nil))
(insn 3356 3355 3357 368 (set (reg:SI 0 ax [orig:1084 D.5116 ] [1084])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2081 83 {*movsi_internal}
     (nil))
(insn 3357 3356 3358 368 (set (reg:SI 1 dx [2890])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -740 [0xfffffffffffffd1c])) [0 a+0 S4 A32])) nsichneu.c:2081 83 {*movsi_internal}
     (nil))
(insn 3358 3357 3359 368 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1084 D.5116 ] [1084])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2890])) nsichneu.c:2081 83 {*movsi_internal}
     (nil))
(insn 3359 3358 7062 368 (set (reg:SI 0 ax [orig:1085 D.5116 ] [1085])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2082 83 {*movsi_internal}
     (nil))
(insn 7062 3359 3361 368 (set (reg:SI 1 dx [orig:1086 D.5116 ] [1086])
        (plus:SI (reg:SI 0 ax [orig:1085 D.5116 ] [1085])
            (const_int 1 [0x1]))) nsichneu.c:2082 191 {*leasi}
     (nil))
(insn 3361 7062 3362 368 (set (reg:SI 0 ax [2891])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -744 [0xfffffffffffffd18])) [0 b+0 S4 A32])) nsichneu.c:2082 83 {*movsi_internal}
     (nil))
(insn 3362 3361 3363 368 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1086 D.5116 ] [1086])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2891])) nsichneu.c:2082 83 {*movsi_internal}
     (nil))
(insn 3363 3362 7063 368 (set (reg:SI 0 ax [orig:1087 D.5116 ] [1087])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2083 83 {*movsi_internal}
     (nil))
(insn 7063 3363 3365 368 (set (reg:SI 1 dx [orig:1088 D.5116 ] [1088])
        (plus:SI (reg:SI 0 ax [orig:1087 D.5116 ] [1087])
            (const_int 2 [0x2]))) nsichneu.c:2083 191 {*leasi}
     (nil))
(insn 3365 7063 3366 368 (set (reg:SI 0 ax [2892])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -748 [0xfffffffffffffd14])) [0 c+0 S4 A32])) nsichneu.c:2083 83 {*movsi_internal}
     (nil))
(insn 3366 3365 3367 368 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1088 D.5116 ] [1088])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2892])) nsichneu.c:2083 83 {*movsi_internal}
     (nil))
(insn 3367 3366 3368 368 (set (reg:SI 0 ax [orig:1089 D.5116 ] [1089])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2084 83 {*movsi_internal}
     (nil))
(insn 3368 3367 3369 368 (parallel [
            (set (reg:SI 0 ax [orig:1090 D.5116 ] [1090])
                (plus:SI (reg:SI 0 ax [orig:1089 D.5116 ] [1089])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2084 197 {*addsi_1}
     (nil))
(insn 3369 3368 3370 368 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1090 D.5116 ] [1090])) nsichneu.c:2084 83 {*movsi_internal}
     (nil))
(code_label 3370 3369 3371 369 66 "" [5 uses])
(note 3371 3370 3372 369 [bb 369] NOTE_INSN_BASIC_BLOCK)
(insn 3372 3371 3373 369 (set (reg:SI 0 ax [orig:1091 D.5116 ] [1091])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2092 83 {*movsi_internal}
     (nil))
(insn 3373 3372 3374 369 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1091 D.5116 ] [1091])
            (const_int 4 [0x4]))) nsichneu.c:2092 7 {*cmpsi_1}
     (nil))
(jump_insn 3374 3373 3375 369 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3426)
            (pc))) nsichneu.c:2092 495 {*jcc_1}
     (nil)
 -> 3426)
(note 3375 3374 3376 370 [bb 370] NOTE_INSN_BASIC_BLOCK)
(insn 3376 3375 3377 370 (set (reg:SI 0 ax [orig:1092 D.5116 ] [1092])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2093 83 {*movsi_internal}
     (nil))
(insn 3377 3376 3378 370 (parallel [
            (set (reg:SI 0 ax [orig:1093 D.5116 ] [1093])
                (plus:SI (reg:SI 0 ax [orig:1092 D.5116 ] [1092])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2093 197 {*addsi_1}
     (nil))
(insn 3378 3377 3379 370 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1093 D.5116 ] [1093])
            (const_int 6 [0x6]))) nsichneu.c:2092 7 {*cmpsi_1}
     (nil))
(jump_insn 3379 3378 3380 370 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3426)
            (pc))) nsichneu.c:2092 495 {*jcc_1}
     (nil)
 -> 3426)
(note 3380 3379 3381 371 [bb 371] NOTE_INSN_BASIC_BLOCK)
(insn 3381 3380 3382 371 (set (reg:SI 1 dx [orig:1094 D.5117 ] [1094])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2094 83 {*movsi_internal}
     (nil))
(insn 3382 3381 3383 371 (set (reg:SI 0 ax [orig:1095 D.5117 ] [1095])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2094 83 {*movsi_internal}
     (nil))
(insn 3383 3382 3384 371 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1094 D.5117 ] [1094])
            (reg:SI 0 ax [orig:1095 D.5117 ] [1095]))) nsichneu.c:2093 7 {*cmpsi_1}
     (nil))
(jump_insn 3384 3383 3385 371 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3426)
            (pc))) nsichneu.c:2093 495 {*jcc_1}
     (nil)
 -> 3426)
(note 3385 3384 3386 372 [bb 372] NOTE_INSN_BASIC_BLOCK)
(insn 3386 3385 3387 372 (set (reg:SI 1 dx [orig:1096 D.5117 ] [1096])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2095 83 {*movsi_internal}
     (nil))
(insn 3387 3386 3388 372 (set (reg:SI 0 ax [orig:1097 D.5117 ] [1097])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2095 83 {*movsi_internal}
     (nil))
(insn 3388 3387 3389 372 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1096 D.5117 ] [1096])
            (reg:SI 0 ax [orig:1097 D.5117 ] [1097]))) nsichneu.c:2094 7 {*cmpsi_1}
     (nil))
(jump_insn 3389 3388 3390 372 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3426)
            (pc))) nsichneu.c:2094 495 {*jcc_1}
     (nil)
 -> 3426)
(note 3390 3389 3391 373 [bb 373] NOTE_INSN_BASIC_BLOCK)
(insn 3391 3390 3392 373 (set (reg:SI 0 ax [2893])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2101 83 {*movsi_internal}
     (nil))
(insn 3392 3391 3393 373 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2893])) nsichneu.c:2101 83 {*movsi_internal}
     (nil))
(insn 3393 3392 3394 373 (set (reg:SI 0 ax [2894])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2102 83 {*movsi_internal}
     (nil))
(insn 3394 3393 3395 373 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -756 [0xfffffffffffffd0c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2894])) nsichneu.c:2102 83 {*movsi_internal}
     (nil))
(insn 3395 3394 3396 373 (set (reg:SI 0 ax [2895])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -756 [0xfffffffffffffd0c])) [0 b+0 S4 A32])) nsichneu.c:2105 83 {*movsi_internal}
     (nil))
(insn 3396 3395 3397 373 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2895])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -752 [0xfffffffffffffd10])) [0 a+0 S4 A32]))) nsichneu.c:2105 7 {*cmpsi_1}
     (nil))
(jump_insn 3397 3396 3398 373 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3426)
            (pc))) nsichneu.c:2105 495 {*jcc_1}
     (nil)
 -> 3426)
(note 3398 3397 3399 374 [bb 374] NOTE_INSN_BASIC_BLOCK)
(insn 3399 3398 3400 374 (set (reg:SI 0 ax [orig:1098 D.5117 ] [1098])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2108 83 {*movsi_internal}
     (nil))
(insn 3400 3399 3401 374 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1098 D.5117 ] [1098])) nsichneu.c:2108 83 {*movsi_internal}
     (nil))
(insn 3401 3400 3402 374 (set (reg:SI 0 ax [orig:1099 D.5116 ] [1099])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2109 83 {*movsi_internal}
     (nil))
(insn 3402 3401 3403 374 (parallel [
            (set (reg:SI 0 ax [orig:1100 D.5116 ] [1100])
                (plus:SI (reg:SI 0 ax [orig:1099 D.5116 ] [1099])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2109 197 {*addsi_1}
     (nil))
(insn 3403 3402 3408 374 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1100 D.5116 ] [1100])) nsichneu.c:2109 83 {*movsi_internal}
     (nil))
(insn 3408 3403 3409 374 (set (reg:SI 1 dx [2900])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [0 a+0 S4 A32])) nsichneu.c:2112 83 {*movsi_internal}
     (nil))
(insn 3409 3408 3410 374 (set (reg:SI 0 ax [2901])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -756 [0xfffffffffffffd0c])) [0 b+0 S4 A32])) nsichneu.c:2112 83 {*movsi_internal}
     (nil))
(insn 3410 3409 3411 374 (parallel [
            (set (reg:SI 0 ax [2899])
                (plus:SI (reg:SI 0 ax [2901])
                    (reg:SI 1 dx [2900])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2112 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -752 [0xfffffffffffffd10])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -756 [0xfffffffffffffd0c])) [0 b+0 S4 A32]))
        (nil)))
(insn 3411 3410 3412 374 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2899])) nsichneu.c:2112 83 {*movsi_internal}
     (nil))
(insn 3412 3411 3413 374 (set (reg:SI 0 ax [orig:1101 D.5116 ] [1101])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2115 83 {*movsi_internal}
     (nil))
(insn 3413 3412 3414 374 (set (reg:SI 1 dx [2902])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -752 [0xfffffffffffffd10])) [0 a+0 S4 A32])) nsichneu.c:2115 83 {*movsi_internal}
     (nil))
(insn 3414 3413 3415 374 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1101 D.5116 ] [1101])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2902])) nsichneu.c:2115 83 {*movsi_internal}
     (nil))
(insn 3415 3414 7060 374 (set (reg:SI 0 ax [orig:1102 D.5116 ] [1102])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2116 83 {*movsi_internal}
     (nil))
(insn 7060 3415 3417 374 (set (reg:SI 1 dx [orig:1103 D.5116 ] [1103])
        (plus:SI (reg:SI 0 ax [orig:1102 D.5116 ] [1102])
            (const_int 1 [0x1]))) nsichneu.c:2116 191 {*leasi}
     (nil))
(insn 3417 7060 3418 374 (set (reg:SI 0 ax [2903])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -756 [0xfffffffffffffd0c])) [0 b+0 S4 A32])) nsichneu.c:2116 83 {*movsi_internal}
     (nil))
(insn 3418 3417 3419 374 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1103 D.5116 ] [1103])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2903])) nsichneu.c:2116 83 {*movsi_internal}
     (nil))
(insn 3419 3418 7061 374 (set (reg:SI 0 ax [orig:1104 D.5116 ] [1104])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2117 83 {*movsi_internal}
     (nil))
(insn 7061 3419 3421 374 (set (reg:SI 1 dx [orig:1105 D.5116 ] [1105])
        (plus:SI (reg:SI 0 ax [orig:1104 D.5116 ] [1104])
            (const_int 2 [0x2]))) nsichneu.c:2117 191 {*leasi}
     (nil))
(insn 3421 7061 3422 374 (set (reg:SI 0 ax [2904])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -760 [0xfffffffffffffd08])) [0 c+0 S4 A32])) nsichneu.c:2117 83 {*movsi_internal}
     (nil))
(insn 3422 3421 3423 374 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1105 D.5116 ] [1105])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2904])) nsichneu.c:2117 83 {*movsi_internal}
     (nil))
(insn 3423 3422 3424 374 (set (reg:SI 0 ax [orig:1106 D.5116 ] [1106])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2118 83 {*movsi_internal}
     (nil))
(insn 3424 3423 3425 374 (parallel [
            (set (reg:SI 0 ax [orig:1107 D.5116 ] [1107])
                (plus:SI (reg:SI 0 ax [orig:1106 D.5116 ] [1106])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2118 197 {*addsi_1}
     (nil))
(insn 3425 3424 3426 374 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1107 D.5116 ] [1107])) nsichneu.c:2118 83 {*movsi_internal}
     (nil))
(code_label 3426 3425 3427 375 67 "" [5 uses])
(note 3427 3426 3428 375 [bb 375] NOTE_INSN_BASIC_BLOCK)
(insn 3428 3427 3429 375 (set (reg:SI 0 ax [orig:1108 D.5116 ] [1108])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2126 83 {*movsi_internal}
     (nil))
(insn 3429 3428 3430 375 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1108 D.5116 ] [1108])
            (const_int 4 [0x4]))) nsichneu.c:2126 7 {*cmpsi_1}
     (nil))
(jump_insn 3430 3429 3431 375 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3480)
            (pc))) nsichneu.c:2126 495 {*jcc_1}
     (nil)
 -> 3480)
(note 3431 3430 3432 376 [bb 376] NOTE_INSN_BASIC_BLOCK)
(insn 3432 3431 3433 376 (set (reg:SI 0 ax [orig:1109 D.5116 ] [1109])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2127 83 {*movsi_internal}
     (nil))
(insn 3433 3432 3434 376 (parallel [
            (set (reg:SI 0 ax [orig:1110 D.5116 ] [1110])
                (plus:SI (reg:SI 0 ax [orig:1109 D.5116 ] [1109])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2127 197 {*addsi_1}
     (nil))
(insn 3434 3433 3435 376 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1110 D.5116 ] [1110])
            (const_int 6 [0x6]))) nsichneu.c:2126 7 {*cmpsi_1}
     (nil))
(jump_insn 3435 3434 3436 376 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3480)
            (pc))) nsichneu.c:2126 495 {*jcc_1}
     (nil)
 -> 3480)
(note 3436 3435 3437 377 [bb 377] NOTE_INSN_BASIC_BLOCK)
(insn 3437 3436 3438 377 (set (reg:SI 1 dx [orig:1111 D.5117 ] [1111])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2128 83 {*movsi_internal}
     (nil))
(insn 3438 3437 3439 377 (set (reg:SI 0 ax [orig:1112 D.5117 ] [1112])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2128 83 {*movsi_internal}
     (nil))
(insn 3439 3438 3440 377 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1111 D.5117 ] [1111])
            (reg:SI 0 ax [orig:1112 D.5117 ] [1112]))) nsichneu.c:2127 7 {*cmpsi_1}
     (nil))
(jump_insn 3440 3439 3441 377 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3480)
            (pc))) nsichneu.c:2127 495 {*jcc_1}
     (nil)
 -> 3480)
(note 3441 3440 3442 378 [bb 378] NOTE_INSN_BASIC_BLOCK)
(insn 3442 3441 3443 378 (set (reg:SI 1 dx [orig:1113 D.5117 ] [1113])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2129 83 {*movsi_internal}
     (nil))
(insn 3443 3442 3444 378 (set (reg:SI 0 ax [orig:1114 D.5117 ] [1114])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2129 83 {*movsi_internal}
     (nil))
(insn 3444 3443 3445 378 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1113 D.5117 ] [1113])
            (reg:SI 0 ax [orig:1114 D.5117 ] [1114]))) nsichneu.c:2128 7 {*cmpsi_1}
     (nil))
(jump_insn 3445 3444 3446 378 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3480)
            (pc))) nsichneu.c:2128 495 {*jcc_1}
     (nil)
 -> 3480)
(note 3446 3445 3447 379 [bb 379] NOTE_INSN_BASIC_BLOCK)
(insn 3447 3446 3448 379 (set (reg:SI 0 ax [2905])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2135 83 {*movsi_internal}
     (nil))
(insn 3448 3447 3449 379 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -764 [0xfffffffffffffd04])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2905])) nsichneu.c:2135 83 {*movsi_internal}
     (nil))
(insn 3449 3448 3450 379 (set (reg:SI 0 ax [2906])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2136 83 {*movsi_internal}
     (nil))
(insn 3450 3449 3451 379 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -768 [0xfffffffffffffd00])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2906])) nsichneu.c:2136 83 {*movsi_internal}
     (nil))
(insn 3451 3450 3452 379 (set (reg:SI 0 ax [2907])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -768 [0xfffffffffffffd00])) [0 b+0 S4 A32])) nsichneu.c:2139 83 {*movsi_internal}
     (nil))
(insn 3452 3451 3453 379 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2907])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -764 [0xfffffffffffffd04])) [0 a+0 S4 A32]))) nsichneu.c:2139 7 {*cmpsi_1}
     (nil))
(jump_insn 3453 3452 3454 379 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3480)
            (pc))) nsichneu.c:2139 495 {*jcc_1}
     (nil)
 -> 3480)
(note 3454 3453 3455 380 [bb 380] NOTE_INSN_BASIC_BLOCK)
(insn 3455 3454 3456 380 (set (reg:SI 0 ax [orig:1115 D.5116 ] [1115])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2142 83 {*movsi_internal}
     (nil))
(insn 3456 3455 3457 380 (parallel [
            (set (reg:SI 0 ax [orig:1116 D.5116 ] [1116])
                (plus:SI (reg:SI 0 ax [orig:1115 D.5116 ] [1115])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2142 197 {*addsi_1}
     (nil))
(insn 3457 3456 3462 380 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1116 D.5116 ] [1116])) nsichneu.c:2142 83 {*movsi_internal}
     (nil))
(insn 3462 3457 3463 380 (set (reg:SI 1 dx [2912])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -764 [0xfffffffffffffd04])) [0 a+0 S4 A32])) nsichneu.c:2145 83 {*movsi_internal}
     (nil))
(insn 3463 3462 3464 380 (set (reg:SI 0 ax [2913])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -768 [0xfffffffffffffd00])) [0 b+0 S4 A32])) nsichneu.c:2145 83 {*movsi_internal}
     (nil))
(insn 3464 3463 3465 380 (parallel [
            (set (reg:SI 0 ax [2911])
                (plus:SI (reg:SI 0 ax [2913])
                    (reg:SI 1 dx [2912])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2145 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -764 [0xfffffffffffffd04])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -768 [0xfffffffffffffd00])) [0 b+0 S4 A32]))
        (nil)))
(insn 3465 3464 3466 380 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -772 [0xfffffffffffffcfc])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2911])) nsichneu.c:2145 83 {*movsi_internal}
     (nil))
(insn 3466 3465 3467 380 (set (reg:SI 0 ax [orig:1117 D.5116 ] [1117])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2148 83 {*movsi_internal}
     (nil))
(insn 3467 3466 3468 380 (set (reg:SI 1 dx [2914])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -764 [0xfffffffffffffd04])) [0 a+0 S4 A32])) nsichneu.c:2148 83 {*movsi_internal}
     (nil))
(insn 3468 3467 3469 380 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1117 D.5116 ] [1117])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2914])) nsichneu.c:2148 83 {*movsi_internal}
     (nil))
(insn 3469 3468 7058 380 (set (reg:SI 0 ax [orig:1118 D.5116 ] [1118])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2149 83 {*movsi_internal}
     (nil))
(insn 7058 3469 3471 380 (set (reg:SI 1 dx [orig:1119 D.5116 ] [1119])
        (plus:SI (reg:SI 0 ax [orig:1118 D.5116 ] [1118])
            (const_int 1 [0x1]))) nsichneu.c:2149 191 {*leasi}
     (nil))
(insn 3471 7058 3472 380 (set (reg:SI 0 ax [2915])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -768 [0xfffffffffffffd00])) [0 b+0 S4 A32])) nsichneu.c:2149 83 {*movsi_internal}
     (nil))
(insn 3472 3471 3473 380 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1119 D.5116 ] [1119])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2915])) nsichneu.c:2149 83 {*movsi_internal}
     (nil))
(insn 3473 3472 7059 380 (set (reg:SI 0 ax [orig:1120 D.5116 ] [1120])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2150 83 {*movsi_internal}
     (nil))
(insn 7059 3473 3475 380 (set (reg:SI 1 dx [orig:1121 D.5116 ] [1121])
        (plus:SI (reg:SI 0 ax [orig:1120 D.5116 ] [1120])
            (const_int 2 [0x2]))) nsichneu.c:2150 191 {*leasi}
     (nil))
(insn 3475 7059 3476 380 (set (reg:SI 0 ax [2916])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -772 [0xfffffffffffffcfc])) [0 c+0 S4 A32])) nsichneu.c:2150 83 {*movsi_internal}
     (nil))
(insn 3476 3475 3477 380 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1121 D.5116 ] [1121])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2916])) nsichneu.c:2150 83 {*movsi_internal}
     (nil))
(insn 3477 3476 3478 380 (set (reg:SI 0 ax [orig:1122 D.5116 ] [1122])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2151 83 {*movsi_internal}
     (nil))
(insn 3478 3477 3479 380 (parallel [
            (set (reg:SI 0 ax [orig:1123 D.5116 ] [1123])
                (plus:SI (reg:SI 0 ax [orig:1122 D.5116 ] [1122])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2151 197 {*addsi_1}
     (nil))
(insn 3479 3478 3480 380 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1123 D.5116 ] [1123])) nsichneu.c:2151 83 {*movsi_internal}
     (nil))
(code_label 3480 3479 3481 381 68 "" [5 uses])
(note 3481 3480 3482 381 [bb 381] NOTE_INSN_BASIC_BLOCK)
(insn 3482 3481 3483 381 (set (reg:SI 0 ax [orig:1124 D.5116 ] [1124])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2159 83 {*movsi_internal}
     (nil))
(insn 3483 3482 3484 381 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1124 D.5116 ] [1124])
            (const_int 4 [0x4]))) nsichneu.c:2159 7 {*cmpsi_1}
     (nil))
(jump_insn 3484 3483 3485 381 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3536)
            (pc))) nsichneu.c:2159 495 {*jcc_1}
     (nil)
 -> 3536)
(note 3485 3484 3486 382 [bb 382] NOTE_INSN_BASIC_BLOCK)
(insn 3486 3485 3487 382 (set (reg:SI 0 ax [orig:1125 D.5116 ] [1125])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2160 83 {*movsi_internal}
     (nil))
(insn 3487 3486 3488 382 (parallel [
            (set (reg:SI 0 ax [orig:1126 D.5116 ] [1126])
                (plus:SI (reg:SI 0 ax [orig:1125 D.5116 ] [1125])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2160 197 {*addsi_1}
     (nil))
(insn 3488 3487 3489 382 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1126 D.5116 ] [1126])
            (const_int 6 [0x6]))) nsichneu.c:2159 7 {*cmpsi_1}
     (nil))
(jump_insn 3489 3488 3490 382 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3536)
            (pc))) nsichneu.c:2159 495 {*jcc_1}
     (nil)
 -> 3536)
(note 3490 3489 3491 383 [bb 383] NOTE_INSN_BASIC_BLOCK)
(insn 3491 3490 3492 383 (set (reg:SI 1 dx [orig:1127 D.5117 ] [1127])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2161 83 {*movsi_internal}
     (nil))
(insn 3492 3491 3493 383 (set (reg:SI 0 ax [orig:1128 D.5117 ] [1128])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2161 83 {*movsi_internal}
     (nil))
(insn 3493 3492 3494 383 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1127 D.5117 ] [1127])
            (reg:SI 0 ax [orig:1128 D.5117 ] [1128]))) nsichneu.c:2160 7 {*cmpsi_1}
     (nil))
(jump_insn 3494 3493 3495 383 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3536)
            (pc))) nsichneu.c:2160 495 {*jcc_1}
     (nil)
 -> 3536)
(note 3495 3494 3496 384 [bb 384] NOTE_INSN_BASIC_BLOCK)
(insn 3496 3495 3497 384 (set (reg:SI 1 dx [orig:1129 D.5117 ] [1129])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2162 83 {*movsi_internal}
     (nil))
(insn 3497 3496 3498 384 (set (reg:SI 0 ax [orig:1130 D.5117 ] [1130])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2162 83 {*movsi_internal}
     (nil))
(insn 3498 3497 3499 384 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1129 D.5117 ] [1129])
            (reg:SI 0 ax [orig:1130 D.5117 ] [1130]))) nsichneu.c:2161 7 {*cmpsi_1}
     (nil))
(jump_insn 3499 3498 3500 384 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3536)
            (pc))) nsichneu.c:2161 495 {*jcc_1}
     (nil)
 -> 3536)
(note 3500 3499 3501 385 [bb 385] NOTE_INSN_BASIC_BLOCK)
(insn 3501 3500 3502 385 (set (reg:SI 0 ax [2917])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2168 83 {*movsi_internal}
     (nil))
(insn 3502 3501 3503 385 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -776 [0xfffffffffffffcf8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2917])) nsichneu.c:2168 83 {*movsi_internal}
     (nil))
(insn 3503 3502 3504 385 (set (reg:SI 0 ax [2918])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2169 83 {*movsi_internal}
     (nil))
(insn 3504 3503 3505 385 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -780 [0xfffffffffffffcf4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2918])) nsichneu.c:2169 83 {*movsi_internal}
     (nil))
(insn 3505 3504 3506 385 (set (reg:SI 0 ax [2919])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -780 [0xfffffffffffffcf4])) [0 b+0 S4 A32])) nsichneu.c:2172 83 {*movsi_internal}
     (nil))
(insn 3506 3505 3507 385 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2919])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -776 [0xfffffffffffffcf8])) [0 a+0 S4 A32]))) nsichneu.c:2172 7 {*cmpsi_1}
     (nil))
(jump_insn 3507 3506 3508 385 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3536)
            (pc))) nsichneu.c:2172 495 {*jcc_1}
     (nil)
 -> 3536)
(note 3508 3507 3509 386 [bb 386] NOTE_INSN_BASIC_BLOCK)
(insn 3509 3508 3510 386 (set (reg:SI 0 ax [orig:1131 D.5117 ] [1131])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2175 83 {*movsi_internal}
     (nil))
(insn 3510 3509 3511 386 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1131 D.5117 ] [1131])) nsichneu.c:2175 83 {*movsi_internal}
     (nil))
(insn 3511 3510 3512 386 (set (reg:SI 0 ax [orig:1132 D.5116 ] [1132])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2176 83 {*movsi_internal}
     (nil))
(insn 3512 3511 3513 386 (parallel [
            (set (reg:SI 0 ax [orig:1133 D.5116 ] [1133])
                (plus:SI (reg:SI 0 ax [orig:1132 D.5116 ] [1132])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2176 197 {*addsi_1}
     (nil))
(insn 3513 3512 3518 386 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1133 D.5116 ] [1133])) nsichneu.c:2176 83 {*movsi_internal}
     (nil))
(insn 3518 3513 3519 386 (set (reg:SI 1 dx [2924])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -776 [0xfffffffffffffcf8])) [0 a+0 S4 A32])) nsichneu.c:2179 83 {*movsi_internal}
     (nil))
(insn 3519 3518 3520 386 (set (reg:SI 0 ax [2925])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -780 [0xfffffffffffffcf4])) [0 b+0 S4 A32])) nsichneu.c:2179 83 {*movsi_internal}
     (nil))
(insn 3520 3519 3521 386 (parallel [
            (set (reg:SI 0 ax [2923])
                (plus:SI (reg:SI 0 ax [2925])
                    (reg:SI 1 dx [2924])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2179 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -776 [0xfffffffffffffcf8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -780 [0xfffffffffffffcf4])) [0 b+0 S4 A32]))
        (nil)))
(insn 3521 3520 3522 386 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -784 [0xfffffffffffffcf0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2923])) nsichneu.c:2179 83 {*movsi_internal}
     (nil))
(insn 3522 3521 3523 386 (set (reg:SI 0 ax [orig:1134 D.5116 ] [1134])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2182 83 {*movsi_internal}
     (nil))
(insn 3523 3522 3524 386 (set (reg:SI 1 dx [2926])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -776 [0xfffffffffffffcf8])) [0 a+0 S4 A32])) nsichneu.c:2182 83 {*movsi_internal}
     (nil))
(insn 3524 3523 3525 386 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1134 D.5116 ] [1134])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2926])) nsichneu.c:2182 83 {*movsi_internal}
     (nil))
(insn 3525 3524 7056 386 (set (reg:SI 0 ax [orig:1135 D.5116 ] [1135])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2183 83 {*movsi_internal}
     (nil))
(insn 7056 3525 3527 386 (set (reg:SI 1 dx [orig:1136 D.5116 ] [1136])
        (plus:SI (reg:SI 0 ax [orig:1135 D.5116 ] [1135])
            (const_int 1 [0x1]))) nsichneu.c:2183 191 {*leasi}
     (nil))
(insn 3527 7056 3528 386 (set (reg:SI 0 ax [2927])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -780 [0xfffffffffffffcf4])) [0 b+0 S4 A32])) nsichneu.c:2183 83 {*movsi_internal}
     (nil))
(insn 3528 3527 3529 386 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1136 D.5116 ] [1136])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2927])) nsichneu.c:2183 83 {*movsi_internal}
     (nil))
(insn 3529 3528 7057 386 (set (reg:SI 0 ax [orig:1137 D.5116 ] [1137])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2184 83 {*movsi_internal}
     (nil))
(insn 7057 3529 3531 386 (set (reg:SI 1 dx [orig:1138 D.5116 ] [1138])
        (plus:SI (reg:SI 0 ax [orig:1137 D.5116 ] [1137])
            (const_int 2 [0x2]))) nsichneu.c:2184 191 {*leasi}
     (nil))
(insn 3531 7057 3532 386 (set (reg:SI 0 ax [2928])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -784 [0xfffffffffffffcf0])) [0 c+0 S4 A32])) nsichneu.c:2184 83 {*movsi_internal}
     (nil))
(insn 3532 3531 3533 386 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1138 D.5116 ] [1138])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2928])) nsichneu.c:2184 83 {*movsi_internal}
     (nil))
(insn 3533 3532 3534 386 (set (reg:SI 0 ax [orig:1139 D.5116 ] [1139])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2185 83 {*movsi_internal}
     (nil))
(insn 3534 3533 3535 386 (parallel [
            (set (reg:SI 0 ax [orig:1140 D.5116 ] [1140])
                (plus:SI (reg:SI 0 ax [orig:1139 D.5116 ] [1139])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2185 197 {*addsi_1}
     (nil))
(insn 3535 3534 3536 386 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1140 D.5116 ] [1140])) nsichneu.c:2185 83 {*movsi_internal}
     (nil))
(code_label 3536 3535 3537 387 69 "" [5 uses])
(note 3537 3536 3538 387 [bb 387] NOTE_INSN_BASIC_BLOCK)
(insn 3538 3537 3539 387 (set (reg:SI 0 ax [orig:1141 D.5116 ] [1141])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2193 83 {*movsi_internal}
     (nil))
(insn 3539 3538 3540 387 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1141 D.5116 ] [1141])
            (const_int 4 [0x4]))) nsichneu.c:2193 7 {*cmpsi_1}
     (nil))
(jump_insn 3540 3539 3541 387 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3590)
            (pc))) nsichneu.c:2193 495 {*jcc_1}
     (nil)
 -> 3590)
(note 3541 3540 3542 388 [bb 388] NOTE_INSN_BASIC_BLOCK)
(insn 3542 3541 3543 388 (set (reg:SI 0 ax [orig:1142 D.5116 ] [1142])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2194 83 {*movsi_internal}
     (nil))
(insn 3543 3542 3544 388 (parallel [
            (set (reg:SI 0 ax [orig:1143 D.5116 ] [1143])
                (plus:SI (reg:SI 0 ax [orig:1142 D.5116 ] [1142])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2194 197 {*addsi_1}
     (nil))
(insn 3544 3543 3545 388 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1143 D.5116 ] [1143])
            (const_int 6 [0x6]))) nsichneu.c:2193 7 {*cmpsi_1}
     (nil))
(jump_insn 3545 3544 3546 388 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3590)
            (pc))) nsichneu.c:2193 495 {*jcc_1}
     (nil)
 -> 3590)
(note 3546 3545 3547 389 [bb 389] NOTE_INSN_BASIC_BLOCK)
(insn 3547 3546 3548 389 (set (reg:SI 1 dx [orig:1144 D.5117 ] [1144])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2195 83 {*movsi_internal}
     (nil))
(insn 3548 3547 3549 389 (set (reg:SI 0 ax [orig:1145 D.5117 ] [1145])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2195 83 {*movsi_internal}
     (nil))
(insn 3549 3548 3550 389 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1144 D.5117 ] [1144])
            (reg:SI 0 ax [orig:1145 D.5117 ] [1145]))) nsichneu.c:2194 7 {*cmpsi_1}
     (nil))
(jump_insn 3550 3549 3551 389 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3590)
            (pc))) nsichneu.c:2194 495 {*jcc_1}
     (nil)
 -> 3590)
(note 3551 3550 3552 390 [bb 390] NOTE_INSN_BASIC_BLOCK)
(insn 3552 3551 3553 390 (set (reg:SI 1 dx [orig:1146 D.5117 ] [1146])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2196 83 {*movsi_internal}
     (nil))
(insn 3553 3552 3554 390 (set (reg:SI 0 ax [orig:1147 D.5117 ] [1147])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2196 83 {*movsi_internal}
     (nil))
(insn 3554 3553 3555 390 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1146 D.5117 ] [1146])
            (reg:SI 0 ax [orig:1147 D.5117 ] [1147]))) nsichneu.c:2195 7 {*cmpsi_1}
     (nil))
(jump_insn 3555 3554 3556 390 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3590)
            (pc))) nsichneu.c:2195 495 {*jcc_1}
     (nil)
 -> 3590)
(note 3556 3555 3557 391 [bb 391] NOTE_INSN_BASIC_BLOCK)
(insn 3557 3556 3558 391 (set (reg:SI 0 ax [2929])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2202 83 {*movsi_internal}
     (nil))
(insn 3558 3557 3559 391 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -788 [0xfffffffffffffcec])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2929])) nsichneu.c:2202 83 {*movsi_internal}
     (nil))
(insn 3559 3558 3560 391 (set (reg:SI 0 ax [2930])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2203 83 {*movsi_internal}
     (nil))
(insn 3560 3559 3561 391 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -792 [0xfffffffffffffce8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2930])) nsichneu.c:2203 83 {*movsi_internal}
     (nil))
(insn 3561 3560 3562 391 (set (reg:SI 0 ax [2931])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -792 [0xfffffffffffffce8])) [0 b+0 S4 A32])) nsichneu.c:2206 83 {*movsi_internal}
     (nil))
(insn 3562 3561 3563 391 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2931])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -788 [0xfffffffffffffcec])) [0 a+0 S4 A32]))) nsichneu.c:2206 7 {*cmpsi_1}
     (nil))
(jump_insn 3563 3562 3564 391 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3590)
            (pc))) nsichneu.c:2206 495 {*jcc_1}
     (nil)
 -> 3590)
(note 3564 3563 3565 392 [bb 392] NOTE_INSN_BASIC_BLOCK)
(insn 3565 3564 3566 392 (set (reg:SI 0 ax [orig:1148 D.5116 ] [1148])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2209 83 {*movsi_internal}
     (nil))
(insn 3566 3565 3567 392 (parallel [
            (set (reg:SI 0 ax [orig:1149 D.5116 ] [1149])
                (plus:SI (reg:SI 0 ax [orig:1148 D.5116 ] [1148])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2209 197 {*addsi_1}
     (nil))
(insn 3567 3566 3572 392 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1149 D.5116 ] [1149])) nsichneu.c:2209 83 {*movsi_internal}
     (nil))
(insn 3572 3567 3573 392 (set (reg:SI 1 dx [2936])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -788 [0xfffffffffffffcec])) [0 a+0 S4 A32])) nsichneu.c:2212 83 {*movsi_internal}
     (nil))
(insn 3573 3572 3574 392 (set (reg:SI 0 ax [2937])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -792 [0xfffffffffffffce8])) [0 b+0 S4 A32])) nsichneu.c:2212 83 {*movsi_internal}
     (nil))
(insn 3574 3573 3575 392 (parallel [
            (set (reg:SI 0 ax [2935])
                (plus:SI (reg:SI 0 ax [2937])
                    (reg:SI 1 dx [2936])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2212 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -788 [0xfffffffffffffcec])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -792 [0xfffffffffffffce8])) [0 b+0 S4 A32]))
        (nil)))
(insn 3575 3574 3576 392 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -796 [0xfffffffffffffce4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2935])) nsichneu.c:2212 83 {*movsi_internal}
     (nil))
(insn 3576 3575 3577 392 (set (reg:SI 0 ax [orig:1150 D.5116 ] [1150])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2215 83 {*movsi_internal}
     (nil))
(insn 3577 3576 3578 392 (set (reg:SI 1 dx [2938])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -788 [0xfffffffffffffcec])) [0 a+0 S4 A32])) nsichneu.c:2215 83 {*movsi_internal}
     (nil))
(insn 3578 3577 3579 392 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1150 D.5116 ] [1150])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2938])) nsichneu.c:2215 83 {*movsi_internal}
     (nil))
(insn 3579 3578 7054 392 (set (reg:SI 0 ax [orig:1151 D.5116 ] [1151])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2216 83 {*movsi_internal}
     (nil))
(insn 7054 3579 3581 392 (set (reg:SI 1 dx [orig:1152 D.5116 ] [1152])
        (plus:SI (reg:SI 0 ax [orig:1151 D.5116 ] [1151])
            (const_int 1 [0x1]))) nsichneu.c:2216 191 {*leasi}
     (nil))
(insn 3581 7054 3582 392 (set (reg:SI 0 ax [2939])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -792 [0xfffffffffffffce8])) [0 b+0 S4 A32])) nsichneu.c:2216 83 {*movsi_internal}
     (nil))
(insn 3582 3581 3583 392 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1152 D.5116 ] [1152])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2939])) nsichneu.c:2216 83 {*movsi_internal}
     (nil))
(insn 3583 3582 7055 392 (set (reg:SI 0 ax [orig:1153 D.5116 ] [1153])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2217 83 {*movsi_internal}
     (nil))
(insn 7055 3583 3585 392 (set (reg:SI 1 dx [orig:1154 D.5116 ] [1154])
        (plus:SI (reg:SI 0 ax [orig:1153 D.5116 ] [1153])
            (const_int 2 [0x2]))) nsichneu.c:2217 191 {*leasi}
     (nil))
(insn 3585 7055 3586 392 (set (reg:SI 0 ax [2940])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -796 [0xfffffffffffffce4])) [0 c+0 S4 A32])) nsichneu.c:2217 83 {*movsi_internal}
     (nil))
(insn 3586 3585 3587 392 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1154 D.5116 ] [1154])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2940])) nsichneu.c:2217 83 {*movsi_internal}
     (nil))
(insn 3587 3586 3588 392 (set (reg:SI 0 ax [orig:1155 D.5116 ] [1155])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2218 83 {*movsi_internal}
     (nil))
(insn 3588 3587 3589 392 (parallel [
            (set (reg:SI 0 ax [orig:1156 D.5116 ] [1156])
                (plus:SI (reg:SI 0 ax [orig:1155 D.5116 ] [1155])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2218 197 {*addsi_1}
     (nil))
(insn 3589 3588 3590 392 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1156 D.5116 ] [1156])) nsichneu.c:2218 83 {*movsi_internal}
     (nil))
(code_label 3590 3589 3591 393 70 "" [5 uses])
(note 3591 3590 3592 393 [bb 393] NOTE_INSN_BASIC_BLOCK)
(insn 3592 3591 3593 393 (set (reg:SI 0 ax [orig:1157 D.5116 ] [1157])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2226 83 {*movsi_internal}
     (nil))
(insn 3593 3592 3594 393 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1157 D.5116 ] [1157])
            (const_int 4 [0x4]))) nsichneu.c:2226 7 {*cmpsi_1}
     (nil))
(jump_insn 3594 3593 3595 393 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3646)
            (pc))) nsichneu.c:2226 495 {*jcc_1}
     (nil)
 -> 3646)
(note 3595 3594 3596 394 [bb 394] NOTE_INSN_BASIC_BLOCK)
(insn 3596 3595 3597 394 (set (reg:SI 0 ax [orig:1158 D.5116 ] [1158])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2227 83 {*movsi_internal}
     (nil))
(insn 3597 3596 3598 394 (parallel [
            (set (reg:SI 0 ax [orig:1159 D.5116 ] [1159])
                (plus:SI (reg:SI 0 ax [orig:1158 D.5116 ] [1158])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2227 197 {*addsi_1}
     (nil))
(insn 3598 3597 3599 394 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1159 D.5116 ] [1159])
            (const_int 6 [0x6]))) nsichneu.c:2226 7 {*cmpsi_1}
     (nil))
(jump_insn 3599 3598 3600 394 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3646)
            (pc))) nsichneu.c:2226 495 {*jcc_1}
     (nil)
 -> 3646)
(note 3600 3599 3601 395 [bb 395] NOTE_INSN_BASIC_BLOCK)
(insn 3601 3600 3602 395 (set (reg:SI 1 dx [orig:1160 D.5117 ] [1160])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2228 83 {*movsi_internal}
     (nil))
(insn 3602 3601 3603 395 (set (reg:SI 0 ax [orig:1161 D.5117 ] [1161])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2228 83 {*movsi_internal}
     (nil))
(insn 3603 3602 3604 395 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1160 D.5117 ] [1160])
            (reg:SI 0 ax [orig:1161 D.5117 ] [1161]))) nsichneu.c:2227 7 {*cmpsi_1}
     (nil))
(jump_insn 3604 3603 3605 395 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3646)
            (pc))) nsichneu.c:2227 495 {*jcc_1}
     (nil)
 -> 3646)
(note 3605 3604 3606 396 [bb 396] NOTE_INSN_BASIC_BLOCK)
(insn 3606 3605 3607 396 (set (reg:SI 1 dx [orig:1162 D.5117 ] [1162])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2229 83 {*movsi_internal}
     (nil))
(insn 3607 3606 3608 396 (set (reg:SI 0 ax [orig:1163 D.5117 ] [1163])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2229 83 {*movsi_internal}
     (nil))
(insn 3608 3607 3609 396 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1162 D.5117 ] [1162])
            (reg:SI 0 ax [orig:1163 D.5117 ] [1163]))) nsichneu.c:2228 7 {*cmpsi_1}
     (nil))
(jump_insn 3609 3608 3610 396 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3646)
            (pc))) nsichneu.c:2228 495 {*jcc_1}
     (nil)
 -> 3646)
(note 3610 3609 3611 397 [bb 397] NOTE_INSN_BASIC_BLOCK)
(insn 3611 3610 3612 397 (set (reg:SI 0 ax [2941])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2235 83 {*movsi_internal}
     (nil))
(insn 3612 3611 3613 397 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2941])) nsichneu.c:2235 83 {*movsi_internal}
     (nil))
(insn 3613 3612 3614 397 (set (reg:SI 0 ax [2942])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2236 83 {*movsi_internal}
     (nil))
(insn 3614 3613 3615 397 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2942])) nsichneu.c:2236 83 {*movsi_internal}
     (nil))
(insn 3615 3614 3616 397 (set (reg:SI 0 ax [2943])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 b+0 S4 A32])) nsichneu.c:2239 83 {*movsi_internal}
     (nil))
(insn 3616 3615 3617 397 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2943])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -800 [0xfffffffffffffce0])) [0 a+0 S4 A32]))) nsichneu.c:2239 7 {*cmpsi_1}
     (nil))
(jump_insn 3617 3616 3618 397 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3646)
            (pc))) nsichneu.c:2239 495 {*jcc_1}
     (nil)
 -> 3646)
(note 3618 3617 3619 398 [bb 398] NOTE_INSN_BASIC_BLOCK)
(insn 3619 3618 3620 398 (set (reg:SI 0 ax [orig:1164 D.5117 ] [1164])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2242 83 {*movsi_internal}
     (nil))
(insn 3620 3619 3621 398 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1164 D.5117 ] [1164])) nsichneu.c:2242 83 {*movsi_internal}
     (nil))
(insn 3621 3620 3622 398 (set (reg:SI 0 ax [orig:1165 D.5116 ] [1165])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2243 83 {*movsi_internal}
     (nil))
(insn 3622 3621 3623 398 (parallel [
            (set (reg:SI 0 ax [orig:1166 D.5116 ] [1166])
                (plus:SI (reg:SI 0 ax [orig:1165 D.5116 ] [1165])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2243 197 {*addsi_1}
     (nil))
(insn 3623 3622 3628 398 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1166 D.5116 ] [1166])) nsichneu.c:2243 83 {*movsi_internal}
     (nil))
(insn 3628 3623 3629 398 (set (reg:SI 1 dx [2948])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [0 a+0 S4 A32])) nsichneu.c:2246 83 {*movsi_internal}
     (nil))
(insn 3629 3628 3630 398 (set (reg:SI 0 ax [2949])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 b+0 S4 A32])) nsichneu.c:2246 83 {*movsi_internal}
     (nil))
(insn 3630 3629 3631 398 (parallel [
            (set (reg:SI 0 ax [2947])
                (plus:SI (reg:SI 0 ax [2949])
                    (reg:SI 1 dx [2948])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2246 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -800 [0xfffffffffffffce0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -804 [0xfffffffffffffcdc])) [0 b+0 S4 A32]))
        (nil)))
(insn 3631 3630 3632 398 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2947])) nsichneu.c:2246 83 {*movsi_internal}
     (nil))
(insn 3632 3631 3633 398 (set (reg:SI 0 ax [orig:1167 D.5116 ] [1167])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2249 83 {*movsi_internal}
     (nil))
(insn 3633 3632 3634 398 (set (reg:SI 1 dx [2950])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -800 [0xfffffffffffffce0])) [0 a+0 S4 A32])) nsichneu.c:2249 83 {*movsi_internal}
     (nil))
(insn 3634 3633 3635 398 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1167 D.5116 ] [1167])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2950])) nsichneu.c:2249 83 {*movsi_internal}
     (nil))
(insn 3635 3634 7052 398 (set (reg:SI 0 ax [orig:1168 D.5116 ] [1168])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2250 83 {*movsi_internal}
     (nil))
(insn 7052 3635 3637 398 (set (reg:SI 1 dx [orig:1169 D.5116 ] [1169])
        (plus:SI (reg:SI 0 ax [orig:1168 D.5116 ] [1168])
            (const_int 1 [0x1]))) nsichneu.c:2250 191 {*leasi}
     (nil))
(insn 3637 7052 3638 398 (set (reg:SI 0 ax [2951])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -804 [0xfffffffffffffcdc])) [0 b+0 S4 A32])) nsichneu.c:2250 83 {*movsi_internal}
     (nil))
(insn 3638 3637 3639 398 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1169 D.5116 ] [1169])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2951])) nsichneu.c:2250 83 {*movsi_internal}
     (nil))
(insn 3639 3638 7053 398 (set (reg:SI 0 ax [orig:1170 D.5116 ] [1170])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2251 83 {*movsi_internal}
     (nil))
(insn 7053 3639 3641 398 (set (reg:SI 1 dx [orig:1171 D.5116 ] [1171])
        (plus:SI (reg:SI 0 ax [orig:1170 D.5116 ] [1170])
            (const_int 2 [0x2]))) nsichneu.c:2251 191 {*leasi}
     (nil))
(insn 3641 7053 3642 398 (set (reg:SI 0 ax [2952])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -808 [0xfffffffffffffcd8])) [0 c+0 S4 A32])) nsichneu.c:2251 83 {*movsi_internal}
     (nil))
(insn 3642 3641 3643 398 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1171 D.5116 ] [1171])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2952])) nsichneu.c:2251 83 {*movsi_internal}
     (nil))
(insn 3643 3642 3644 398 (set (reg:SI 0 ax [orig:1172 D.5116 ] [1172])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2252 83 {*movsi_internal}
     (nil))
(insn 3644 3643 3645 398 (parallel [
            (set (reg:SI 0 ax [orig:1173 D.5116 ] [1173])
                (plus:SI (reg:SI 0 ax [orig:1172 D.5116 ] [1172])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2252 197 {*addsi_1}
     (nil))
(insn 3645 3644 3646 398 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1173 D.5116 ] [1173])) nsichneu.c:2252 83 {*movsi_internal}
     (nil))
(code_label 3646 3645 3647 399 71 "" [5 uses])
(note 3647 3646 3648 399 [bb 399] NOTE_INSN_BASIC_BLOCK)
(insn 3648 3647 3649 399 (set (reg:SI 0 ax [orig:1174 D.5116 ] [1174])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2260 83 {*movsi_internal}
     (nil))
(insn 3649 3648 3650 399 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1174 D.5116 ] [1174])
            (const_int 4 [0x4]))) nsichneu.c:2260 7 {*cmpsi_1}
     (nil))
(jump_insn 3650 3649 3651 399 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3702)
            (pc))) nsichneu.c:2260 495 {*jcc_1}
     (nil)
 -> 3702)
(note 3651 3650 3652 400 [bb 400] NOTE_INSN_BASIC_BLOCK)
(insn 3652 3651 3653 400 (set (reg:SI 0 ax [orig:1175 D.5116 ] [1175])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2261 83 {*movsi_internal}
     (nil))
(insn 3653 3652 3654 400 (parallel [
            (set (reg:SI 0 ax [orig:1176 D.5116 ] [1176])
                (plus:SI (reg:SI 0 ax [orig:1175 D.5116 ] [1175])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2261 197 {*addsi_1}
     (nil))
(insn 3654 3653 3655 400 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1176 D.5116 ] [1176])
            (const_int 6 [0x6]))) nsichneu.c:2260 7 {*cmpsi_1}
     (nil))
(jump_insn 3655 3654 3656 400 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3702)
            (pc))) nsichneu.c:2260 495 {*jcc_1}
     (nil)
 -> 3702)
(note 3656 3655 3657 401 [bb 401] NOTE_INSN_BASIC_BLOCK)
(insn 3657 3656 3658 401 (set (reg:SI 1 dx [orig:1177 D.5117 ] [1177])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2262 83 {*movsi_internal}
     (nil))
(insn 3658 3657 3659 401 (set (reg:SI 0 ax [orig:1178 D.5117 ] [1178])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2262 83 {*movsi_internal}
     (nil))
(insn 3659 3658 3660 401 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1177 D.5117 ] [1177])
            (reg:SI 0 ax [orig:1178 D.5117 ] [1178]))) nsichneu.c:2261 7 {*cmpsi_1}
     (nil))
(jump_insn 3660 3659 3661 401 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3702)
            (pc))) nsichneu.c:2261 495 {*jcc_1}
     (nil)
 -> 3702)
(note 3661 3660 3662 402 [bb 402] NOTE_INSN_BASIC_BLOCK)
(insn 3662 3661 3663 402 (set (reg:SI 1 dx [orig:1179 D.5117 ] [1179])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2263 83 {*movsi_internal}
     (nil))
(insn 3663 3662 3664 402 (set (reg:SI 0 ax [orig:1180 D.5117 ] [1180])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2263 83 {*movsi_internal}
     (nil))
(insn 3664 3663 3665 402 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1179 D.5117 ] [1179])
            (reg:SI 0 ax [orig:1180 D.5117 ] [1180]))) nsichneu.c:2262 7 {*cmpsi_1}
     (nil))
(jump_insn 3665 3664 3666 402 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3702)
            (pc))) nsichneu.c:2262 495 {*jcc_1}
     (nil)
 -> 3702)
(note 3666 3665 3667 403 [bb 403] NOTE_INSN_BASIC_BLOCK)
(insn 3667 3666 3668 403 (set (reg:SI 0 ax [2953])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2269 83 {*movsi_internal}
     (nil))
(insn 3668 3667 3669 403 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2953])) nsichneu.c:2269 83 {*movsi_internal}
     (nil))
(insn 3669 3668 3670 403 (set (reg:SI 0 ax [2954])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2270 83 {*movsi_internal}
     (nil))
(insn 3670 3669 3671 403 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2954])) nsichneu.c:2270 83 {*movsi_internal}
     (nil))
(insn 3671 3670 3672 403 (set (reg:SI 0 ax [2955])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 b+0 S4 A32])) nsichneu.c:2273 83 {*movsi_internal}
     (nil))
(insn 3672 3671 3673 403 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2955])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -812 [0xfffffffffffffcd4])) [0 a+0 S4 A32]))) nsichneu.c:2273 7 {*cmpsi_1}
     (nil))
(jump_insn 3673 3672 3674 403 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3702)
            (pc))) nsichneu.c:2273 495 {*jcc_1}
     (nil)
 -> 3702)
(note 3674 3673 3675 404 [bb 404] NOTE_INSN_BASIC_BLOCK)
(insn 3675 3674 3676 404 (set (reg:SI 0 ax [orig:1181 D.5117 ] [1181])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2276 83 {*movsi_internal}
     (nil))
(insn 3676 3675 3677 404 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1181 D.5117 ] [1181])) nsichneu.c:2276 83 {*movsi_internal}
     (nil))
(insn 3677 3676 3678 404 (set (reg:SI 0 ax [orig:1182 D.5116 ] [1182])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2277 83 {*movsi_internal}
     (nil))
(insn 3678 3677 3679 404 (parallel [
            (set (reg:SI 0 ax [orig:1183 D.5116 ] [1183])
                (plus:SI (reg:SI 0 ax [orig:1182 D.5116 ] [1182])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2277 197 {*addsi_1}
     (nil))
(insn 3679 3678 3684 404 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1183 D.5116 ] [1183])) nsichneu.c:2277 83 {*movsi_internal}
     (nil))
(insn 3684 3679 3685 404 (set (reg:SI 1 dx [2960])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 a+0 S4 A32])) nsichneu.c:2280 83 {*movsi_internal}
     (nil))
(insn 3685 3684 3686 404 (set (reg:SI 0 ax [2961])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 b+0 S4 A32])) nsichneu.c:2280 83 {*movsi_internal}
     (nil))
(insn 3686 3685 3687 404 (parallel [
            (set (reg:SI 0 ax [2959])
                (plus:SI (reg:SI 0 ax [2961])
                    (reg:SI 1 dx [2960])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2280 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -812 [0xfffffffffffffcd4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -816 [0xfffffffffffffcd0])) [0 b+0 S4 A32]))
        (nil)))
(insn 3687 3686 3688 404 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -820 [0xfffffffffffffccc])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2959])) nsichneu.c:2280 83 {*movsi_internal}
     (nil))
(insn 3688 3687 3689 404 (set (reg:SI 0 ax [orig:1184 D.5116 ] [1184])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2283 83 {*movsi_internal}
     (nil))
(insn 3689 3688 3690 404 (set (reg:SI 1 dx [2962])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -812 [0xfffffffffffffcd4])) [0 a+0 S4 A32])) nsichneu.c:2283 83 {*movsi_internal}
     (nil))
(insn 3690 3689 3691 404 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1184 D.5116 ] [1184])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2962])) nsichneu.c:2283 83 {*movsi_internal}
     (nil))
(insn 3691 3690 7050 404 (set (reg:SI 0 ax [orig:1185 D.5116 ] [1185])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2284 83 {*movsi_internal}
     (nil))
(insn 7050 3691 3693 404 (set (reg:SI 1 dx [orig:1186 D.5116 ] [1186])
        (plus:SI (reg:SI 0 ax [orig:1185 D.5116 ] [1185])
            (const_int 1 [0x1]))) nsichneu.c:2284 191 {*leasi}
     (nil))
(insn 3693 7050 3694 404 (set (reg:SI 0 ax [2963])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -816 [0xfffffffffffffcd0])) [0 b+0 S4 A32])) nsichneu.c:2284 83 {*movsi_internal}
     (nil))
(insn 3694 3693 3695 404 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1186 D.5116 ] [1186])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2963])) nsichneu.c:2284 83 {*movsi_internal}
     (nil))
(insn 3695 3694 7051 404 (set (reg:SI 0 ax [orig:1187 D.5116 ] [1187])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2285 83 {*movsi_internal}
     (nil))
(insn 7051 3695 3697 404 (set (reg:SI 1 dx [orig:1188 D.5116 ] [1188])
        (plus:SI (reg:SI 0 ax [orig:1187 D.5116 ] [1187])
            (const_int 2 [0x2]))) nsichneu.c:2285 191 {*leasi}
     (nil))
(insn 3697 7051 3698 404 (set (reg:SI 0 ax [2964])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -820 [0xfffffffffffffccc])) [0 c+0 S4 A32])) nsichneu.c:2285 83 {*movsi_internal}
     (nil))
(insn 3698 3697 3699 404 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1188 D.5116 ] [1188])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2964])) nsichneu.c:2285 83 {*movsi_internal}
     (nil))
(insn 3699 3698 3700 404 (set (reg:SI 0 ax [orig:1189 D.5116 ] [1189])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2286 83 {*movsi_internal}
     (nil))
(insn 3700 3699 3701 404 (parallel [
            (set (reg:SI 0 ax [orig:1190 D.5116 ] [1190])
                (plus:SI (reg:SI 0 ax [orig:1189 D.5116 ] [1189])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2286 197 {*addsi_1}
     (nil))
(insn 3701 3700 3702 404 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1190 D.5116 ] [1190])) nsichneu.c:2286 83 {*movsi_internal}
     (nil))
(code_label 3702 3701 3703 405 72 "" [5 uses])
(note 3703 3702 3704 405 [bb 405] NOTE_INSN_BASIC_BLOCK)
(insn 3704 3703 3705 405 (set (reg:SI 0 ax [orig:1191 D.5116 ] [1191])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2294 83 {*movsi_internal}
     (nil))
(insn 3705 3704 3706 405 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1191 D.5116 ] [1191])
            (const_int 4 [0x4]))) nsichneu.c:2294 7 {*cmpsi_1}
     (nil))
(jump_insn 3706 3705 3707 405 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3758)
            (pc))) nsichneu.c:2294 495 {*jcc_1}
     (nil)
 -> 3758)
(note 3707 3706 3708 406 [bb 406] NOTE_INSN_BASIC_BLOCK)
(insn 3708 3707 3709 406 (set (reg:SI 0 ax [orig:1192 D.5116 ] [1192])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2295 83 {*movsi_internal}
     (nil))
(insn 3709 3708 3710 406 (parallel [
            (set (reg:SI 0 ax [orig:1193 D.5116 ] [1193])
                (plus:SI (reg:SI 0 ax [orig:1192 D.5116 ] [1192])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2295 197 {*addsi_1}
     (nil))
(insn 3710 3709 3711 406 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1193 D.5116 ] [1193])
            (const_int 6 [0x6]))) nsichneu.c:2294 7 {*cmpsi_1}
     (nil))
(jump_insn 3711 3710 3712 406 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3758)
            (pc))) nsichneu.c:2294 495 {*jcc_1}
     (nil)
 -> 3758)
(note 3712 3711 3713 407 [bb 407] NOTE_INSN_BASIC_BLOCK)
(insn 3713 3712 3714 407 (set (reg:SI 1 dx [orig:1194 D.5117 ] [1194])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2296 83 {*movsi_internal}
     (nil))
(insn 3714 3713 3715 407 (set (reg:SI 0 ax [orig:1195 D.5117 ] [1195])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2296 83 {*movsi_internal}
     (nil))
(insn 3715 3714 3716 407 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1194 D.5117 ] [1194])
            (reg:SI 0 ax [orig:1195 D.5117 ] [1195]))) nsichneu.c:2295 7 {*cmpsi_1}
     (nil))
(jump_insn 3716 3715 3717 407 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3758)
            (pc))) nsichneu.c:2295 495 {*jcc_1}
     (nil)
 -> 3758)
(note 3717 3716 3718 408 [bb 408] NOTE_INSN_BASIC_BLOCK)
(insn 3718 3717 3719 408 (set (reg:SI 1 dx [orig:1196 D.5117 ] [1196])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2297 83 {*movsi_internal}
     (nil))
(insn 3719 3718 3720 408 (set (reg:SI 0 ax [orig:1197 D.5117 ] [1197])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2297 83 {*movsi_internal}
     (nil))
(insn 3720 3719 3721 408 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1196 D.5117 ] [1196])
            (reg:SI 0 ax [orig:1197 D.5117 ] [1197]))) nsichneu.c:2296 7 {*cmpsi_1}
     (nil))
(jump_insn 3721 3720 3722 408 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3758)
            (pc))) nsichneu.c:2296 495 {*jcc_1}
     (nil)
 -> 3758)
(note 3722 3721 3723 409 [bb 409] NOTE_INSN_BASIC_BLOCK)
(insn 3723 3722 3724 409 (set (reg:SI 0 ax [2965])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2303 83 {*movsi_internal}
     (nil))
(insn 3724 3723 3725 409 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2965])) nsichneu.c:2303 83 {*movsi_internal}
     (nil))
(insn 3725 3724 3726 409 (set (reg:SI 0 ax [2966])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2304 83 {*movsi_internal}
     (nil))
(insn 3726 3725 3727 409 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -828 [0xfffffffffffffcc4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2966])) nsichneu.c:2304 83 {*movsi_internal}
     (nil))
(insn 3727 3726 3728 409 (set (reg:SI 0 ax [2967])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -828 [0xfffffffffffffcc4])) [0 b+0 S4 A32])) nsichneu.c:2307 83 {*movsi_internal}
     (nil))
(insn 3728 3727 3729 409 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2967])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -824 [0xfffffffffffffcc8])) [0 a+0 S4 A32]))) nsichneu.c:2307 7 {*cmpsi_1}
     (nil))
(jump_insn 3729 3728 3730 409 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3758)
            (pc))) nsichneu.c:2307 495 {*jcc_1}
     (nil)
 -> 3758)
(note 3730 3729 3731 410 [bb 410] NOTE_INSN_BASIC_BLOCK)
(insn 3731 3730 3732 410 (set (reg:SI 0 ax [orig:1198 D.5117 ] [1198])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2310 83 {*movsi_internal}
     (nil))
(insn 3732 3731 3733 410 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1198 D.5117 ] [1198])) nsichneu.c:2310 83 {*movsi_internal}
     (nil))
(insn 3733 3732 3734 410 (set (reg:SI 0 ax [orig:1199 D.5116 ] [1199])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2311 83 {*movsi_internal}
     (nil))
(insn 3734 3733 3735 410 (parallel [
            (set (reg:SI 0 ax [orig:1200 D.5116 ] [1200])
                (plus:SI (reg:SI 0 ax [orig:1199 D.5116 ] [1199])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2311 197 {*addsi_1}
     (nil))
(insn 3735 3734 3740 410 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1200 D.5116 ] [1200])) nsichneu.c:2311 83 {*movsi_internal}
     (nil))
(insn 3740 3735 3741 410 (set (reg:SI 1 dx [2972])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [0 a+0 S4 A32])) nsichneu.c:2314 83 {*movsi_internal}
     (nil))
(insn 3741 3740 3742 410 (set (reg:SI 0 ax [2973])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -828 [0xfffffffffffffcc4])) [0 b+0 S4 A32])) nsichneu.c:2314 83 {*movsi_internal}
     (nil))
(insn 3742 3741 3743 410 (parallel [
            (set (reg:SI 0 ax [2971])
                (plus:SI (reg:SI 0 ax [2973])
                    (reg:SI 1 dx [2972])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2314 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -824 [0xfffffffffffffcc8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -828 [0xfffffffffffffcc4])) [0 b+0 S4 A32]))
        (nil)))
(insn 3743 3742 3744 410 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -832 [0xfffffffffffffcc0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2971])) nsichneu.c:2314 83 {*movsi_internal}
     (nil))
(insn 3744 3743 3745 410 (set (reg:SI 0 ax [orig:1201 D.5116 ] [1201])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2317 83 {*movsi_internal}
     (nil))
(insn 3745 3744 3746 410 (set (reg:SI 1 dx [2974])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -824 [0xfffffffffffffcc8])) [0 a+0 S4 A32])) nsichneu.c:2317 83 {*movsi_internal}
     (nil))
(insn 3746 3745 3747 410 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1201 D.5116 ] [1201])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2974])) nsichneu.c:2317 83 {*movsi_internal}
     (nil))
(insn 3747 3746 7048 410 (set (reg:SI 0 ax [orig:1202 D.5116 ] [1202])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2318 83 {*movsi_internal}
     (nil))
(insn 7048 3747 3749 410 (set (reg:SI 1 dx [orig:1203 D.5116 ] [1203])
        (plus:SI (reg:SI 0 ax [orig:1202 D.5116 ] [1202])
            (const_int 1 [0x1]))) nsichneu.c:2318 191 {*leasi}
     (nil))
(insn 3749 7048 3750 410 (set (reg:SI 0 ax [2975])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -828 [0xfffffffffffffcc4])) [0 b+0 S4 A32])) nsichneu.c:2318 83 {*movsi_internal}
     (nil))
(insn 3750 3749 3751 410 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1203 D.5116 ] [1203])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2975])) nsichneu.c:2318 83 {*movsi_internal}
     (nil))
(insn 3751 3750 7049 410 (set (reg:SI 0 ax [orig:1204 D.5116 ] [1204])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2319 83 {*movsi_internal}
     (nil))
(insn 7049 3751 3753 410 (set (reg:SI 1 dx [orig:1205 D.5116 ] [1205])
        (plus:SI (reg:SI 0 ax [orig:1204 D.5116 ] [1204])
            (const_int 2 [0x2]))) nsichneu.c:2319 191 {*leasi}
     (nil))
(insn 3753 7049 3754 410 (set (reg:SI 0 ax [2976])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -832 [0xfffffffffffffcc0])) [0 c+0 S4 A32])) nsichneu.c:2319 83 {*movsi_internal}
     (nil))
(insn 3754 3753 3755 410 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1205 D.5116 ] [1205])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2976])) nsichneu.c:2319 83 {*movsi_internal}
     (nil))
(insn 3755 3754 3756 410 (set (reg:SI 0 ax [orig:1206 D.5116 ] [1206])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2320 83 {*movsi_internal}
     (nil))
(insn 3756 3755 3757 410 (parallel [
            (set (reg:SI 0 ax [orig:1207 D.5116 ] [1207])
                (plus:SI (reg:SI 0 ax [orig:1206 D.5116 ] [1206])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2320 197 {*addsi_1}
     (nil))
(insn 3757 3756 3758 410 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1207 D.5116 ] [1207])) nsichneu.c:2320 83 {*movsi_internal}
     (nil))
(code_label 3758 3757 3759 411 73 "" [5 uses])
(note 3759 3758 3760 411 [bb 411] NOTE_INSN_BASIC_BLOCK)
(insn 3760 3759 3761 411 (set (reg:SI 0 ax [orig:1208 D.5116 ] [1208])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2328 83 {*movsi_internal}
     (nil))
(insn 3761 3760 3762 411 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1208 D.5116 ] [1208])
            (const_int 4 [0x4]))) nsichneu.c:2328 7 {*cmpsi_1}
     (nil))
(jump_insn 3762 3761 3763 411 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3814)
            (pc))) nsichneu.c:2328 495 {*jcc_1}
     (nil)
 -> 3814)
(note 3763 3762 3764 412 [bb 412] NOTE_INSN_BASIC_BLOCK)
(insn 3764 3763 3765 412 (set (reg:SI 0 ax [orig:1209 D.5116 ] [1209])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2329 83 {*movsi_internal}
     (nil))
(insn 3765 3764 3766 412 (parallel [
            (set (reg:SI 0 ax [orig:1210 D.5116 ] [1210])
                (plus:SI (reg:SI 0 ax [orig:1209 D.5116 ] [1209])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2329 197 {*addsi_1}
     (nil))
(insn 3766 3765 3767 412 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1210 D.5116 ] [1210])
            (const_int 6 [0x6]))) nsichneu.c:2328 7 {*cmpsi_1}
     (nil))
(jump_insn 3767 3766 3768 412 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3814)
            (pc))) nsichneu.c:2328 495 {*jcc_1}
     (nil)
 -> 3814)
(note 3768 3767 3769 413 [bb 413] NOTE_INSN_BASIC_BLOCK)
(insn 3769 3768 3770 413 (set (reg:SI 1 dx [orig:1211 D.5117 ] [1211])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2330 83 {*movsi_internal}
     (nil))
(insn 3770 3769 3771 413 (set (reg:SI 0 ax [orig:1212 D.5117 ] [1212])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2330 83 {*movsi_internal}
     (nil))
(insn 3771 3770 3772 413 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1211 D.5117 ] [1211])
            (reg:SI 0 ax [orig:1212 D.5117 ] [1212]))) nsichneu.c:2329 7 {*cmpsi_1}
     (nil))
(jump_insn 3772 3771 3773 413 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3814)
            (pc))) nsichneu.c:2329 495 {*jcc_1}
     (nil)
 -> 3814)
(note 3773 3772 3774 414 [bb 414] NOTE_INSN_BASIC_BLOCK)
(insn 3774 3773 3775 414 (set (reg:SI 1 dx [orig:1213 D.5117 ] [1213])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2331 83 {*movsi_internal}
     (nil))
(insn 3775 3774 3776 414 (set (reg:SI 0 ax [orig:1214 D.5117 ] [1214])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2331 83 {*movsi_internal}
     (nil))
(insn 3776 3775 3777 414 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1213 D.5117 ] [1213])
            (reg:SI 0 ax [orig:1214 D.5117 ] [1214]))) nsichneu.c:2330 7 {*cmpsi_1}
     (nil))
(jump_insn 3777 3776 3778 414 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3814)
            (pc))) nsichneu.c:2330 495 {*jcc_1}
     (nil)
 -> 3814)
(note 3778 3777 3779 415 [bb 415] NOTE_INSN_BASIC_BLOCK)
(insn 3779 3778 3780 415 (set (reg:SI 0 ax [2977])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2337 83 {*movsi_internal}
     (nil))
(insn 3780 3779 3781 415 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -836 [0xfffffffffffffcbc])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2977])) nsichneu.c:2337 83 {*movsi_internal}
     (nil))
(insn 3781 3780 3782 415 (set (reg:SI 0 ax [2978])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2338 83 {*movsi_internal}
     (nil))
(insn 3782 3781 3783 415 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2978])) nsichneu.c:2338 83 {*movsi_internal}
     (nil))
(insn 3783 3782 3784 415 (set (reg:SI 0 ax [2979])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 b+0 S4 A32])) nsichneu.c:2341 83 {*movsi_internal}
     (nil))
(insn 3784 3783 3785 415 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2979])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -836 [0xfffffffffffffcbc])) [0 a+0 S4 A32]))) nsichneu.c:2341 7 {*cmpsi_1}
     (nil))
(jump_insn 3785 3784 3786 415 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3814)
            (pc))) nsichneu.c:2341 495 {*jcc_1}
     (nil)
 -> 3814)
(note 3786 3785 3787 416 [bb 416] NOTE_INSN_BASIC_BLOCK)
(insn 3787 3786 3788 416 (set (reg:SI 0 ax [orig:1215 D.5117 ] [1215])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2344 83 {*movsi_internal}
     (nil))
(insn 3788 3787 3789 416 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1215 D.5117 ] [1215])) nsichneu.c:2344 83 {*movsi_internal}
     (nil))
(insn 3789 3788 3790 416 (set (reg:SI 0 ax [orig:1216 D.5116 ] [1216])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2345 83 {*movsi_internal}
     (nil))
(insn 3790 3789 3791 416 (parallel [
            (set (reg:SI 0 ax [orig:1217 D.5116 ] [1217])
                (plus:SI (reg:SI 0 ax [orig:1216 D.5116 ] [1216])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2345 197 {*addsi_1}
     (nil))
(insn 3791 3790 3796 416 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1217 D.5116 ] [1217])) nsichneu.c:2345 83 {*movsi_internal}
     (nil))
(insn 3796 3791 3797 416 (set (reg:SI 1 dx [2984])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -836 [0xfffffffffffffcbc])) [0 a+0 S4 A32])) nsichneu.c:2348 83 {*movsi_internal}
     (nil))
(insn 3797 3796 3798 416 (set (reg:SI 0 ax [2985])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 b+0 S4 A32])) nsichneu.c:2348 83 {*movsi_internal}
     (nil))
(insn 3798 3797 3799 416 (parallel [
            (set (reg:SI 0 ax [2983])
                (plus:SI (reg:SI 0 ax [2985])
                    (reg:SI 1 dx [2984])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2348 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -836 [0xfffffffffffffcbc])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -840 [0xfffffffffffffcb8])) [0 b+0 S4 A32]))
        (nil)))
(insn 3799 3798 3800 416 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -844 [0xfffffffffffffcb4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2983])) nsichneu.c:2348 83 {*movsi_internal}
     (nil))
(insn 3800 3799 3801 416 (set (reg:SI 0 ax [orig:1218 D.5116 ] [1218])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2351 83 {*movsi_internal}
     (nil))
(insn 3801 3800 3802 416 (set (reg:SI 1 dx [2986])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -836 [0xfffffffffffffcbc])) [0 a+0 S4 A32])) nsichneu.c:2351 83 {*movsi_internal}
     (nil))
(insn 3802 3801 3803 416 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1218 D.5116 ] [1218])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2986])) nsichneu.c:2351 83 {*movsi_internal}
     (nil))
(insn 3803 3802 7046 416 (set (reg:SI 0 ax [orig:1219 D.5116 ] [1219])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2352 83 {*movsi_internal}
     (nil))
(insn 7046 3803 3805 416 (set (reg:SI 1 dx [orig:1220 D.5116 ] [1220])
        (plus:SI (reg:SI 0 ax [orig:1219 D.5116 ] [1219])
            (const_int 1 [0x1]))) nsichneu.c:2352 191 {*leasi}
     (nil))
(insn 3805 7046 3806 416 (set (reg:SI 0 ax [2987])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -840 [0xfffffffffffffcb8])) [0 b+0 S4 A32])) nsichneu.c:2352 83 {*movsi_internal}
     (nil))
(insn 3806 3805 3807 416 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1220 D.5116 ] [1220])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2987])) nsichneu.c:2352 83 {*movsi_internal}
     (nil))
(insn 3807 3806 7047 416 (set (reg:SI 0 ax [orig:1221 D.5116 ] [1221])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2353 83 {*movsi_internal}
     (nil))
(insn 7047 3807 3809 416 (set (reg:SI 1 dx [orig:1222 D.5116 ] [1222])
        (plus:SI (reg:SI 0 ax [orig:1221 D.5116 ] [1221])
            (const_int 2 [0x2]))) nsichneu.c:2353 191 {*leasi}
     (nil))
(insn 3809 7047 3810 416 (set (reg:SI 0 ax [2988])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -844 [0xfffffffffffffcb4])) [0 c+0 S4 A32])) nsichneu.c:2353 83 {*movsi_internal}
     (nil))
(insn 3810 3809 3811 416 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1222 D.5116 ] [1222])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2988])) nsichneu.c:2353 83 {*movsi_internal}
     (nil))
(insn 3811 3810 3812 416 (set (reg:SI 0 ax [orig:1223 D.5116 ] [1223])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2354 83 {*movsi_internal}
     (nil))
(insn 3812 3811 3813 416 (parallel [
            (set (reg:SI 0 ax [orig:1224 D.5116 ] [1224])
                (plus:SI (reg:SI 0 ax [orig:1223 D.5116 ] [1223])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2354 197 {*addsi_1}
     (nil))
(insn 3813 3812 3814 416 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1224 D.5116 ] [1224])) nsichneu.c:2354 83 {*movsi_internal}
     (nil))
(code_label 3814 3813 3815 417 74 "" [5 uses])
(note 3815 3814 3816 417 [bb 417] NOTE_INSN_BASIC_BLOCK)
(insn 3816 3815 3817 417 (set (reg:SI 0 ax [orig:1225 D.5116 ] [1225])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2362 83 {*movsi_internal}
     (nil))
(insn 3817 3816 3818 417 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1225 D.5116 ] [1225])
            (const_int 4 [0x4]))) nsichneu.c:2362 7 {*cmpsi_1}
     (nil))
(jump_insn 3818 3817 3819 417 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3870)
            (pc))) nsichneu.c:2362 495 {*jcc_1}
     (nil)
 -> 3870)
(note 3819 3818 3820 418 [bb 418] NOTE_INSN_BASIC_BLOCK)
(insn 3820 3819 3821 418 (set (reg:SI 0 ax [orig:1226 D.5116 ] [1226])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2363 83 {*movsi_internal}
     (nil))
(insn 3821 3820 3822 418 (parallel [
            (set (reg:SI 0 ax [orig:1227 D.5116 ] [1227])
                (plus:SI (reg:SI 0 ax [orig:1226 D.5116 ] [1226])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2363 197 {*addsi_1}
     (nil))
(insn 3822 3821 3823 418 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1227 D.5116 ] [1227])
            (const_int 6 [0x6]))) nsichneu.c:2362 7 {*cmpsi_1}
     (nil))
(jump_insn 3823 3822 3824 418 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3870)
            (pc))) nsichneu.c:2362 495 {*jcc_1}
     (nil)
 -> 3870)
(note 3824 3823 3825 419 [bb 419] NOTE_INSN_BASIC_BLOCK)
(insn 3825 3824 3826 419 (set (reg:SI 1 dx [orig:1228 D.5117 ] [1228])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2364 83 {*movsi_internal}
     (nil))
(insn 3826 3825 3827 419 (set (reg:SI 0 ax [orig:1229 D.5117 ] [1229])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2364 83 {*movsi_internal}
     (nil))
(insn 3827 3826 3828 419 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1228 D.5117 ] [1228])
            (reg:SI 0 ax [orig:1229 D.5117 ] [1229]))) nsichneu.c:2363 7 {*cmpsi_1}
     (nil))
(jump_insn 3828 3827 3829 419 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3870)
            (pc))) nsichneu.c:2363 495 {*jcc_1}
     (nil)
 -> 3870)
(note 3829 3828 3830 420 [bb 420] NOTE_INSN_BASIC_BLOCK)
(insn 3830 3829 3831 420 (set (reg:SI 1 dx [orig:1230 D.5117 ] [1230])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2365 83 {*movsi_internal}
     (nil))
(insn 3831 3830 3832 420 (set (reg:SI 0 ax [orig:1231 D.5117 ] [1231])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2365 83 {*movsi_internal}
     (nil))
(insn 3832 3831 3833 420 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1230 D.5117 ] [1230])
            (reg:SI 0 ax [orig:1231 D.5117 ] [1231]))) nsichneu.c:2364 7 {*cmpsi_1}
     (nil))
(jump_insn 3833 3832 3834 420 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3870)
            (pc))) nsichneu.c:2364 495 {*jcc_1}
     (nil)
 -> 3870)
(note 3834 3833 3835 421 [bb 421] NOTE_INSN_BASIC_BLOCK)
(insn 3835 3834 3836 421 (set (reg:SI 0 ax [2989])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2371 83 {*movsi_internal}
     (nil))
(insn 3836 3835 3837 421 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [2989])) nsichneu.c:2371 83 {*movsi_internal}
     (nil))
(insn 3837 3836 3838 421 (set (reg:SI 0 ax [2990])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2372 83 {*movsi_internal}
     (nil))
(insn 3838 3837 3839 421 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -852 [0xfffffffffffffcac])) [0 b+0 S4 A32])
        (reg:SI 0 ax [2990])) nsichneu.c:2372 83 {*movsi_internal}
     (nil))
(insn 3839 3838 3840 421 (set (reg:SI 0 ax [2991])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -852 [0xfffffffffffffcac])) [0 b+0 S4 A32])) nsichneu.c:2375 83 {*movsi_internal}
     (nil))
(insn 3840 3839 3841 421 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [2991])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -848 [0xfffffffffffffcb0])) [0 a+0 S4 A32]))) nsichneu.c:2375 7 {*cmpsi_1}
     (nil))
(jump_insn 3841 3840 3842 421 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3870)
            (pc))) nsichneu.c:2375 495 {*jcc_1}
     (nil)
 -> 3870)
(note 3842 3841 3843 422 [bb 422] NOTE_INSN_BASIC_BLOCK)
(insn 3843 3842 3844 422 (set (reg:SI 0 ax [orig:1232 D.5117 ] [1232])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2378 83 {*movsi_internal}
     (nil))
(insn 3844 3843 3845 422 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1232 D.5117 ] [1232])) nsichneu.c:2378 83 {*movsi_internal}
     (nil))
(insn 3845 3844 3846 422 (set (reg:SI 0 ax [orig:1233 D.5116 ] [1233])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2379 83 {*movsi_internal}
     (nil))
(insn 3846 3845 3847 422 (parallel [
            (set (reg:SI 0 ax [orig:1234 D.5116 ] [1234])
                (plus:SI (reg:SI 0 ax [orig:1233 D.5116 ] [1233])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2379 197 {*addsi_1}
     (nil))
(insn 3847 3846 3852 422 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1234 D.5116 ] [1234])) nsichneu.c:2379 83 {*movsi_internal}
     (nil))
(insn 3852 3847 3853 422 (set (reg:SI 1 dx [2996])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 a+0 S4 A32])) nsichneu.c:2382 83 {*movsi_internal}
     (nil))
(insn 3853 3852 3854 422 (set (reg:SI 0 ax [2997])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -852 [0xfffffffffffffcac])) [0 b+0 S4 A32])) nsichneu.c:2382 83 {*movsi_internal}
     (nil))
(insn 3854 3853 3855 422 (parallel [
            (set (reg:SI 0 ax [2995])
                (plus:SI (reg:SI 0 ax [2997])
                    (reg:SI 1 dx [2996])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2382 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -848 [0xfffffffffffffcb0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -852 [0xfffffffffffffcac])) [0 b+0 S4 A32]))
        (nil)))
(insn 3855 3854 3856 422 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [2995])) nsichneu.c:2382 83 {*movsi_internal}
     (nil))
(insn 3856 3855 3857 422 (set (reg:SI 0 ax [orig:1235 D.5116 ] [1235])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2385 83 {*movsi_internal}
     (nil))
(insn 3857 3856 3858 422 (set (reg:SI 1 dx [2998])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -848 [0xfffffffffffffcb0])) [0 a+0 S4 A32])) nsichneu.c:2385 83 {*movsi_internal}
     (nil))
(insn 3858 3857 3859 422 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1235 D.5116 ] [1235])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [2998])) nsichneu.c:2385 83 {*movsi_internal}
     (nil))
(insn 3859 3858 7044 422 (set (reg:SI 0 ax [orig:1236 D.5116 ] [1236])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2386 83 {*movsi_internal}
     (nil))
(insn 7044 3859 3861 422 (set (reg:SI 1 dx [orig:1237 D.5116 ] [1237])
        (plus:SI (reg:SI 0 ax [orig:1236 D.5116 ] [1236])
            (const_int 1 [0x1]))) nsichneu.c:2386 191 {*leasi}
     (nil))
(insn 3861 7044 3862 422 (set (reg:SI 0 ax [2999])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -852 [0xfffffffffffffcac])) [0 b+0 S4 A32])) nsichneu.c:2386 83 {*movsi_internal}
     (nil))
(insn 3862 3861 3863 422 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1237 D.5116 ] [1237])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [2999])) nsichneu.c:2386 83 {*movsi_internal}
     (nil))
(insn 3863 3862 7045 422 (set (reg:SI 0 ax [orig:1238 D.5116 ] [1238])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2387 83 {*movsi_internal}
     (nil))
(insn 7045 3863 3865 422 (set (reg:SI 1 dx [orig:1239 D.5116 ] [1239])
        (plus:SI (reg:SI 0 ax [orig:1238 D.5116 ] [1238])
            (const_int 2 [0x2]))) nsichneu.c:2387 191 {*leasi}
     (nil))
(insn 3865 7045 3866 422 (set (reg:SI 0 ax [3000])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -856 [0xfffffffffffffca8])) [0 c+0 S4 A32])) nsichneu.c:2387 83 {*movsi_internal}
     (nil))
(insn 3866 3865 3867 422 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1239 D.5116 ] [1239])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3000])) nsichneu.c:2387 83 {*movsi_internal}
     (nil))
(insn 3867 3866 3868 422 (set (reg:SI 0 ax [orig:1240 D.5116 ] [1240])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2388 83 {*movsi_internal}
     (nil))
(insn 3868 3867 3869 422 (parallel [
            (set (reg:SI 0 ax [orig:1241 D.5116 ] [1241])
                (plus:SI (reg:SI 0 ax [orig:1240 D.5116 ] [1240])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2388 197 {*addsi_1}
     (nil))
(insn 3869 3868 3870 422 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1241 D.5116 ] [1241])) nsichneu.c:2388 83 {*movsi_internal}
     (nil))
(code_label 3870 3869 3871 423 75 "" [5 uses])
(note 3871 3870 3872 423 [bb 423] NOTE_INSN_BASIC_BLOCK)
(insn 3872 3871 3873 423 (set (reg:SI 0 ax [orig:1242 D.5116 ] [1242])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2396 83 {*movsi_internal}
     (nil))
(insn 3873 3872 3874 423 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1242 D.5116 ] [1242])
            (const_int 4 [0x4]))) nsichneu.c:2396 7 {*cmpsi_1}
     (nil))
(jump_insn 3874 3873 3875 423 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3924)
            (pc))) nsichneu.c:2396 495 {*jcc_1}
     (nil)
 -> 3924)
(note 3875 3874 3876 424 [bb 424] NOTE_INSN_BASIC_BLOCK)
(insn 3876 3875 3877 424 (set (reg:SI 0 ax [orig:1243 D.5116 ] [1243])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2397 83 {*movsi_internal}
     (nil))
(insn 3877 3876 3878 424 (parallel [
            (set (reg:SI 0 ax [orig:1244 D.5116 ] [1244])
                (plus:SI (reg:SI 0 ax [orig:1243 D.5116 ] [1243])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2397 197 {*addsi_1}
     (nil))
(insn 3878 3877 3879 424 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1244 D.5116 ] [1244])
            (const_int 6 [0x6]))) nsichneu.c:2396 7 {*cmpsi_1}
     (nil))
(jump_insn 3879 3878 3880 424 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3924)
            (pc))) nsichneu.c:2396 495 {*jcc_1}
     (nil)
 -> 3924)
(note 3880 3879 3881 425 [bb 425] NOTE_INSN_BASIC_BLOCK)
(insn 3881 3880 3882 425 (set (reg:SI 1 dx [orig:1245 D.5117 ] [1245])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2398 83 {*movsi_internal}
     (nil))
(insn 3882 3881 3883 425 (set (reg:SI 0 ax [orig:1246 D.5117 ] [1246])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2398 83 {*movsi_internal}
     (nil))
(insn 3883 3882 3884 425 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1245 D.5117 ] [1245])
            (reg:SI 0 ax [orig:1246 D.5117 ] [1246]))) nsichneu.c:2397 7 {*cmpsi_1}
     (nil))
(jump_insn 3884 3883 3885 425 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3924)
            (pc))) nsichneu.c:2397 495 {*jcc_1}
     (nil)
 -> 3924)
(note 3885 3884 3886 426 [bb 426] NOTE_INSN_BASIC_BLOCK)
(insn 3886 3885 3887 426 (set (reg:SI 1 dx [orig:1247 D.5117 ] [1247])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2399 83 {*movsi_internal}
     (nil))
(insn 3887 3886 3888 426 (set (reg:SI 0 ax [orig:1248 D.5117 ] [1248])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2399 83 {*movsi_internal}
     (nil))
(insn 3888 3887 3889 426 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1247 D.5117 ] [1247])
            (reg:SI 0 ax [orig:1248 D.5117 ] [1248]))) nsichneu.c:2398 7 {*cmpsi_1}
     (nil))
(jump_insn 3889 3888 3890 426 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3924)
            (pc))) nsichneu.c:2398 495 {*jcc_1}
     (nil)
 -> 3924)
(note 3890 3889 3891 427 [bb 427] NOTE_INSN_BASIC_BLOCK)
(insn 3891 3890 3892 427 (set (reg:SI 0 ax [3001])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2405 83 {*movsi_internal}
     (nil))
(insn 3892 3891 3893 427 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -860 [0xfffffffffffffca4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3001])) nsichneu.c:2405 83 {*movsi_internal}
     (nil))
(insn 3893 3892 3894 427 (set (reg:SI 0 ax [3002])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2406 83 {*movsi_internal}
     (nil))
(insn 3894 3893 3895 427 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -864 [0xfffffffffffffca0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3002])) nsichneu.c:2406 83 {*movsi_internal}
     (nil))
(insn 3895 3894 3896 427 (set (reg:SI 0 ax [3003])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -864 [0xfffffffffffffca0])) [0 b+0 S4 A32])) nsichneu.c:2409 83 {*movsi_internal}
     (nil))
(insn 3896 3895 3897 427 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3003])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -860 [0xfffffffffffffca4])) [0 a+0 S4 A32]))) nsichneu.c:2409 7 {*cmpsi_1}
     (nil))
(jump_insn 3897 3896 3898 427 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3924)
            (pc))) nsichneu.c:2409 495 {*jcc_1}
     (nil)
 -> 3924)
(note 3898 3897 3899 428 [bb 428] NOTE_INSN_BASIC_BLOCK)
(insn 3899 3898 3900 428 (set (reg:SI 0 ax [orig:1249 D.5116 ] [1249])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2412 83 {*movsi_internal}
     (nil))
(insn 3900 3899 3901 428 (parallel [
            (set (reg:SI 0 ax [orig:1250 D.5116 ] [1250])
                (plus:SI (reg:SI 0 ax [orig:1249 D.5116 ] [1249])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2412 197 {*addsi_1}
     (nil))
(insn 3901 3900 3906 428 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1250 D.5116 ] [1250])) nsichneu.c:2412 83 {*movsi_internal}
     (nil))
(insn 3906 3901 3907 428 (set (reg:SI 1 dx [3008])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -860 [0xfffffffffffffca4])) [0 a+0 S4 A32])) nsichneu.c:2415 83 {*movsi_internal}
     (nil))
(insn 3907 3906 3908 428 (set (reg:SI 0 ax [3009])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -864 [0xfffffffffffffca0])) [0 b+0 S4 A32])) nsichneu.c:2415 83 {*movsi_internal}
     (nil))
(insn 3908 3907 3909 428 (parallel [
            (set (reg:SI 0 ax [3007])
                (plus:SI (reg:SI 0 ax [3009])
                    (reg:SI 1 dx [3008])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2415 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -860 [0xfffffffffffffca4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -864 [0xfffffffffffffca0])) [0 b+0 S4 A32]))
        (nil)))
(insn 3909 3908 3910 428 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3007])) nsichneu.c:2415 83 {*movsi_internal}
     (nil))
(insn 3910 3909 3911 428 (set (reg:SI 0 ax [orig:1251 D.5116 ] [1251])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2418 83 {*movsi_internal}
     (nil))
(insn 3911 3910 3912 428 (set (reg:SI 1 dx [3010])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -860 [0xfffffffffffffca4])) [0 a+0 S4 A32])) nsichneu.c:2418 83 {*movsi_internal}
     (nil))
(insn 3912 3911 3913 428 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1251 D.5116 ] [1251])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3010])) nsichneu.c:2418 83 {*movsi_internal}
     (nil))
(insn 3913 3912 7042 428 (set (reg:SI 0 ax [orig:1252 D.5116 ] [1252])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2419 83 {*movsi_internal}
     (nil))
(insn 7042 3913 3915 428 (set (reg:SI 1 dx [orig:1253 D.5116 ] [1253])
        (plus:SI (reg:SI 0 ax [orig:1252 D.5116 ] [1252])
            (const_int 1 [0x1]))) nsichneu.c:2419 191 {*leasi}
     (nil))
(insn 3915 7042 3916 428 (set (reg:SI 0 ax [3011])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -864 [0xfffffffffffffca0])) [0 b+0 S4 A32])) nsichneu.c:2419 83 {*movsi_internal}
     (nil))
(insn 3916 3915 3917 428 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1253 D.5116 ] [1253])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3011])) nsichneu.c:2419 83 {*movsi_internal}
     (nil))
(insn 3917 3916 7043 428 (set (reg:SI 0 ax [orig:1254 D.5116 ] [1254])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2420 83 {*movsi_internal}
     (nil))
(insn 7043 3917 3919 428 (set (reg:SI 1 dx [orig:1255 D.5116 ] [1255])
        (plus:SI (reg:SI 0 ax [orig:1254 D.5116 ] [1254])
            (const_int 2 [0x2]))) nsichneu.c:2420 191 {*leasi}
     (nil))
(insn 3919 7043 3920 428 (set (reg:SI 0 ax [3012])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -868 [0xfffffffffffffc9c])) [0 c+0 S4 A32])) nsichneu.c:2420 83 {*movsi_internal}
     (nil))
(insn 3920 3919 3921 428 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1255 D.5116 ] [1255])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3012])) nsichneu.c:2420 83 {*movsi_internal}
     (nil))
(insn 3921 3920 3922 428 (set (reg:SI 0 ax [orig:1256 D.5116 ] [1256])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2421 83 {*movsi_internal}
     (nil))
(insn 3922 3921 3923 428 (parallel [
            (set (reg:SI 0 ax [orig:1257 D.5116 ] [1257])
                (plus:SI (reg:SI 0 ax [orig:1256 D.5116 ] [1256])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2421 197 {*addsi_1}
     (nil))
(insn 3923 3922 3924 428 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1257 D.5116 ] [1257])) nsichneu.c:2421 83 {*movsi_internal}
     (nil))
(code_label 3924 3923 3925 429 76 "" [5 uses])
(note 3925 3924 3926 429 [bb 429] NOTE_INSN_BASIC_BLOCK)
(insn 3926 3925 3927 429 (set (reg:SI 0 ax [orig:1258 D.5116 ] [1258])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2429 83 {*movsi_internal}
     (nil))
(insn 3927 3926 3928 429 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1258 D.5116 ] [1258])
            (const_int 4 [0x4]))) nsichneu.c:2429 7 {*cmpsi_1}
     (nil))
(jump_insn 3928 3927 3929 429 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3980)
            (pc))) nsichneu.c:2429 495 {*jcc_1}
     (nil)
 -> 3980)
(note 3929 3928 3930 430 [bb 430] NOTE_INSN_BASIC_BLOCK)
(insn 3930 3929 3931 430 (set (reg:SI 0 ax [orig:1259 D.5116 ] [1259])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2430 83 {*movsi_internal}
     (nil))
(insn 3931 3930 3932 430 (parallel [
            (set (reg:SI 0 ax [orig:1260 D.5116 ] [1260])
                (plus:SI (reg:SI 0 ax [orig:1259 D.5116 ] [1259])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2430 197 {*addsi_1}
     (nil))
(insn 3932 3931 3933 430 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1260 D.5116 ] [1260])
            (const_int 6 [0x6]))) nsichneu.c:2429 7 {*cmpsi_1}
     (nil))
(jump_insn 3933 3932 3934 430 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3980)
            (pc))) nsichneu.c:2429 495 {*jcc_1}
     (nil)
 -> 3980)
(note 3934 3933 3935 431 [bb 431] NOTE_INSN_BASIC_BLOCK)
(insn 3935 3934 3936 431 (set (reg:SI 1 dx [orig:1261 D.5117 ] [1261])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2431 83 {*movsi_internal}
     (nil))
(insn 3936 3935 3937 431 (set (reg:SI 0 ax [orig:1262 D.5117 ] [1262])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2431 83 {*movsi_internal}
     (nil))
(insn 3937 3936 3938 431 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1261 D.5117 ] [1261])
            (reg:SI 0 ax [orig:1262 D.5117 ] [1262]))) nsichneu.c:2430 7 {*cmpsi_1}
     (nil))
(jump_insn 3938 3937 3939 431 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3980)
            (pc))) nsichneu.c:2430 495 {*jcc_1}
     (nil)
 -> 3980)
(note 3939 3938 3940 432 [bb 432] NOTE_INSN_BASIC_BLOCK)
(insn 3940 3939 3941 432 (set (reg:SI 1 dx [orig:1263 D.5117 ] [1263])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2432 83 {*movsi_internal}
     (nil))
(insn 3941 3940 3942 432 (set (reg:SI 0 ax [orig:1264 D.5117 ] [1264])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2432 83 {*movsi_internal}
     (nil))
(insn 3942 3941 3943 432 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1263 D.5117 ] [1263])
            (reg:SI 0 ax [orig:1264 D.5117 ] [1264]))) nsichneu.c:2431 7 {*cmpsi_1}
     (nil))
(jump_insn 3943 3942 3944 432 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 3980)
            (pc))) nsichneu.c:2431 495 {*jcc_1}
     (nil)
 -> 3980)
(note 3944 3943 3945 433 [bb 433] NOTE_INSN_BASIC_BLOCK)
(insn 3945 3944 3946 433 (set (reg:SI 0 ax [3013])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2438 83 {*movsi_internal}
     (nil))
(insn 3946 3945 3947 433 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3013])) nsichneu.c:2438 83 {*movsi_internal}
     (nil))
(insn 3947 3946 3948 433 (set (reg:SI 0 ax [3014])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2439 83 {*movsi_internal}
     (nil))
(insn 3948 3947 3949 433 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -876 [0xfffffffffffffc94])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3014])) nsichneu.c:2439 83 {*movsi_internal}
     (nil))
(insn 3949 3948 3950 433 (set (reg:SI 0 ax [3015])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -876 [0xfffffffffffffc94])) [0 b+0 S4 A32])) nsichneu.c:2442 83 {*movsi_internal}
     (nil))
(insn 3950 3949 3951 433 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3015])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -872 [0xfffffffffffffc98])) [0 a+0 S4 A32]))) nsichneu.c:2442 7 {*cmpsi_1}
     (nil))
(jump_insn 3951 3950 3952 433 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 3980)
            (pc))) nsichneu.c:2442 495 {*jcc_1}
     (nil)
 -> 3980)
(note 3952 3951 3953 434 [bb 434] NOTE_INSN_BASIC_BLOCK)
(insn 3953 3952 3954 434 (set (reg:SI 0 ax [orig:1265 D.5117 ] [1265])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2445 83 {*movsi_internal}
     (nil))
(insn 3954 3953 3955 434 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1265 D.5117 ] [1265])) nsichneu.c:2445 83 {*movsi_internal}
     (nil))
(insn 3955 3954 3956 434 (set (reg:SI 0 ax [orig:1266 D.5116 ] [1266])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2446 83 {*movsi_internal}
     (nil))
(insn 3956 3955 3957 434 (parallel [
            (set (reg:SI 0 ax [orig:1267 D.5116 ] [1267])
                (plus:SI (reg:SI 0 ax [orig:1266 D.5116 ] [1266])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2446 197 {*addsi_1}
     (nil))
(insn 3957 3956 3962 434 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1267 D.5116 ] [1267])) nsichneu.c:2446 83 {*movsi_internal}
     (nil))
(insn 3962 3957 3963 434 (set (reg:SI 1 dx [3020])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 a+0 S4 A32])) nsichneu.c:2449 83 {*movsi_internal}
     (nil))
(insn 3963 3962 3964 434 (set (reg:SI 0 ax [3021])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -876 [0xfffffffffffffc94])) [0 b+0 S4 A32])) nsichneu.c:2449 83 {*movsi_internal}
     (nil))
(insn 3964 3963 3965 434 (parallel [
            (set (reg:SI 0 ax [3019])
                (plus:SI (reg:SI 0 ax [3021])
                    (reg:SI 1 dx [3020])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2449 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -872 [0xfffffffffffffc98])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -876 [0xfffffffffffffc94])) [0 b+0 S4 A32]))
        (nil)))
(insn 3965 3964 3966 434 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3019])) nsichneu.c:2449 83 {*movsi_internal}
     (nil))
(insn 3966 3965 3967 434 (set (reg:SI 0 ax [orig:1268 D.5116 ] [1268])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2452 83 {*movsi_internal}
     (nil))
(insn 3967 3966 3968 434 (set (reg:SI 1 dx [3022])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -872 [0xfffffffffffffc98])) [0 a+0 S4 A32])) nsichneu.c:2452 83 {*movsi_internal}
     (nil))
(insn 3968 3967 3969 434 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1268 D.5116 ] [1268])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3022])) nsichneu.c:2452 83 {*movsi_internal}
     (nil))
(insn 3969 3968 7040 434 (set (reg:SI 0 ax [orig:1269 D.5116 ] [1269])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2453 83 {*movsi_internal}
     (nil))
(insn 7040 3969 3971 434 (set (reg:SI 1 dx [orig:1270 D.5116 ] [1270])
        (plus:SI (reg:SI 0 ax [orig:1269 D.5116 ] [1269])
            (const_int 1 [0x1]))) nsichneu.c:2453 191 {*leasi}
     (nil))
(insn 3971 7040 3972 434 (set (reg:SI 0 ax [3023])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -876 [0xfffffffffffffc94])) [0 b+0 S4 A32])) nsichneu.c:2453 83 {*movsi_internal}
     (nil))
(insn 3972 3971 3973 434 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1270 D.5116 ] [1270])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3023])) nsichneu.c:2453 83 {*movsi_internal}
     (nil))
(insn 3973 3972 7041 434 (set (reg:SI 0 ax [orig:1271 D.5116 ] [1271])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2454 83 {*movsi_internal}
     (nil))
(insn 7041 3973 3975 434 (set (reg:SI 1 dx [orig:1272 D.5116 ] [1272])
        (plus:SI (reg:SI 0 ax [orig:1271 D.5116 ] [1271])
            (const_int 2 [0x2]))) nsichneu.c:2454 191 {*leasi}
     (nil))
(insn 3975 7041 3976 434 (set (reg:SI 0 ax [3024])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -880 [0xfffffffffffffc90])) [0 c+0 S4 A32])) nsichneu.c:2454 83 {*movsi_internal}
     (nil))
(insn 3976 3975 3977 434 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1272 D.5116 ] [1272])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3024])) nsichneu.c:2454 83 {*movsi_internal}
     (nil))
(insn 3977 3976 3978 434 (set (reg:SI 0 ax [orig:1273 D.5116 ] [1273])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2455 83 {*movsi_internal}
     (nil))
(insn 3978 3977 3979 434 (parallel [
            (set (reg:SI 0 ax [orig:1274 D.5116 ] [1274])
                (plus:SI (reg:SI 0 ax [orig:1273 D.5116 ] [1273])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2455 197 {*addsi_1}
     (nil))
(insn 3979 3978 3980 434 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1274 D.5116 ] [1274])) nsichneu.c:2455 83 {*movsi_internal}
     (nil))
(code_label 3980 3979 3981 435 77 "" [5 uses])
(note 3981 3980 3982 435 [bb 435] NOTE_INSN_BASIC_BLOCK)
(insn 3982 3981 3983 435 (set (reg:SI 0 ax [orig:1275 D.5116 ] [1275])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2463 83 {*movsi_internal}
     (nil))
(insn 3983 3982 3984 435 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1275 D.5116 ] [1275])
            (const_int 4 [0x4]))) nsichneu.c:2463 7 {*cmpsi_1}
     (nil))
(jump_insn 3984 3983 3985 435 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4034)
            (pc))) nsichneu.c:2463 495 {*jcc_1}
     (nil)
 -> 4034)
(note 3985 3984 3986 436 [bb 436] NOTE_INSN_BASIC_BLOCK)
(insn 3986 3985 3987 436 (set (reg:SI 0 ax [orig:1276 D.5116 ] [1276])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2464 83 {*movsi_internal}
     (nil))
(insn 3987 3986 3988 436 (parallel [
            (set (reg:SI 0 ax [orig:1277 D.5116 ] [1277])
                (plus:SI (reg:SI 0 ax [orig:1276 D.5116 ] [1276])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2464 197 {*addsi_1}
     (nil))
(insn 3988 3987 3989 436 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1277 D.5116 ] [1277])
            (const_int 6 [0x6]))) nsichneu.c:2463 7 {*cmpsi_1}
     (nil))
(jump_insn 3989 3988 3990 436 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4034)
            (pc))) nsichneu.c:2463 495 {*jcc_1}
     (nil)
 -> 4034)
(note 3990 3989 3991 437 [bb 437] NOTE_INSN_BASIC_BLOCK)
(insn 3991 3990 3992 437 (set (reg:SI 1 dx [orig:1278 D.5117 ] [1278])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2465 83 {*movsi_internal}
     (nil))
(insn 3992 3991 3993 437 (set (reg:SI 0 ax [orig:1279 D.5117 ] [1279])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2465 83 {*movsi_internal}
     (nil))
(insn 3993 3992 3994 437 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1278 D.5117 ] [1278])
            (reg:SI 0 ax [orig:1279 D.5117 ] [1279]))) nsichneu.c:2464 7 {*cmpsi_1}
     (nil))
(jump_insn 3994 3993 3995 437 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4034)
            (pc))) nsichneu.c:2464 495 {*jcc_1}
     (nil)
 -> 4034)
(note 3995 3994 3996 438 [bb 438] NOTE_INSN_BASIC_BLOCK)
(insn 3996 3995 3997 438 (set (reg:SI 1 dx [orig:1280 D.5117 ] [1280])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2466 83 {*movsi_internal}
     (nil))
(insn 3997 3996 3998 438 (set (reg:SI 0 ax [orig:1281 D.5117 ] [1281])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2466 83 {*movsi_internal}
     (nil))
(insn 3998 3997 3999 438 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1280 D.5117 ] [1280])
            (reg:SI 0 ax [orig:1281 D.5117 ] [1281]))) nsichneu.c:2465 7 {*cmpsi_1}
     (nil))
(jump_insn 3999 3998 4000 438 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4034)
            (pc))) nsichneu.c:2465 495 {*jcc_1}
     (nil)
 -> 4034)
(note 4000 3999 4001 439 [bb 439] NOTE_INSN_BASIC_BLOCK)
(insn 4001 4000 4002 439 (set (reg:SI 0 ax [3025])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2472 83 {*movsi_internal}
     (nil))
(insn 4002 4001 4003 439 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -884 [0xfffffffffffffc8c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3025])) nsichneu.c:2472 83 {*movsi_internal}
     (nil))
(insn 4003 4002 4004 439 (set (reg:SI 0 ax [3026])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2473 83 {*movsi_internal}
     (nil))
(insn 4004 4003 4005 439 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -888 [0xfffffffffffffc88])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3026])) nsichneu.c:2473 83 {*movsi_internal}
     (nil))
(insn 4005 4004 4006 439 (set (reg:SI 0 ax [3027])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -888 [0xfffffffffffffc88])) [0 b+0 S4 A32])) nsichneu.c:2476 83 {*movsi_internal}
     (nil))
(insn 4006 4005 4007 439 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3027])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -884 [0xfffffffffffffc8c])) [0 a+0 S4 A32]))) nsichneu.c:2476 7 {*cmpsi_1}
     (nil))
(jump_insn 4007 4006 4008 439 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4034)
            (pc))) nsichneu.c:2476 495 {*jcc_1}
     (nil)
 -> 4034)
(note 4008 4007 4009 440 [bb 440] NOTE_INSN_BASIC_BLOCK)
(insn 4009 4008 4010 440 (set (reg:SI 0 ax [orig:1282 D.5116 ] [1282])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2479 83 {*movsi_internal}
     (nil))
(insn 4010 4009 4011 440 (parallel [
            (set (reg:SI 0 ax [orig:1283 D.5116 ] [1283])
                (plus:SI (reg:SI 0 ax [orig:1282 D.5116 ] [1282])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2479 197 {*addsi_1}
     (nil))
(insn 4011 4010 4016 440 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1283 D.5116 ] [1283])) nsichneu.c:2479 83 {*movsi_internal}
     (nil))
(insn 4016 4011 4017 440 (set (reg:SI 1 dx [3032])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -884 [0xfffffffffffffc8c])) [0 a+0 S4 A32])) nsichneu.c:2482 83 {*movsi_internal}
     (nil))
(insn 4017 4016 4018 440 (set (reg:SI 0 ax [3033])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -888 [0xfffffffffffffc88])) [0 b+0 S4 A32])) nsichneu.c:2482 83 {*movsi_internal}
     (nil))
(insn 4018 4017 4019 440 (parallel [
            (set (reg:SI 0 ax [3031])
                (plus:SI (reg:SI 0 ax [3033])
                    (reg:SI 1 dx [3032])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2482 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -884 [0xfffffffffffffc8c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -888 [0xfffffffffffffc88])) [0 b+0 S4 A32]))
        (nil)))
(insn 4019 4018 4020 440 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -892 [0xfffffffffffffc84])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3031])) nsichneu.c:2482 83 {*movsi_internal}
     (nil))
(insn 4020 4019 4021 440 (set (reg:SI 0 ax [orig:1284 D.5116 ] [1284])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2485 83 {*movsi_internal}
     (nil))
(insn 4021 4020 4022 440 (set (reg:SI 1 dx [3034])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -884 [0xfffffffffffffc8c])) [0 a+0 S4 A32])) nsichneu.c:2485 83 {*movsi_internal}
     (nil))
(insn 4022 4021 4023 440 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1284 D.5116 ] [1284])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3034])) nsichneu.c:2485 83 {*movsi_internal}
     (nil))
(insn 4023 4022 7038 440 (set (reg:SI 0 ax [orig:1285 D.5116 ] [1285])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2486 83 {*movsi_internal}
     (nil))
(insn 7038 4023 4025 440 (set (reg:SI 1 dx [orig:1286 D.5116 ] [1286])
        (plus:SI (reg:SI 0 ax [orig:1285 D.5116 ] [1285])
            (const_int 1 [0x1]))) nsichneu.c:2486 191 {*leasi}
     (nil))
(insn 4025 7038 4026 440 (set (reg:SI 0 ax [3035])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -888 [0xfffffffffffffc88])) [0 b+0 S4 A32])) nsichneu.c:2486 83 {*movsi_internal}
     (nil))
(insn 4026 4025 4027 440 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1286 D.5116 ] [1286])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3035])) nsichneu.c:2486 83 {*movsi_internal}
     (nil))
(insn 4027 4026 7039 440 (set (reg:SI 0 ax [orig:1287 D.5116 ] [1287])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2487 83 {*movsi_internal}
     (nil))
(insn 7039 4027 4029 440 (set (reg:SI 1 dx [orig:1288 D.5116 ] [1288])
        (plus:SI (reg:SI 0 ax [orig:1287 D.5116 ] [1287])
            (const_int 2 [0x2]))) nsichneu.c:2487 191 {*leasi}
     (nil))
(insn 4029 7039 4030 440 (set (reg:SI 0 ax [3036])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -892 [0xfffffffffffffc84])) [0 c+0 S4 A32])) nsichneu.c:2487 83 {*movsi_internal}
     (nil))
(insn 4030 4029 4031 440 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1288 D.5116 ] [1288])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3036])) nsichneu.c:2487 83 {*movsi_internal}
     (nil))
(insn 4031 4030 4032 440 (set (reg:SI 0 ax [orig:1289 D.5116 ] [1289])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2488 83 {*movsi_internal}
     (nil))
(insn 4032 4031 4033 440 (parallel [
            (set (reg:SI 0 ax [orig:1290 D.5116 ] [1290])
                (plus:SI (reg:SI 0 ax [orig:1289 D.5116 ] [1289])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2488 197 {*addsi_1}
     (nil))
(insn 4033 4032 4034 440 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1290 D.5116 ] [1290])) nsichneu.c:2488 83 {*movsi_internal}
     (nil))
(code_label 4034 4033 4035 441 78 "" [5 uses])
(note 4035 4034 4036 441 [bb 441] NOTE_INSN_BASIC_BLOCK)
(insn 4036 4035 4037 441 (set (reg:SI 0 ax [orig:1291 D.5116 ] [1291])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2496 83 {*movsi_internal}
     (nil))
(insn 4037 4036 4038 441 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1291 D.5116 ] [1291])
            (const_int 4 [0x4]))) nsichneu.c:2496 7 {*cmpsi_1}
     (nil))
(jump_insn 4038 4037 4039 441 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4090)
            (pc))) nsichneu.c:2496 495 {*jcc_1}
     (nil)
 -> 4090)
(note 4039 4038 4040 442 [bb 442] NOTE_INSN_BASIC_BLOCK)
(insn 4040 4039 4041 442 (set (reg:SI 0 ax [orig:1292 D.5116 ] [1292])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2497 83 {*movsi_internal}
     (nil))
(insn 4041 4040 4042 442 (parallel [
            (set (reg:SI 0 ax [orig:1293 D.5116 ] [1293])
                (plus:SI (reg:SI 0 ax [orig:1292 D.5116 ] [1292])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2497 197 {*addsi_1}
     (nil))
(insn 4042 4041 4043 442 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1293 D.5116 ] [1293])
            (const_int 6 [0x6]))) nsichneu.c:2496 7 {*cmpsi_1}
     (nil))
(jump_insn 4043 4042 4044 442 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4090)
            (pc))) nsichneu.c:2496 495 {*jcc_1}
     (nil)
 -> 4090)
(note 4044 4043 4045 443 [bb 443] NOTE_INSN_BASIC_BLOCK)
(insn 4045 4044 4046 443 (set (reg:SI 1 dx [orig:1294 D.5117 ] [1294])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2498 83 {*movsi_internal}
     (nil))
(insn 4046 4045 4047 443 (set (reg:SI 0 ax [orig:1295 D.5117 ] [1295])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2498 83 {*movsi_internal}
     (nil))
(insn 4047 4046 4048 443 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1294 D.5117 ] [1294])
            (reg:SI 0 ax [orig:1295 D.5117 ] [1295]))) nsichneu.c:2497 7 {*cmpsi_1}
     (nil))
(jump_insn 4048 4047 4049 443 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4090)
            (pc))) nsichneu.c:2497 495 {*jcc_1}
     (nil)
 -> 4090)
(note 4049 4048 4050 444 [bb 444] NOTE_INSN_BASIC_BLOCK)
(insn 4050 4049 4051 444 (set (reg:SI 1 dx [orig:1296 D.5117 ] [1296])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2499 83 {*movsi_internal}
     (nil))
(insn 4051 4050 4052 444 (set (reg:SI 0 ax [orig:1297 D.5117 ] [1297])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2499 83 {*movsi_internal}
     (nil))
(insn 4052 4051 4053 444 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1296 D.5117 ] [1296])
            (reg:SI 0 ax [orig:1297 D.5117 ] [1297]))) nsichneu.c:2498 7 {*cmpsi_1}
     (nil))
(jump_insn 4053 4052 4054 444 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4090)
            (pc))) nsichneu.c:2498 495 {*jcc_1}
     (nil)
 -> 4090)
(note 4054 4053 4055 445 [bb 445] NOTE_INSN_BASIC_BLOCK)
(insn 4055 4054 4056 445 (set (reg:SI 0 ax [3037])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2505 83 {*movsi_internal}
     (nil))
(insn 4056 4055 4057 445 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -896 [0xfffffffffffffc80])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3037])) nsichneu.c:2505 83 {*movsi_internal}
     (nil))
(insn 4057 4056 4058 445 (set (reg:SI 0 ax [3038])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2506 83 {*movsi_internal}
     (nil))
(insn 4058 4057 4059 445 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -900 [0xfffffffffffffc7c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3038])) nsichneu.c:2506 83 {*movsi_internal}
     (nil))
(insn 4059 4058 4060 445 (set (reg:SI 0 ax [3039])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -900 [0xfffffffffffffc7c])) [0 b+0 S4 A32])) nsichneu.c:2509 83 {*movsi_internal}
     (nil))
(insn 4060 4059 4061 445 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3039])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -896 [0xfffffffffffffc80])) [0 a+0 S4 A32]))) nsichneu.c:2509 7 {*cmpsi_1}
     (nil))
(jump_insn 4061 4060 4062 445 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4090)
            (pc))) nsichneu.c:2509 495 {*jcc_1}
     (nil)
 -> 4090)
(note 4062 4061 4063 446 [bb 446] NOTE_INSN_BASIC_BLOCK)
(insn 4063 4062 4064 446 (set (reg:SI 0 ax [orig:1298 D.5117 ] [1298])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2512 83 {*movsi_internal}
     (nil))
(insn 4064 4063 4065 446 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1298 D.5117 ] [1298])) nsichneu.c:2512 83 {*movsi_internal}
     (nil))
(insn 4065 4064 4066 446 (set (reg:SI 0 ax [orig:1299 D.5116 ] [1299])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2513 83 {*movsi_internal}
     (nil))
(insn 4066 4065 4067 446 (parallel [
            (set (reg:SI 0 ax [orig:1300 D.5116 ] [1300])
                (plus:SI (reg:SI 0 ax [orig:1299 D.5116 ] [1299])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2513 197 {*addsi_1}
     (nil))
(insn 4067 4066 4072 446 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1300 D.5116 ] [1300])) nsichneu.c:2513 83 {*movsi_internal}
     (nil))
(insn 4072 4067 4073 446 (set (reg:SI 1 dx [3044])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -896 [0xfffffffffffffc80])) [0 a+0 S4 A32])) nsichneu.c:2516 83 {*movsi_internal}
     (nil))
(insn 4073 4072 4074 446 (set (reg:SI 0 ax [3045])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -900 [0xfffffffffffffc7c])) [0 b+0 S4 A32])) nsichneu.c:2516 83 {*movsi_internal}
     (nil))
(insn 4074 4073 4075 446 (parallel [
            (set (reg:SI 0 ax [3043])
                (plus:SI (reg:SI 0 ax [3045])
                    (reg:SI 1 dx [3044])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2516 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -896 [0xfffffffffffffc80])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -900 [0xfffffffffffffc7c])) [0 b+0 S4 A32]))
        (nil)))
(insn 4075 4074 4076 446 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -904 [0xfffffffffffffc78])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3043])) nsichneu.c:2516 83 {*movsi_internal}
     (nil))
(insn 4076 4075 4077 446 (set (reg:SI 0 ax [orig:1301 D.5116 ] [1301])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2519 83 {*movsi_internal}
     (nil))
(insn 4077 4076 4078 446 (set (reg:SI 1 dx [3046])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -896 [0xfffffffffffffc80])) [0 a+0 S4 A32])) nsichneu.c:2519 83 {*movsi_internal}
     (nil))
(insn 4078 4077 4079 446 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1301 D.5116 ] [1301])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3046])) nsichneu.c:2519 83 {*movsi_internal}
     (nil))
(insn 4079 4078 7036 446 (set (reg:SI 0 ax [orig:1302 D.5116 ] [1302])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2520 83 {*movsi_internal}
     (nil))
(insn 7036 4079 4081 446 (set (reg:SI 1 dx [orig:1303 D.5116 ] [1303])
        (plus:SI (reg:SI 0 ax [orig:1302 D.5116 ] [1302])
            (const_int 1 [0x1]))) nsichneu.c:2520 191 {*leasi}
     (nil))
(insn 4081 7036 4082 446 (set (reg:SI 0 ax [3047])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -900 [0xfffffffffffffc7c])) [0 b+0 S4 A32])) nsichneu.c:2520 83 {*movsi_internal}
     (nil))
(insn 4082 4081 4083 446 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1303 D.5116 ] [1303])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3047])) nsichneu.c:2520 83 {*movsi_internal}
     (nil))
(insn 4083 4082 7037 446 (set (reg:SI 0 ax [orig:1304 D.5116 ] [1304])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2521 83 {*movsi_internal}
     (nil))
(insn 7037 4083 4085 446 (set (reg:SI 1 dx [orig:1305 D.5116 ] [1305])
        (plus:SI (reg:SI 0 ax [orig:1304 D.5116 ] [1304])
            (const_int 2 [0x2]))) nsichneu.c:2521 191 {*leasi}
     (nil))
(insn 4085 7037 4086 446 (set (reg:SI 0 ax [3048])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -904 [0xfffffffffffffc78])) [0 c+0 S4 A32])) nsichneu.c:2521 83 {*movsi_internal}
     (nil))
(insn 4086 4085 4087 446 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1305 D.5116 ] [1305])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3048])) nsichneu.c:2521 83 {*movsi_internal}
     (nil))
(insn 4087 4086 4088 446 (set (reg:SI 0 ax [orig:1306 D.5116 ] [1306])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2522 83 {*movsi_internal}
     (nil))
(insn 4088 4087 4089 446 (parallel [
            (set (reg:SI 0 ax [orig:1307 D.5116 ] [1307])
                (plus:SI (reg:SI 0 ax [orig:1306 D.5116 ] [1306])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2522 197 {*addsi_1}
     (nil))
(insn 4089 4088 4090 446 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1307 D.5116 ] [1307])) nsichneu.c:2522 83 {*movsi_internal}
     (nil))
(code_label 4090 4089 4091 447 79 "" [5 uses])
(note 4091 4090 4092 447 [bb 447] NOTE_INSN_BASIC_BLOCK)
(insn 4092 4091 4093 447 (set (reg:SI 0 ax [orig:1308 D.5116 ] [1308])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2530 83 {*movsi_internal}
     (nil))
(insn 4093 4092 4094 447 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1308 D.5116 ] [1308])
            (const_int 4 [0x4]))) nsichneu.c:2530 7 {*cmpsi_1}
     (nil))
(jump_insn 4094 4093 4095 447 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4144)
            (pc))) nsichneu.c:2530 495 {*jcc_1}
     (nil)
 -> 4144)
(note 4095 4094 4096 448 [bb 448] NOTE_INSN_BASIC_BLOCK)
(insn 4096 4095 4097 448 (set (reg:SI 0 ax [orig:1309 D.5116 ] [1309])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2531 83 {*movsi_internal}
     (nil))
(insn 4097 4096 4098 448 (parallel [
            (set (reg:SI 0 ax [orig:1310 D.5116 ] [1310])
                (plus:SI (reg:SI 0 ax [orig:1309 D.5116 ] [1309])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2531 197 {*addsi_1}
     (nil))
(insn 4098 4097 4099 448 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1310 D.5116 ] [1310])
            (const_int 6 [0x6]))) nsichneu.c:2530 7 {*cmpsi_1}
     (nil))
(jump_insn 4099 4098 4100 448 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4144)
            (pc))) nsichneu.c:2530 495 {*jcc_1}
     (nil)
 -> 4144)
(note 4100 4099 4101 449 [bb 449] NOTE_INSN_BASIC_BLOCK)
(insn 4101 4100 4102 449 (set (reg:SI 1 dx [orig:1311 D.5117 ] [1311])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2532 83 {*movsi_internal}
     (nil))
(insn 4102 4101 4103 449 (set (reg:SI 0 ax [orig:1312 D.5117 ] [1312])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2532 83 {*movsi_internal}
     (nil))
(insn 4103 4102 4104 449 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1311 D.5117 ] [1311])
            (reg:SI 0 ax [orig:1312 D.5117 ] [1312]))) nsichneu.c:2531 7 {*cmpsi_1}
     (nil))
(jump_insn 4104 4103 4105 449 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4144)
            (pc))) nsichneu.c:2531 495 {*jcc_1}
     (nil)
 -> 4144)
(note 4105 4104 4106 450 [bb 450] NOTE_INSN_BASIC_BLOCK)
(insn 4106 4105 4107 450 (set (reg:SI 1 dx [orig:1313 D.5117 ] [1313])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2533 83 {*movsi_internal}
     (nil))
(insn 4107 4106 4108 450 (set (reg:SI 0 ax [orig:1314 D.5117 ] [1314])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2533 83 {*movsi_internal}
     (nil))
(insn 4108 4107 4109 450 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1313 D.5117 ] [1313])
            (reg:SI 0 ax [orig:1314 D.5117 ] [1314]))) nsichneu.c:2532 7 {*cmpsi_1}
     (nil))
(jump_insn 4109 4108 4110 450 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4144)
            (pc))) nsichneu.c:2532 495 {*jcc_1}
     (nil)
 -> 4144)
(note 4110 4109 4111 451 [bb 451] NOTE_INSN_BASIC_BLOCK)
(insn 4111 4110 4112 451 (set (reg:SI 0 ax [3049])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2539 83 {*movsi_internal}
     (nil))
(insn 4112 4111 4113 451 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -908 [0xfffffffffffffc74])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3049])) nsichneu.c:2539 83 {*movsi_internal}
     (nil))
(insn 4113 4112 4114 451 (set (reg:SI 0 ax [3050])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2540 83 {*movsi_internal}
     (nil))
(insn 4114 4113 4115 451 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -912 [0xfffffffffffffc70])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3050])) nsichneu.c:2540 83 {*movsi_internal}
     (nil))
(insn 4115 4114 4116 451 (set (reg:SI 0 ax [3051])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -912 [0xfffffffffffffc70])) [0 b+0 S4 A32])) nsichneu.c:2543 83 {*movsi_internal}
     (nil))
(insn 4116 4115 4117 451 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3051])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -908 [0xfffffffffffffc74])) [0 a+0 S4 A32]))) nsichneu.c:2543 7 {*cmpsi_1}
     (nil))
(jump_insn 4117 4116 4118 451 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4144)
            (pc))) nsichneu.c:2543 495 {*jcc_1}
     (nil)
 -> 4144)
(note 4118 4117 4119 452 [bb 452] NOTE_INSN_BASIC_BLOCK)
(insn 4119 4118 4120 452 (set (reg:SI 0 ax [orig:1315 D.5116 ] [1315])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2546 83 {*movsi_internal}
     (nil))
(insn 4120 4119 4121 452 (parallel [
            (set (reg:SI 0 ax [orig:1316 D.5116 ] [1316])
                (plus:SI (reg:SI 0 ax [orig:1315 D.5116 ] [1315])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2546 197 {*addsi_1}
     (nil))
(insn 4121 4120 4126 452 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1316 D.5116 ] [1316])) nsichneu.c:2546 83 {*movsi_internal}
     (nil))
(insn 4126 4121 4127 452 (set (reg:SI 1 dx [3056])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -908 [0xfffffffffffffc74])) [0 a+0 S4 A32])) nsichneu.c:2549 83 {*movsi_internal}
     (nil))
(insn 4127 4126 4128 452 (set (reg:SI 0 ax [3057])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -912 [0xfffffffffffffc70])) [0 b+0 S4 A32])) nsichneu.c:2549 83 {*movsi_internal}
     (nil))
(insn 4128 4127 4129 452 (parallel [
            (set (reg:SI 0 ax [3055])
                (plus:SI (reg:SI 0 ax [3057])
                    (reg:SI 1 dx [3056])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2549 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -908 [0xfffffffffffffc74])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -912 [0xfffffffffffffc70])) [0 b+0 S4 A32]))
        (nil)))
(insn 4129 4128 4130 452 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -916 [0xfffffffffffffc6c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3055])) nsichneu.c:2549 83 {*movsi_internal}
     (nil))
(insn 4130 4129 4131 452 (set (reg:SI 0 ax [orig:1317 D.5116 ] [1317])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2552 83 {*movsi_internal}
     (nil))
(insn 4131 4130 4132 452 (set (reg:SI 1 dx [3058])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -908 [0xfffffffffffffc74])) [0 a+0 S4 A32])) nsichneu.c:2552 83 {*movsi_internal}
     (nil))
(insn 4132 4131 4133 452 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1317 D.5116 ] [1317])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3058])) nsichneu.c:2552 83 {*movsi_internal}
     (nil))
(insn 4133 4132 7034 452 (set (reg:SI 0 ax [orig:1318 D.5116 ] [1318])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2553 83 {*movsi_internal}
     (nil))
(insn 7034 4133 4135 452 (set (reg:SI 1 dx [orig:1319 D.5116 ] [1319])
        (plus:SI (reg:SI 0 ax [orig:1318 D.5116 ] [1318])
            (const_int 1 [0x1]))) nsichneu.c:2553 191 {*leasi}
     (nil))
(insn 4135 7034 4136 452 (set (reg:SI 0 ax [3059])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -912 [0xfffffffffffffc70])) [0 b+0 S4 A32])) nsichneu.c:2553 83 {*movsi_internal}
     (nil))
(insn 4136 4135 4137 452 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1319 D.5116 ] [1319])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3059])) nsichneu.c:2553 83 {*movsi_internal}
     (nil))
(insn 4137 4136 7035 452 (set (reg:SI 0 ax [orig:1320 D.5116 ] [1320])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2554 83 {*movsi_internal}
     (nil))
(insn 7035 4137 4139 452 (set (reg:SI 1 dx [orig:1321 D.5116 ] [1321])
        (plus:SI (reg:SI 0 ax [orig:1320 D.5116 ] [1320])
            (const_int 2 [0x2]))) nsichneu.c:2554 191 {*leasi}
     (nil))
(insn 4139 7035 4140 452 (set (reg:SI 0 ax [3060])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -916 [0xfffffffffffffc6c])) [0 c+0 S4 A32])) nsichneu.c:2554 83 {*movsi_internal}
     (nil))
(insn 4140 4139 4141 452 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1321 D.5116 ] [1321])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3060])) nsichneu.c:2554 83 {*movsi_internal}
     (nil))
(insn 4141 4140 4142 452 (set (reg:SI 0 ax [orig:1322 D.5116 ] [1322])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2555 83 {*movsi_internal}
     (nil))
(insn 4142 4141 4143 452 (parallel [
            (set (reg:SI 0 ax [orig:1323 D.5116 ] [1323])
                (plus:SI (reg:SI 0 ax [orig:1322 D.5116 ] [1322])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2555 197 {*addsi_1}
     (nil))
(insn 4143 4142 4144 452 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1323 D.5116 ] [1323])) nsichneu.c:2555 83 {*movsi_internal}
     (nil))
(code_label 4144 4143 4145 453 80 "" [5 uses])
(note 4145 4144 4146 453 [bb 453] NOTE_INSN_BASIC_BLOCK)
(insn 4146 4145 4147 453 (set (reg:SI 0 ax [orig:1324 D.5116 ] [1324])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2563 83 {*movsi_internal}
     (nil))
(insn 4147 4146 4148 453 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1324 D.5116 ] [1324])
            (const_int 4 [0x4]))) nsichneu.c:2563 7 {*cmpsi_1}
     (nil))
(jump_insn 4148 4147 4149 453 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4200)
            (pc))) nsichneu.c:2563 495 {*jcc_1}
     (nil)
 -> 4200)
(note 4149 4148 4150 454 [bb 454] NOTE_INSN_BASIC_BLOCK)
(insn 4150 4149 4151 454 (set (reg:SI 0 ax [orig:1325 D.5116 ] [1325])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2564 83 {*movsi_internal}
     (nil))
(insn 4151 4150 4152 454 (parallel [
            (set (reg:SI 0 ax [orig:1326 D.5116 ] [1326])
                (plus:SI (reg:SI 0 ax [orig:1325 D.5116 ] [1325])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2564 197 {*addsi_1}
     (nil))
(insn 4152 4151 4153 454 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1326 D.5116 ] [1326])
            (const_int 6 [0x6]))) nsichneu.c:2563 7 {*cmpsi_1}
     (nil))
(jump_insn 4153 4152 4154 454 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4200)
            (pc))) nsichneu.c:2563 495 {*jcc_1}
     (nil)
 -> 4200)
(note 4154 4153 4155 455 [bb 455] NOTE_INSN_BASIC_BLOCK)
(insn 4155 4154 4156 455 (set (reg:SI 1 dx [orig:1327 D.5117 ] [1327])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2565 83 {*movsi_internal}
     (nil))
(insn 4156 4155 4157 455 (set (reg:SI 0 ax [orig:1328 D.5117 ] [1328])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2565 83 {*movsi_internal}
     (nil))
(insn 4157 4156 4158 455 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1327 D.5117 ] [1327])
            (reg:SI 0 ax [orig:1328 D.5117 ] [1328]))) nsichneu.c:2564 7 {*cmpsi_1}
     (nil))
(jump_insn 4158 4157 4159 455 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4200)
            (pc))) nsichneu.c:2564 495 {*jcc_1}
     (nil)
 -> 4200)
(note 4159 4158 4160 456 [bb 456] NOTE_INSN_BASIC_BLOCK)
(insn 4160 4159 4161 456 (set (reg:SI 1 dx [orig:1329 D.5117 ] [1329])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2566 83 {*movsi_internal}
     (nil))
(insn 4161 4160 4162 456 (set (reg:SI 0 ax [orig:1330 D.5117 ] [1330])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2566 83 {*movsi_internal}
     (nil))
(insn 4162 4161 4163 456 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1329 D.5117 ] [1329])
            (reg:SI 0 ax [orig:1330 D.5117 ] [1330]))) nsichneu.c:2565 7 {*cmpsi_1}
     (nil))
(jump_insn 4163 4162 4164 456 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4200)
            (pc))) nsichneu.c:2565 495 {*jcc_1}
     (nil)
 -> 4200)
(note 4164 4163 4165 457 [bb 457] NOTE_INSN_BASIC_BLOCK)
(insn 4165 4164 4166 457 (set (reg:SI 0 ax [3061])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2572 83 {*movsi_internal}
     (nil))
(insn 4166 4165 4167 457 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -920 [0xfffffffffffffc68])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3061])) nsichneu.c:2572 83 {*movsi_internal}
     (nil))
(insn 4167 4166 4168 457 (set (reg:SI 0 ax [3062])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2573 83 {*movsi_internal}
     (nil))
(insn 4168 4167 4169 457 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -924 [0xfffffffffffffc64])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3062])) nsichneu.c:2573 83 {*movsi_internal}
     (nil))
(insn 4169 4168 4170 457 (set (reg:SI 0 ax [3063])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -924 [0xfffffffffffffc64])) [0 b+0 S4 A32])) nsichneu.c:2576 83 {*movsi_internal}
     (nil))
(insn 4170 4169 4171 457 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3063])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -920 [0xfffffffffffffc68])) [0 a+0 S4 A32]))) nsichneu.c:2576 7 {*cmpsi_1}
     (nil))
(jump_insn 4171 4170 4172 457 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4200)
            (pc))) nsichneu.c:2576 495 {*jcc_1}
     (nil)
 -> 4200)
(note 4172 4171 4173 458 [bb 458] NOTE_INSN_BASIC_BLOCK)
(insn 4173 4172 4174 458 (set (reg:SI 0 ax [orig:1331 D.5117 ] [1331])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2579 83 {*movsi_internal}
     (nil))
(insn 4174 4173 4175 458 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1331 D.5117 ] [1331])) nsichneu.c:2579 83 {*movsi_internal}
     (nil))
(insn 4175 4174 4176 458 (set (reg:SI 0 ax [orig:1332 D.5116 ] [1332])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2580 83 {*movsi_internal}
     (nil))
(insn 4176 4175 4177 458 (parallel [
            (set (reg:SI 0 ax [orig:1333 D.5116 ] [1333])
                (plus:SI (reg:SI 0 ax [orig:1332 D.5116 ] [1332])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2580 197 {*addsi_1}
     (nil))
(insn 4177 4176 4182 458 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1333 D.5116 ] [1333])) nsichneu.c:2580 83 {*movsi_internal}
     (nil))
(insn 4182 4177 4183 458 (set (reg:SI 1 dx [3068])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -920 [0xfffffffffffffc68])) [0 a+0 S4 A32])) nsichneu.c:2583 83 {*movsi_internal}
     (nil))
(insn 4183 4182 4184 458 (set (reg:SI 0 ax [3069])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -924 [0xfffffffffffffc64])) [0 b+0 S4 A32])) nsichneu.c:2583 83 {*movsi_internal}
     (nil))
(insn 4184 4183 4185 458 (parallel [
            (set (reg:SI 0 ax [3067])
                (plus:SI (reg:SI 0 ax [3069])
                    (reg:SI 1 dx [3068])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2583 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -920 [0xfffffffffffffc68])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -924 [0xfffffffffffffc64])) [0 b+0 S4 A32]))
        (nil)))
(insn 4185 4184 4186 458 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -928 [0xfffffffffffffc60])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3067])) nsichneu.c:2583 83 {*movsi_internal}
     (nil))
(insn 4186 4185 4187 458 (set (reg:SI 0 ax [orig:1334 D.5116 ] [1334])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2586 83 {*movsi_internal}
     (nil))
(insn 4187 4186 4188 458 (set (reg:SI 1 dx [3070])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -920 [0xfffffffffffffc68])) [0 a+0 S4 A32])) nsichneu.c:2586 83 {*movsi_internal}
     (nil))
(insn 4188 4187 4189 458 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1334 D.5116 ] [1334])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3070])) nsichneu.c:2586 83 {*movsi_internal}
     (nil))
(insn 4189 4188 7032 458 (set (reg:SI 0 ax [orig:1335 D.5116 ] [1335])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2587 83 {*movsi_internal}
     (nil))
(insn 7032 4189 4191 458 (set (reg:SI 1 dx [orig:1336 D.5116 ] [1336])
        (plus:SI (reg:SI 0 ax [orig:1335 D.5116 ] [1335])
            (const_int 1 [0x1]))) nsichneu.c:2587 191 {*leasi}
     (nil))
(insn 4191 7032 4192 458 (set (reg:SI 0 ax [3071])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -924 [0xfffffffffffffc64])) [0 b+0 S4 A32])) nsichneu.c:2587 83 {*movsi_internal}
     (nil))
(insn 4192 4191 4193 458 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1336 D.5116 ] [1336])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3071])) nsichneu.c:2587 83 {*movsi_internal}
     (nil))
(insn 4193 4192 7033 458 (set (reg:SI 0 ax [orig:1337 D.5116 ] [1337])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2588 83 {*movsi_internal}
     (nil))
(insn 7033 4193 4195 458 (set (reg:SI 1 dx [orig:1338 D.5116 ] [1338])
        (plus:SI (reg:SI 0 ax [orig:1337 D.5116 ] [1337])
            (const_int 2 [0x2]))) nsichneu.c:2588 191 {*leasi}
     (nil))
(insn 4195 7033 4196 458 (set (reg:SI 0 ax [3072])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -928 [0xfffffffffffffc60])) [0 c+0 S4 A32])) nsichneu.c:2588 83 {*movsi_internal}
     (nil))
(insn 4196 4195 4197 458 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1338 D.5116 ] [1338])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3072])) nsichneu.c:2588 83 {*movsi_internal}
     (nil))
(insn 4197 4196 4198 458 (set (reg:SI 0 ax [orig:1339 D.5116 ] [1339])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2589 83 {*movsi_internal}
     (nil))
(insn 4198 4197 4199 458 (parallel [
            (set (reg:SI 0 ax [orig:1340 D.5116 ] [1340])
                (plus:SI (reg:SI 0 ax [orig:1339 D.5116 ] [1339])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2589 197 {*addsi_1}
     (nil))
(insn 4199 4198 4200 458 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1340 D.5116 ] [1340])) nsichneu.c:2589 83 {*movsi_internal}
     (nil))
(code_label 4200 4199 4201 459 81 "" [5 uses])
(note 4201 4200 4202 459 [bb 459] NOTE_INSN_BASIC_BLOCK)
(insn 4202 4201 4203 459 (set (reg:SI 0 ax [orig:1341 D.5116 ] [1341])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2597 83 {*movsi_internal}
     (nil))
(insn 4203 4202 4204 459 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1341 D.5116 ] [1341])
            (const_int 4 [0x4]))) nsichneu.c:2597 7 {*cmpsi_1}
     (nil))
(jump_insn 4204 4203 4205 459 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4254)
            (pc))) nsichneu.c:2597 495 {*jcc_1}
     (nil)
 -> 4254)
(note 4205 4204 4206 460 [bb 460] NOTE_INSN_BASIC_BLOCK)
(insn 4206 4205 4207 460 (set (reg:SI 0 ax [orig:1342 D.5116 ] [1342])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2598 83 {*movsi_internal}
     (nil))
(insn 4207 4206 4208 460 (parallel [
            (set (reg:SI 0 ax [orig:1343 D.5116 ] [1343])
                (plus:SI (reg:SI 0 ax [orig:1342 D.5116 ] [1342])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2598 197 {*addsi_1}
     (nil))
(insn 4208 4207 4209 460 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1343 D.5116 ] [1343])
            (const_int 6 [0x6]))) nsichneu.c:2597 7 {*cmpsi_1}
     (nil))
(jump_insn 4209 4208 4210 460 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4254)
            (pc))) nsichneu.c:2597 495 {*jcc_1}
     (nil)
 -> 4254)
(note 4210 4209 4211 461 [bb 461] NOTE_INSN_BASIC_BLOCK)
(insn 4211 4210 4212 461 (set (reg:SI 1 dx [orig:1344 D.5117 ] [1344])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2599 83 {*movsi_internal}
     (nil))
(insn 4212 4211 4213 461 (set (reg:SI 0 ax [orig:1345 D.5117 ] [1345])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2599 83 {*movsi_internal}
     (nil))
(insn 4213 4212 4214 461 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1344 D.5117 ] [1344])
            (reg:SI 0 ax [orig:1345 D.5117 ] [1345]))) nsichneu.c:2598 7 {*cmpsi_1}
     (nil))
(jump_insn 4214 4213 4215 461 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4254)
            (pc))) nsichneu.c:2598 495 {*jcc_1}
     (nil)
 -> 4254)
(note 4215 4214 4216 462 [bb 462] NOTE_INSN_BASIC_BLOCK)
(insn 4216 4215 4217 462 (set (reg:SI 1 dx [orig:1346 D.5117 ] [1346])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2600 83 {*movsi_internal}
     (nil))
(insn 4217 4216 4218 462 (set (reg:SI 0 ax [orig:1347 D.5117 ] [1347])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2600 83 {*movsi_internal}
     (nil))
(insn 4218 4217 4219 462 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1346 D.5117 ] [1346])
            (reg:SI 0 ax [orig:1347 D.5117 ] [1347]))) nsichneu.c:2599 7 {*cmpsi_1}
     (nil))
(jump_insn 4219 4218 4220 462 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4254)
            (pc))) nsichneu.c:2599 495 {*jcc_1}
     (nil)
 -> 4254)
(note 4220 4219 4221 463 [bb 463] NOTE_INSN_BASIC_BLOCK)
(insn 4221 4220 4222 463 (set (reg:SI 0 ax [3073])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2606 83 {*movsi_internal}
     (nil))
(insn 4222 4221 4223 463 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -932 [0xfffffffffffffc5c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3073])) nsichneu.c:2606 83 {*movsi_internal}
     (nil))
(insn 4223 4222 4224 463 (set (reg:SI 0 ax [3074])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2607 83 {*movsi_internal}
     (nil))
(insn 4224 4223 4225 463 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -936 [0xfffffffffffffc58])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3074])) nsichneu.c:2607 83 {*movsi_internal}
     (nil))
(insn 4225 4224 4226 463 (set (reg:SI 0 ax [3075])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -936 [0xfffffffffffffc58])) [0 b+0 S4 A32])) nsichneu.c:2610 83 {*movsi_internal}
     (nil))
(insn 4226 4225 4227 463 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3075])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -932 [0xfffffffffffffc5c])) [0 a+0 S4 A32]))) nsichneu.c:2610 7 {*cmpsi_1}
     (nil))
(jump_insn 4227 4226 4228 463 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4254)
            (pc))) nsichneu.c:2610 495 {*jcc_1}
     (nil)
 -> 4254)
(note 4228 4227 4229 464 [bb 464] NOTE_INSN_BASIC_BLOCK)
(insn 4229 4228 4230 464 (set (reg:SI 0 ax [orig:1348 D.5116 ] [1348])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2613 83 {*movsi_internal}
     (nil))
(insn 4230 4229 4231 464 (parallel [
            (set (reg:SI 0 ax [orig:1349 D.5116 ] [1349])
                (plus:SI (reg:SI 0 ax [orig:1348 D.5116 ] [1348])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2613 197 {*addsi_1}
     (nil))
(insn 4231 4230 4236 464 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1349 D.5116 ] [1349])) nsichneu.c:2613 83 {*movsi_internal}
     (nil))
(insn 4236 4231 4237 464 (set (reg:SI 1 dx [3080])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -932 [0xfffffffffffffc5c])) [0 a+0 S4 A32])) nsichneu.c:2616 83 {*movsi_internal}
     (nil))
(insn 4237 4236 4238 464 (set (reg:SI 0 ax [3081])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -936 [0xfffffffffffffc58])) [0 b+0 S4 A32])) nsichneu.c:2616 83 {*movsi_internal}
     (nil))
(insn 4238 4237 4239 464 (parallel [
            (set (reg:SI 0 ax [3079])
                (plus:SI (reg:SI 0 ax [3081])
                    (reg:SI 1 dx [3080])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2616 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -932 [0xfffffffffffffc5c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -936 [0xfffffffffffffc58])) [0 b+0 S4 A32]))
        (nil)))
(insn 4239 4238 4240 464 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -940 [0xfffffffffffffc54])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3079])) nsichneu.c:2616 83 {*movsi_internal}
     (nil))
(insn 4240 4239 4241 464 (set (reg:SI 0 ax [orig:1350 D.5116 ] [1350])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2619 83 {*movsi_internal}
     (nil))
(insn 4241 4240 4242 464 (set (reg:SI 1 dx [3082])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -932 [0xfffffffffffffc5c])) [0 a+0 S4 A32])) nsichneu.c:2619 83 {*movsi_internal}
     (nil))
(insn 4242 4241 4243 464 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1350 D.5116 ] [1350])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3082])) nsichneu.c:2619 83 {*movsi_internal}
     (nil))
(insn 4243 4242 7030 464 (set (reg:SI 0 ax [orig:1351 D.5116 ] [1351])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2620 83 {*movsi_internal}
     (nil))
(insn 7030 4243 4245 464 (set (reg:SI 1 dx [orig:1352 D.5116 ] [1352])
        (plus:SI (reg:SI 0 ax [orig:1351 D.5116 ] [1351])
            (const_int 1 [0x1]))) nsichneu.c:2620 191 {*leasi}
     (nil))
(insn 4245 7030 4246 464 (set (reg:SI 0 ax [3083])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -936 [0xfffffffffffffc58])) [0 b+0 S4 A32])) nsichneu.c:2620 83 {*movsi_internal}
     (nil))
(insn 4246 4245 4247 464 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1352 D.5116 ] [1352])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3083])) nsichneu.c:2620 83 {*movsi_internal}
     (nil))
(insn 4247 4246 7031 464 (set (reg:SI 0 ax [orig:1353 D.5116 ] [1353])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2621 83 {*movsi_internal}
     (nil))
(insn 7031 4247 4249 464 (set (reg:SI 1 dx [orig:1354 D.5116 ] [1354])
        (plus:SI (reg:SI 0 ax [orig:1353 D.5116 ] [1353])
            (const_int 2 [0x2]))) nsichneu.c:2621 191 {*leasi}
     (nil))
(insn 4249 7031 4250 464 (set (reg:SI 0 ax [3084])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -940 [0xfffffffffffffc54])) [0 c+0 S4 A32])) nsichneu.c:2621 83 {*movsi_internal}
     (nil))
(insn 4250 4249 4251 464 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1354 D.5116 ] [1354])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3084])) nsichneu.c:2621 83 {*movsi_internal}
     (nil))
(insn 4251 4250 4252 464 (set (reg:SI 0 ax [orig:1355 D.5116 ] [1355])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2622 83 {*movsi_internal}
     (nil))
(insn 4252 4251 4253 464 (parallel [
            (set (reg:SI 0 ax [orig:1356 D.5116 ] [1356])
                (plus:SI (reg:SI 0 ax [orig:1355 D.5116 ] [1355])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2622 197 {*addsi_1}
     (nil))
(insn 4253 4252 4254 464 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1356 D.5116 ] [1356])) nsichneu.c:2622 83 {*movsi_internal}
     (nil))
(code_label 4254 4253 4255 465 82 "" [5 uses])
(note 4255 4254 4256 465 [bb 465] NOTE_INSN_BASIC_BLOCK)
(insn 4256 4255 4257 465 (set (reg:SI 0 ax [orig:1357 D.5116 ] [1357])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2630 83 {*movsi_internal}
     (nil))
(insn 4257 4256 4258 465 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1357 D.5116 ] [1357])
            (const_int 4 [0x4]))) nsichneu.c:2630 7 {*cmpsi_1}
     (nil))
(jump_insn 4258 4257 4259 465 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4310)
            (pc))) nsichneu.c:2630 495 {*jcc_1}
     (nil)
 -> 4310)
(note 4259 4258 4260 466 [bb 466] NOTE_INSN_BASIC_BLOCK)
(insn 4260 4259 4261 466 (set (reg:SI 0 ax [orig:1358 D.5116 ] [1358])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2631 83 {*movsi_internal}
     (nil))
(insn 4261 4260 4262 466 (parallel [
            (set (reg:SI 0 ax [orig:1359 D.5116 ] [1359])
                (plus:SI (reg:SI 0 ax [orig:1358 D.5116 ] [1358])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2631 197 {*addsi_1}
     (nil))
(insn 4262 4261 4263 466 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1359 D.5116 ] [1359])
            (const_int 6 [0x6]))) nsichneu.c:2630 7 {*cmpsi_1}
     (nil))
(jump_insn 4263 4262 4264 466 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4310)
            (pc))) nsichneu.c:2630 495 {*jcc_1}
     (nil)
 -> 4310)
(note 4264 4263 4265 467 [bb 467] NOTE_INSN_BASIC_BLOCK)
(insn 4265 4264 4266 467 (set (reg:SI 1 dx [orig:1360 D.5117 ] [1360])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2632 83 {*movsi_internal}
     (nil))
(insn 4266 4265 4267 467 (set (reg:SI 0 ax [orig:1361 D.5117 ] [1361])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2632 83 {*movsi_internal}
     (nil))
(insn 4267 4266 4268 467 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1360 D.5117 ] [1360])
            (reg:SI 0 ax [orig:1361 D.5117 ] [1361]))) nsichneu.c:2631 7 {*cmpsi_1}
     (nil))
(jump_insn 4268 4267 4269 467 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4310)
            (pc))) nsichneu.c:2631 495 {*jcc_1}
     (nil)
 -> 4310)
(note 4269 4268 4270 468 [bb 468] NOTE_INSN_BASIC_BLOCK)
(insn 4270 4269 4271 468 (set (reg:SI 1 dx [orig:1362 D.5117 ] [1362])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2633 83 {*movsi_internal}
     (nil))
(insn 4271 4270 4272 468 (set (reg:SI 0 ax [orig:1363 D.5117 ] [1363])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2633 83 {*movsi_internal}
     (nil))
(insn 4272 4271 4273 468 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1362 D.5117 ] [1362])
            (reg:SI 0 ax [orig:1363 D.5117 ] [1363]))) nsichneu.c:2632 7 {*cmpsi_1}
     (nil))
(jump_insn 4273 4272 4274 468 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4310)
            (pc))) nsichneu.c:2632 495 {*jcc_1}
     (nil)
 -> 4310)
(note 4274 4273 4275 469 [bb 469] NOTE_INSN_BASIC_BLOCK)
(insn 4275 4274 4276 469 (set (reg:SI 0 ax [3085])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2639 83 {*movsi_internal}
     (nil))
(insn 4276 4275 4277 469 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -944 [0xfffffffffffffc50])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3085])) nsichneu.c:2639 83 {*movsi_internal}
     (nil))
(insn 4277 4276 4278 469 (set (reg:SI 0 ax [3086])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2640 83 {*movsi_internal}
     (nil))
(insn 4278 4277 4279 469 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -948 [0xfffffffffffffc4c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3086])) nsichneu.c:2640 83 {*movsi_internal}
     (nil))
(insn 4279 4278 4280 469 (set (reg:SI 0 ax [3087])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -948 [0xfffffffffffffc4c])) [0 b+0 S4 A32])) nsichneu.c:2643 83 {*movsi_internal}
     (nil))
(insn 4280 4279 4281 469 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3087])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -944 [0xfffffffffffffc50])) [0 a+0 S4 A32]))) nsichneu.c:2643 7 {*cmpsi_1}
     (nil))
(jump_insn 4281 4280 4282 469 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4310)
            (pc))) nsichneu.c:2643 495 {*jcc_1}
     (nil)
 -> 4310)
(note 4282 4281 4283 470 [bb 470] NOTE_INSN_BASIC_BLOCK)
(insn 4283 4282 4284 470 (set (reg:SI 0 ax [orig:1364 D.5117 ] [1364])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2646 83 {*movsi_internal}
     (nil))
(insn 4284 4283 4285 470 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1364 D.5117 ] [1364])) nsichneu.c:2646 83 {*movsi_internal}
     (nil))
(insn 4285 4284 4286 470 (set (reg:SI 0 ax [orig:1365 D.5116 ] [1365])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2647 83 {*movsi_internal}
     (nil))
(insn 4286 4285 4287 470 (parallel [
            (set (reg:SI 0 ax [orig:1366 D.5116 ] [1366])
                (plus:SI (reg:SI 0 ax [orig:1365 D.5116 ] [1365])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2647 197 {*addsi_1}
     (nil))
(insn 4287 4286 4292 470 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1366 D.5116 ] [1366])) nsichneu.c:2647 83 {*movsi_internal}
     (nil))
(insn 4292 4287 4293 470 (set (reg:SI 1 dx [3092])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -944 [0xfffffffffffffc50])) [0 a+0 S4 A32])) nsichneu.c:2650 83 {*movsi_internal}
     (nil))
(insn 4293 4292 4294 470 (set (reg:SI 0 ax [3093])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -948 [0xfffffffffffffc4c])) [0 b+0 S4 A32])) nsichneu.c:2650 83 {*movsi_internal}
     (nil))
(insn 4294 4293 4295 470 (parallel [
            (set (reg:SI 0 ax [3091])
                (plus:SI (reg:SI 0 ax [3093])
                    (reg:SI 1 dx [3092])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2650 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -944 [0xfffffffffffffc50])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -948 [0xfffffffffffffc4c])) [0 b+0 S4 A32]))
        (nil)))
(insn 4295 4294 4296 470 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -952 [0xfffffffffffffc48])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3091])) nsichneu.c:2650 83 {*movsi_internal}
     (nil))
(insn 4296 4295 4297 470 (set (reg:SI 0 ax [orig:1367 D.5116 ] [1367])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2653 83 {*movsi_internal}
     (nil))
(insn 4297 4296 4298 470 (set (reg:SI 1 dx [3094])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -944 [0xfffffffffffffc50])) [0 a+0 S4 A32])) nsichneu.c:2653 83 {*movsi_internal}
     (nil))
(insn 4298 4297 4299 470 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1367 D.5116 ] [1367])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3094])) nsichneu.c:2653 83 {*movsi_internal}
     (nil))
(insn 4299 4298 7028 470 (set (reg:SI 0 ax [orig:1368 D.5116 ] [1368])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2654 83 {*movsi_internal}
     (nil))
(insn 7028 4299 4301 470 (set (reg:SI 1 dx [orig:1369 D.5116 ] [1369])
        (plus:SI (reg:SI 0 ax [orig:1368 D.5116 ] [1368])
            (const_int 1 [0x1]))) nsichneu.c:2654 191 {*leasi}
     (nil))
(insn 4301 7028 4302 470 (set (reg:SI 0 ax [3095])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -948 [0xfffffffffffffc4c])) [0 b+0 S4 A32])) nsichneu.c:2654 83 {*movsi_internal}
     (nil))
(insn 4302 4301 4303 470 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1369 D.5116 ] [1369])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3095])) nsichneu.c:2654 83 {*movsi_internal}
     (nil))
(insn 4303 4302 7029 470 (set (reg:SI 0 ax [orig:1370 D.5116 ] [1370])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2655 83 {*movsi_internal}
     (nil))
(insn 7029 4303 4305 470 (set (reg:SI 1 dx [orig:1371 D.5116 ] [1371])
        (plus:SI (reg:SI 0 ax [orig:1370 D.5116 ] [1370])
            (const_int 2 [0x2]))) nsichneu.c:2655 191 {*leasi}
     (nil))
(insn 4305 7029 4306 470 (set (reg:SI 0 ax [3096])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -952 [0xfffffffffffffc48])) [0 c+0 S4 A32])) nsichneu.c:2655 83 {*movsi_internal}
     (nil))
(insn 4306 4305 4307 470 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1371 D.5116 ] [1371])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3096])) nsichneu.c:2655 83 {*movsi_internal}
     (nil))
(insn 4307 4306 4308 470 (set (reg:SI 0 ax [orig:1372 D.5116 ] [1372])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2656 83 {*movsi_internal}
     (nil))
(insn 4308 4307 4309 470 (parallel [
            (set (reg:SI 0 ax [orig:1373 D.5116 ] [1373])
                (plus:SI (reg:SI 0 ax [orig:1372 D.5116 ] [1372])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2656 197 {*addsi_1}
     (nil))
(insn 4309 4308 4310 470 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1373 D.5116 ] [1373])) nsichneu.c:2656 83 {*movsi_internal}
     (nil))
(code_label 4310 4309 4311 471 83 "" [5 uses])
(note 4311 4310 4312 471 [bb 471] NOTE_INSN_BASIC_BLOCK)
(insn 4312 4311 4313 471 (set (reg:SI 0 ax [orig:1374 D.5116 ] [1374])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2664 83 {*movsi_internal}
     (nil))
(insn 4313 4312 4314 471 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1374 D.5116 ] [1374])
            (const_int 4 [0x4]))) nsichneu.c:2664 7 {*cmpsi_1}
     (nil))
(jump_insn 4314 4313 4315 471 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4366)
            (pc))) nsichneu.c:2664 495 {*jcc_1}
     (nil)
 -> 4366)
(note 4315 4314 4316 472 [bb 472] NOTE_INSN_BASIC_BLOCK)
(insn 4316 4315 4317 472 (set (reg:SI 0 ax [orig:1375 D.5116 ] [1375])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2665 83 {*movsi_internal}
     (nil))
(insn 4317 4316 4318 472 (parallel [
            (set (reg:SI 0 ax [orig:1376 D.5116 ] [1376])
                (plus:SI (reg:SI 0 ax [orig:1375 D.5116 ] [1375])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2665 197 {*addsi_1}
     (nil))
(insn 4318 4317 4319 472 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1376 D.5116 ] [1376])
            (const_int 6 [0x6]))) nsichneu.c:2664 7 {*cmpsi_1}
     (nil))
(jump_insn 4319 4318 4320 472 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4366)
            (pc))) nsichneu.c:2664 495 {*jcc_1}
     (nil)
 -> 4366)
(note 4320 4319 4321 473 [bb 473] NOTE_INSN_BASIC_BLOCK)
(insn 4321 4320 4322 473 (set (reg:SI 1 dx [orig:1377 D.5117 ] [1377])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2666 83 {*movsi_internal}
     (nil))
(insn 4322 4321 4323 473 (set (reg:SI 0 ax [orig:1378 D.5117 ] [1378])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2666 83 {*movsi_internal}
     (nil))
(insn 4323 4322 4324 473 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1377 D.5117 ] [1377])
            (reg:SI 0 ax [orig:1378 D.5117 ] [1378]))) nsichneu.c:2665 7 {*cmpsi_1}
     (nil))
(jump_insn 4324 4323 4325 473 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4366)
            (pc))) nsichneu.c:2665 495 {*jcc_1}
     (nil)
 -> 4366)
(note 4325 4324 4326 474 [bb 474] NOTE_INSN_BASIC_BLOCK)
(insn 4326 4325 4327 474 (set (reg:SI 1 dx [orig:1379 D.5117 ] [1379])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2667 83 {*movsi_internal}
     (nil))
(insn 4327 4326 4328 474 (set (reg:SI 0 ax [orig:1380 D.5117 ] [1380])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2667 83 {*movsi_internal}
     (nil))
(insn 4328 4327 4329 474 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1379 D.5117 ] [1379])
            (reg:SI 0 ax [orig:1380 D.5117 ] [1380]))) nsichneu.c:2666 7 {*cmpsi_1}
     (nil))
(jump_insn 4329 4328 4330 474 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4366)
            (pc))) nsichneu.c:2666 495 {*jcc_1}
     (nil)
 -> 4366)
(note 4330 4329 4331 475 [bb 475] NOTE_INSN_BASIC_BLOCK)
(insn 4331 4330 4332 475 (set (reg:SI 0 ax [3097])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2673 83 {*movsi_internal}
     (nil))
(insn 4332 4331 4333 475 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -956 [0xfffffffffffffc44])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3097])) nsichneu.c:2673 83 {*movsi_internal}
     (nil))
(insn 4333 4332 4334 475 (set (reg:SI 0 ax [3098])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2674 83 {*movsi_internal}
     (nil))
(insn 4334 4333 4335 475 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -960 [0xfffffffffffffc40])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3098])) nsichneu.c:2674 83 {*movsi_internal}
     (nil))
(insn 4335 4334 4336 475 (set (reg:SI 0 ax [3099])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -960 [0xfffffffffffffc40])) [0 b+0 S4 A32])) nsichneu.c:2677 83 {*movsi_internal}
     (nil))
(insn 4336 4335 4337 475 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3099])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -956 [0xfffffffffffffc44])) [0 a+0 S4 A32]))) nsichneu.c:2677 7 {*cmpsi_1}
     (nil))
(jump_insn 4337 4336 4338 475 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4366)
            (pc))) nsichneu.c:2677 495 {*jcc_1}
     (nil)
 -> 4366)
(note 4338 4337 4339 476 [bb 476] NOTE_INSN_BASIC_BLOCK)
(insn 4339 4338 4340 476 (set (reg:SI 0 ax [orig:1381 D.5117 ] [1381])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2680 83 {*movsi_internal}
     (nil))
(insn 4340 4339 4341 476 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1381 D.5117 ] [1381])) nsichneu.c:2680 83 {*movsi_internal}
     (nil))
(insn 4341 4340 4342 476 (set (reg:SI 0 ax [orig:1382 D.5116 ] [1382])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2681 83 {*movsi_internal}
     (nil))
(insn 4342 4341 4343 476 (parallel [
            (set (reg:SI 0 ax [orig:1383 D.5116 ] [1383])
                (plus:SI (reg:SI 0 ax [orig:1382 D.5116 ] [1382])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2681 197 {*addsi_1}
     (nil))
(insn 4343 4342 4348 476 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1383 D.5116 ] [1383])) nsichneu.c:2681 83 {*movsi_internal}
     (nil))
(insn 4348 4343 4349 476 (set (reg:SI 1 dx [3104])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -956 [0xfffffffffffffc44])) [0 a+0 S4 A32])) nsichneu.c:2684 83 {*movsi_internal}
     (nil))
(insn 4349 4348 4350 476 (set (reg:SI 0 ax [3105])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -960 [0xfffffffffffffc40])) [0 b+0 S4 A32])) nsichneu.c:2684 83 {*movsi_internal}
     (nil))
(insn 4350 4349 4351 476 (parallel [
            (set (reg:SI 0 ax [3103])
                (plus:SI (reg:SI 0 ax [3105])
                    (reg:SI 1 dx [3104])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2684 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -956 [0xfffffffffffffc44])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -960 [0xfffffffffffffc40])) [0 b+0 S4 A32]))
        (nil)))
(insn 4351 4350 4352 476 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -964 [0xfffffffffffffc3c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3103])) nsichneu.c:2684 83 {*movsi_internal}
     (nil))
(insn 4352 4351 4353 476 (set (reg:SI 0 ax [orig:1384 D.5116 ] [1384])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2687 83 {*movsi_internal}
     (nil))
(insn 4353 4352 4354 476 (set (reg:SI 1 dx [3106])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -956 [0xfffffffffffffc44])) [0 a+0 S4 A32])) nsichneu.c:2687 83 {*movsi_internal}
     (nil))
(insn 4354 4353 4355 476 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1384 D.5116 ] [1384])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3106])) nsichneu.c:2687 83 {*movsi_internal}
     (nil))
(insn 4355 4354 7026 476 (set (reg:SI 0 ax [orig:1385 D.5116 ] [1385])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2688 83 {*movsi_internal}
     (nil))
(insn 7026 4355 4357 476 (set (reg:SI 1 dx [orig:1386 D.5116 ] [1386])
        (plus:SI (reg:SI 0 ax [orig:1385 D.5116 ] [1385])
            (const_int 1 [0x1]))) nsichneu.c:2688 191 {*leasi}
     (nil))
(insn 4357 7026 4358 476 (set (reg:SI 0 ax [3107])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -960 [0xfffffffffffffc40])) [0 b+0 S4 A32])) nsichneu.c:2688 83 {*movsi_internal}
     (nil))
(insn 4358 4357 4359 476 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1386 D.5116 ] [1386])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3107])) nsichneu.c:2688 83 {*movsi_internal}
     (nil))
(insn 4359 4358 7027 476 (set (reg:SI 0 ax [orig:1387 D.5116 ] [1387])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2689 83 {*movsi_internal}
     (nil))
(insn 7027 4359 4361 476 (set (reg:SI 1 dx [orig:1388 D.5116 ] [1388])
        (plus:SI (reg:SI 0 ax [orig:1387 D.5116 ] [1387])
            (const_int 2 [0x2]))) nsichneu.c:2689 191 {*leasi}
     (nil))
(insn 4361 7027 4362 476 (set (reg:SI 0 ax [3108])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -964 [0xfffffffffffffc3c])) [0 c+0 S4 A32])) nsichneu.c:2689 83 {*movsi_internal}
     (nil))
(insn 4362 4361 4363 476 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1388 D.5116 ] [1388])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3108])) nsichneu.c:2689 83 {*movsi_internal}
     (nil))
(insn 4363 4362 4364 476 (set (reg:SI 0 ax [orig:1389 D.5116 ] [1389])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2690 83 {*movsi_internal}
     (nil))
(insn 4364 4363 4365 476 (parallel [
            (set (reg:SI 0 ax [orig:1390 D.5116 ] [1390])
                (plus:SI (reg:SI 0 ax [orig:1389 D.5116 ] [1389])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2690 197 {*addsi_1}
     (nil))
(insn 4365 4364 4366 476 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1390 D.5116 ] [1390])) nsichneu.c:2690 83 {*movsi_internal}
     (nil))
(code_label 4366 4365 4367 477 84 "" [5 uses])
(note 4367 4366 4368 477 [bb 477] NOTE_INSN_BASIC_BLOCK)
(insn 4368 4367 4369 477 (set (reg:SI 0 ax [orig:1391 D.5116 ] [1391])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2698 83 {*movsi_internal}
     (nil))
(insn 4369 4368 4370 477 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1391 D.5116 ] [1391])
            (const_int 4 [0x4]))) nsichneu.c:2698 7 {*cmpsi_1}
     (nil))
(jump_insn 4370 4369 4371 477 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4422)
            (pc))) nsichneu.c:2698 495 {*jcc_1}
     (nil)
 -> 4422)
(note 4371 4370 4372 478 [bb 478] NOTE_INSN_BASIC_BLOCK)
(insn 4372 4371 4373 478 (set (reg:SI 0 ax [orig:1392 D.5116 ] [1392])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2699 83 {*movsi_internal}
     (nil))
(insn 4373 4372 4374 478 (parallel [
            (set (reg:SI 0 ax [orig:1393 D.5116 ] [1393])
                (plus:SI (reg:SI 0 ax [orig:1392 D.5116 ] [1392])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2699 197 {*addsi_1}
     (nil))
(insn 4374 4373 4375 478 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1393 D.5116 ] [1393])
            (const_int 6 [0x6]))) nsichneu.c:2698 7 {*cmpsi_1}
     (nil))
(jump_insn 4375 4374 4376 478 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4422)
            (pc))) nsichneu.c:2698 495 {*jcc_1}
     (nil)
 -> 4422)
(note 4376 4375 4377 479 [bb 479] NOTE_INSN_BASIC_BLOCK)
(insn 4377 4376 4378 479 (set (reg:SI 1 dx [orig:1394 D.5117 ] [1394])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2700 83 {*movsi_internal}
     (nil))
(insn 4378 4377 4379 479 (set (reg:SI 0 ax [orig:1395 D.5117 ] [1395])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2700 83 {*movsi_internal}
     (nil))
(insn 4379 4378 4380 479 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1394 D.5117 ] [1394])
            (reg:SI 0 ax [orig:1395 D.5117 ] [1395]))) nsichneu.c:2699 7 {*cmpsi_1}
     (nil))
(jump_insn 4380 4379 4381 479 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4422)
            (pc))) nsichneu.c:2699 495 {*jcc_1}
     (nil)
 -> 4422)
(note 4381 4380 4382 480 [bb 480] NOTE_INSN_BASIC_BLOCK)
(insn 4382 4381 4383 480 (set (reg:SI 1 dx [orig:1396 D.5117 ] [1396])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2701 83 {*movsi_internal}
     (nil))
(insn 4383 4382 4384 480 (set (reg:SI 0 ax [orig:1397 D.5117 ] [1397])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2701 83 {*movsi_internal}
     (nil))
(insn 4384 4383 4385 480 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1396 D.5117 ] [1396])
            (reg:SI 0 ax [orig:1397 D.5117 ] [1397]))) nsichneu.c:2700 7 {*cmpsi_1}
     (nil))
(jump_insn 4385 4384 4386 480 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4422)
            (pc))) nsichneu.c:2700 495 {*jcc_1}
     (nil)
 -> 4422)
(note 4386 4385 4387 481 [bb 481] NOTE_INSN_BASIC_BLOCK)
(insn 4387 4386 4388 481 (set (reg:SI 0 ax [3109])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2707 83 {*movsi_internal}
     (nil))
(insn 4388 4387 4389 481 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -968 [0xfffffffffffffc38])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3109])) nsichneu.c:2707 83 {*movsi_internal}
     (nil))
(insn 4389 4388 4390 481 (set (reg:SI 0 ax [3110])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2708 83 {*movsi_internal}
     (nil))
(insn 4390 4389 4391 481 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -972 [0xfffffffffffffc34])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3110])) nsichneu.c:2708 83 {*movsi_internal}
     (nil))
(insn 4391 4390 4392 481 (set (reg:SI 0 ax [3111])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -972 [0xfffffffffffffc34])) [0 b+0 S4 A32])) nsichneu.c:2711 83 {*movsi_internal}
     (nil))
(insn 4392 4391 4393 481 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3111])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -968 [0xfffffffffffffc38])) [0 a+0 S4 A32]))) nsichneu.c:2711 7 {*cmpsi_1}
     (nil))
(jump_insn 4393 4392 4394 481 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4422)
            (pc))) nsichneu.c:2711 495 {*jcc_1}
     (nil)
 -> 4422)
(note 4394 4393 4395 482 [bb 482] NOTE_INSN_BASIC_BLOCK)
(insn 4395 4394 4396 482 (set (reg:SI 0 ax [orig:1398 D.5117 ] [1398])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2714 83 {*movsi_internal}
     (nil))
(insn 4396 4395 4397 482 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1398 D.5117 ] [1398])) nsichneu.c:2714 83 {*movsi_internal}
     (nil))
(insn 4397 4396 4398 482 (set (reg:SI 0 ax [orig:1399 D.5116 ] [1399])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2715 83 {*movsi_internal}
     (nil))
(insn 4398 4397 4399 482 (parallel [
            (set (reg:SI 0 ax [orig:1400 D.5116 ] [1400])
                (plus:SI (reg:SI 0 ax [orig:1399 D.5116 ] [1399])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2715 197 {*addsi_1}
     (nil))
(insn 4399 4398 4404 482 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1400 D.5116 ] [1400])) nsichneu.c:2715 83 {*movsi_internal}
     (nil))
(insn 4404 4399 4405 482 (set (reg:SI 1 dx [3116])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -968 [0xfffffffffffffc38])) [0 a+0 S4 A32])) nsichneu.c:2718 83 {*movsi_internal}
     (nil))
(insn 4405 4404 4406 482 (set (reg:SI 0 ax [3117])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -972 [0xfffffffffffffc34])) [0 b+0 S4 A32])) nsichneu.c:2718 83 {*movsi_internal}
     (nil))
(insn 4406 4405 4407 482 (parallel [
            (set (reg:SI 0 ax [3115])
                (plus:SI (reg:SI 0 ax [3117])
                    (reg:SI 1 dx [3116])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2718 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -968 [0xfffffffffffffc38])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -972 [0xfffffffffffffc34])) [0 b+0 S4 A32]))
        (nil)))
(insn 4407 4406 4408 482 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -976 [0xfffffffffffffc30])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3115])) nsichneu.c:2718 83 {*movsi_internal}
     (nil))
(insn 4408 4407 4409 482 (set (reg:SI 0 ax [orig:1401 D.5116 ] [1401])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2721 83 {*movsi_internal}
     (nil))
(insn 4409 4408 4410 482 (set (reg:SI 1 dx [3118])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -968 [0xfffffffffffffc38])) [0 a+0 S4 A32])) nsichneu.c:2721 83 {*movsi_internal}
     (nil))
(insn 4410 4409 4411 482 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1401 D.5116 ] [1401])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3118])) nsichneu.c:2721 83 {*movsi_internal}
     (nil))
(insn 4411 4410 7024 482 (set (reg:SI 0 ax [orig:1402 D.5116 ] [1402])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2722 83 {*movsi_internal}
     (nil))
(insn 7024 4411 4413 482 (set (reg:SI 1 dx [orig:1403 D.5116 ] [1403])
        (plus:SI (reg:SI 0 ax [orig:1402 D.5116 ] [1402])
            (const_int 1 [0x1]))) nsichneu.c:2722 191 {*leasi}
     (nil))
(insn 4413 7024 4414 482 (set (reg:SI 0 ax [3119])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -972 [0xfffffffffffffc34])) [0 b+0 S4 A32])) nsichneu.c:2722 83 {*movsi_internal}
     (nil))
(insn 4414 4413 4415 482 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1403 D.5116 ] [1403])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3119])) nsichneu.c:2722 83 {*movsi_internal}
     (nil))
(insn 4415 4414 7025 482 (set (reg:SI 0 ax [orig:1404 D.5116 ] [1404])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2723 83 {*movsi_internal}
     (nil))
(insn 7025 4415 4417 482 (set (reg:SI 1 dx [orig:1405 D.5116 ] [1405])
        (plus:SI (reg:SI 0 ax [orig:1404 D.5116 ] [1404])
            (const_int 2 [0x2]))) nsichneu.c:2723 191 {*leasi}
     (nil))
(insn 4417 7025 4418 482 (set (reg:SI 0 ax [3120])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -976 [0xfffffffffffffc30])) [0 c+0 S4 A32])) nsichneu.c:2723 83 {*movsi_internal}
     (nil))
(insn 4418 4417 4419 482 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1405 D.5116 ] [1405])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3120])) nsichneu.c:2723 83 {*movsi_internal}
     (nil))
(insn 4419 4418 4420 482 (set (reg:SI 0 ax [orig:1406 D.5116 ] [1406])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2724 83 {*movsi_internal}
     (nil))
(insn 4420 4419 4421 482 (parallel [
            (set (reg:SI 0 ax [orig:1407 D.5116 ] [1407])
                (plus:SI (reg:SI 0 ax [orig:1406 D.5116 ] [1406])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2724 197 {*addsi_1}
     (nil))
(insn 4421 4420 4422 482 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1407 D.5116 ] [1407])) nsichneu.c:2724 83 {*movsi_internal}
     (nil))
(code_label 4422 4421 4423 483 85 "" [5 uses])
(note 4423 4422 4424 483 [bb 483] NOTE_INSN_BASIC_BLOCK)
(insn 4424 4423 4425 483 (set (reg:SI 0 ax [orig:1408 D.5116 ] [1408])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2732 83 {*movsi_internal}
     (nil))
(insn 4425 4424 4426 483 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1408 D.5116 ] [1408])
            (const_int 4 [0x4]))) nsichneu.c:2732 7 {*cmpsi_1}
     (nil))
(jump_insn 4426 4425 4427 483 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4476)
            (pc))) nsichneu.c:2732 495 {*jcc_1}
     (nil)
 -> 4476)
(note 4427 4426 4428 484 [bb 484] NOTE_INSN_BASIC_BLOCK)
(insn 4428 4427 4429 484 (set (reg:SI 0 ax [orig:1409 D.5116 ] [1409])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2733 83 {*movsi_internal}
     (nil))
(insn 4429 4428 4430 484 (parallel [
            (set (reg:SI 0 ax [orig:1410 D.5116 ] [1410])
                (plus:SI (reg:SI 0 ax [orig:1409 D.5116 ] [1409])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2733 197 {*addsi_1}
     (nil))
(insn 4430 4429 4431 484 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1410 D.5116 ] [1410])
            (const_int 6 [0x6]))) nsichneu.c:2732 7 {*cmpsi_1}
     (nil))
(jump_insn 4431 4430 4432 484 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4476)
            (pc))) nsichneu.c:2732 495 {*jcc_1}
     (nil)
 -> 4476)
(note 4432 4431 4433 485 [bb 485] NOTE_INSN_BASIC_BLOCK)
(insn 4433 4432 4434 485 (set (reg:SI 1 dx [orig:1411 D.5117 ] [1411])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2734 83 {*movsi_internal}
     (nil))
(insn 4434 4433 4435 485 (set (reg:SI 0 ax [orig:1412 D.5117 ] [1412])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2734 83 {*movsi_internal}
     (nil))
(insn 4435 4434 4436 485 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1411 D.5117 ] [1411])
            (reg:SI 0 ax [orig:1412 D.5117 ] [1412]))) nsichneu.c:2733 7 {*cmpsi_1}
     (nil))
(jump_insn 4436 4435 4437 485 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4476)
            (pc))) nsichneu.c:2733 495 {*jcc_1}
     (nil)
 -> 4476)
(note 4437 4436 4438 486 [bb 486] NOTE_INSN_BASIC_BLOCK)
(insn 4438 4437 4439 486 (set (reg:SI 1 dx [orig:1413 D.5117 ] [1413])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2735 83 {*movsi_internal}
     (nil))
(insn 4439 4438 4440 486 (set (reg:SI 0 ax [orig:1414 D.5117 ] [1414])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2735 83 {*movsi_internal}
     (nil))
(insn 4440 4439 4441 486 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1413 D.5117 ] [1413])
            (reg:SI 0 ax [orig:1414 D.5117 ] [1414]))) nsichneu.c:2734 7 {*cmpsi_1}
     (nil))
(jump_insn 4441 4440 4442 486 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4476)
            (pc))) nsichneu.c:2734 495 {*jcc_1}
     (nil)
 -> 4476)
(note 4442 4441 4443 487 [bb 487] NOTE_INSN_BASIC_BLOCK)
(insn 4443 4442 4444 487 (set (reg:SI 0 ax [3121])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2741 83 {*movsi_internal}
     (nil))
(insn 4444 4443 4445 487 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -980 [0xfffffffffffffc2c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3121])) nsichneu.c:2741 83 {*movsi_internal}
     (nil))
(insn 4445 4444 4446 487 (set (reg:SI 0 ax [3122])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2742 83 {*movsi_internal}
     (nil))
(insn 4446 4445 4447 487 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -984 [0xfffffffffffffc28])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3122])) nsichneu.c:2742 83 {*movsi_internal}
     (nil))
(insn 4447 4446 4448 487 (set (reg:SI 0 ax [3123])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -984 [0xfffffffffffffc28])) [0 b+0 S4 A32])) nsichneu.c:2745 83 {*movsi_internal}
     (nil))
(insn 4448 4447 4449 487 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3123])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -980 [0xfffffffffffffc2c])) [0 a+0 S4 A32]))) nsichneu.c:2745 7 {*cmpsi_1}
     (nil))
(jump_insn 4449 4448 4450 487 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4476)
            (pc))) nsichneu.c:2745 495 {*jcc_1}
     (nil)
 -> 4476)
(note 4450 4449 4451 488 [bb 488] NOTE_INSN_BASIC_BLOCK)
(insn 4451 4450 4452 488 (set (reg:SI 0 ax [orig:1415 D.5116 ] [1415])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2748 83 {*movsi_internal}
     (nil))
(insn 4452 4451 4453 488 (parallel [
            (set (reg:SI 0 ax [orig:1416 D.5116 ] [1416])
                (plus:SI (reg:SI 0 ax [orig:1415 D.5116 ] [1415])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2748 197 {*addsi_1}
     (nil))
(insn 4453 4452 4458 488 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1416 D.5116 ] [1416])) nsichneu.c:2748 83 {*movsi_internal}
     (nil))
(insn 4458 4453 4459 488 (set (reg:SI 1 dx [3128])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -980 [0xfffffffffffffc2c])) [0 a+0 S4 A32])) nsichneu.c:2751 83 {*movsi_internal}
     (nil))
(insn 4459 4458 4460 488 (set (reg:SI 0 ax [3129])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -984 [0xfffffffffffffc28])) [0 b+0 S4 A32])) nsichneu.c:2751 83 {*movsi_internal}
     (nil))
(insn 4460 4459 4461 488 (parallel [
            (set (reg:SI 0 ax [3127])
                (plus:SI (reg:SI 0 ax [3129])
                    (reg:SI 1 dx [3128])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2751 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -980 [0xfffffffffffffc2c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -984 [0xfffffffffffffc28])) [0 b+0 S4 A32]))
        (nil)))
(insn 4461 4460 4462 488 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -988 [0xfffffffffffffc24])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3127])) nsichneu.c:2751 83 {*movsi_internal}
     (nil))
(insn 4462 4461 4463 488 (set (reg:SI 0 ax [orig:1417 D.5116 ] [1417])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2754 83 {*movsi_internal}
     (nil))
(insn 4463 4462 4464 488 (set (reg:SI 1 dx [3130])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -980 [0xfffffffffffffc2c])) [0 a+0 S4 A32])) nsichneu.c:2754 83 {*movsi_internal}
     (nil))
(insn 4464 4463 4465 488 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1417 D.5116 ] [1417])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3130])) nsichneu.c:2754 83 {*movsi_internal}
     (nil))
(insn 4465 4464 7022 488 (set (reg:SI 0 ax [orig:1418 D.5116 ] [1418])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2755 83 {*movsi_internal}
     (nil))
(insn 7022 4465 4467 488 (set (reg:SI 1 dx [orig:1419 D.5116 ] [1419])
        (plus:SI (reg:SI 0 ax [orig:1418 D.5116 ] [1418])
            (const_int 1 [0x1]))) nsichneu.c:2755 191 {*leasi}
     (nil))
(insn 4467 7022 4468 488 (set (reg:SI 0 ax [3131])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -984 [0xfffffffffffffc28])) [0 b+0 S4 A32])) nsichneu.c:2755 83 {*movsi_internal}
     (nil))
(insn 4468 4467 4469 488 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1419 D.5116 ] [1419])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3131])) nsichneu.c:2755 83 {*movsi_internal}
     (nil))
(insn 4469 4468 7023 488 (set (reg:SI 0 ax [orig:1420 D.5116 ] [1420])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2756 83 {*movsi_internal}
     (nil))
(insn 7023 4469 4471 488 (set (reg:SI 1 dx [orig:1421 D.5116 ] [1421])
        (plus:SI (reg:SI 0 ax [orig:1420 D.5116 ] [1420])
            (const_int 2 [0x2]))) nsichneu.c:2756 191 {*leasi}
     (nil))
(insn 4471 7023 4472 488 (set (reg:SI 0 ax [3132])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -988 [0xfffffffffffffc24])) [0 c+0 S4 A32])) nsichneu.c:2756 83 {*movsi_internal}
     (nil))
(insn 4472 4471 4473 488 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1421 D.5116 ] [1421])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3132])) nsichneu.c:2756 83 {*movsi_internal}
     (nil))
(insn 4473 4472 4474 488 (set (reg:SI 0 ax [orig:1422 D.5116 ] [1422])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2757 83 {*movsi_internal}
     (nil))
(insn 4474 4473 4475 488 (parallel [
            (set (reg:SI 0 ax [orig:1423 D.5116 ] [1423])
                (plus:SI (reg:SI 0 ax [orig:1422 D.5116 ] [1422])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2757 197 {*addsi_1}
     (nil))
(insn 4475 4474 4476 488 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1423 D.5116 ] [1423])) nsichneu.c:2757 83 {*movsi_internal}
     (nil))
(code_label 4476 4475 4477 489 86 "" [5 uses])
(note 4477 4476 4478 489 [bb 489] NOTE_INSN_BASIC_BLOCK)
(insn 4478 4477 4479 489 (set (reg:SI 0 ax [orig:1424 D.5116 ] [1424])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2765 83 {*movsi_internal}
     (nil))
(insn 4479 4478 4480 489 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1424 D.5116 ] [1424])
            (const_int 4 [0x4]))) nsichneu.c:2765 7 {*cmpsi_1}
     (nil))
(jump_insn 4480 4479 4481 489 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4532)
            (pc))) nsichneu.c:2765 495 {*jcc_1}
     (nil)
 -> 4532)
(note 4481 4480 4482 490 [bb 490] NOTE_INSN_BASIC_BLOCK)
(insn 4482 4481 4483 490 (set (reg:SI 0 ax [orig:1425 D.5116 ] [1425])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2766 83 {*movsi_internal}
     (nil))
(insn 4483 4482 4484 490 (parallel [
            (set (reg:SI 0 ax [orig:1426 D.5116 ] [1426])
                (plus:SI (reg:SI 0 ax [orig:1425 D.5116 ] [1425])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2766 197 {*addsi_1}
     (nil))
(insn 4484 4483 4485 490 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1426 D.5116 ] [1426])
            (const_int 6 [0x6]))) nsichneu.c:2765 7 {*cmpsi_1}
     (nil))
(jump_insn 4485 4484 4486 490 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4532)
            (pc))) nsichneu.c:2765 495 {*jcc_1}
     (nil)
 -> 4532)
(note 4486 4485 4487 491 [bb 491] NOTE_INSN_BASIC_BLOCK)
(insn 4487 4486 4488 491 (set (reg:SI 1 dx [orig:1427 D.5117 ] [1427])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2767 83 {*movsi_internal}
     (nil))
(insn 4488 4487 4489 491 (set (reg:SI 0 ax [orig:1428 D.5117 ] [1428])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2767 83 {*movsi_internal}
     (nil))
(insn 4489 4488 4490 491 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1427 D.5117 ] [1427])
            (reg:SI 0 ax [orig:1428 D.5117 ] [1428]))) nsichneu.c:2766 7 {*cmpsi_1}
     (nil))
(jump_insn 4490 4489 4491 491 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4532)
            (pc))) nsichneu.c:2766 495 {*jcc_1}
     (nil)
 -> 4532)
(note 4491 4490 4492 492 [bb 492] NOTE_INSN_BASIC_BLOCK)
(insn 4492 4491 4493 492 (set (reg:SI 1 dx [orig:1429 D.5117 ] [1429])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2768 83 {*movsi_internal}
     (nil))
(insn 4493 4492 4494 492 (set (reg:SI 0 ax [orig:1430 D.5117 ] [1430])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2768 83 {*movsi_internal}
     (nil))
(insn 4494 4493 4495 492 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1429 D.5117 ] [1429])
            (reg:SI 0 ax [orig:1430 D.5117 ] [1430]))) nsichneu.c:2767 7 {*cmpsi_1}
     (nil))
(jump_insn 4495 4494 4496 492 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4532)
            (pc))) nsichneu.c:2767 495 {*jcc_1}
     (nil)
 -> 4532)
(note 4496 4495 4497 493 [bb 493] NOTE_INSN_BASIC_BLOCK)
(insn 4497 4496 4498 493 (set (reg:SI 0 ax [3133])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2774 83 {*movsi_internal}
     (nil))
(insn 4498 4497 4499 493 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -992 [0xfffffffffffffc20])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3133])) nsichneu.c:2774 83 {*movsi_internal}
     (nil))
(insn 4499 4498 4500 493 (set (reg:SI 0 ax [3134])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2775 83 {*movsi_internal}
     (nil))
(insn 4500 4499 4501 493 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -996 [0xfffffffffffffc1c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3134])) nsichneu.c:2775 83 {*movsi_internal}
     (nil))
(insn 4501 4500 4502 493 (set (reg:SI 0 ax [3135])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -996 [0xfffffffffffffc1c])) [0 b+0 S4 A32])) nsichneu.c:2778 83 {*movsi_internal}
     (nil))
(insn 4502 4501 4503 493 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3135])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -992 [0xfffffffffffffc20])) [0 a+0 S4 A32]))) nsichneu.c:2778 7 {*cmpsi_1}
     (nil))
(jump_insn 4503 4502 4504 493 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4532)
            (pc))) nsichneu.c:2778 495 {*jcc_1}
     (nil)
 -> 4532)
(note 4504 4503 4505 494 [bb 494] NOTE_INSN_BASIC_BLOCK)
(insn 4505 4504 4506 494 (set (reg:SI 0 ax [orig:1431 D.5117 ] [1431])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2781 83 {*movsi_internal}
     (nil))
(insn 4506 4505 4507 494 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1431 D.5117 ] [1431])) nsichneu.c:2781 83 {*movsi_internal}
     (nil))
(insn 4507 4506 4508 494 (set (reg:SI 0 ax [orig:1432 D.5116 ] [1432])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2782 83 {*movsi_internal}
     (nil))
(insn 4508 4507 4509 494 (parallel [
            (set (reg:SI 0 ax [orig:1433 D.5116 ] [1433])
                (plus:SI (reg:SI 0 ax [orig:1432 D.5116 ] [1432])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2782 197 {*addsi_1}
     (nil))
(insn 4509 4508 4514 494 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1433 D.5116 ] [1433])) nsichneu.c:2782 83 {*movsi_internal}
     (nil))
(insn 4514 4509 4515 494 (set (reg:SI 1 dx [3140])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -992 [0xfffffffffffffc20])) [0 a+0 S4 A32])) nsichneu.c:2785 83 {*movsi_internal}
     (nil))
(insn 4515 4514 4516 494 (set (reg:SI 0 ax [3141])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -996 [0xfffffffffffffc1c])) [0 b+0 S4 A32])) nsichneu.c:2785 83 {*movsi_internal}
     (nil))
(insn 4516 4515 4517 494 (parallel [
            (set (reg:SI 0 ax [3139])
                (plus:SI (reg:SI 0 ax [3141])
                    (reg:SI 1 dx [3140])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2785 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -992 [0xfffffffffffffc20])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -996 [0xfffffffffffffc1c])) [0 b+0 S4 A32]))
        (nil)))
(insn 4517 4516 4518 494 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1000 [0xfffffffffffffc18])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3139])) nsichneu.c:2785 83 {*movsi_internal}
     (nil))
(insn 4518 4517 4519 494 (set (reg:SI 0 ax [orig:1434 D.5116 ] [1434])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2788 83 {*movsi_internal}
     (nil))
(insn 4519 4518 4520 494 (set (reg:SI 1 dx [3142])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -992 [0xfffffffffffffc20])) [0 a+0 S4 A32])) nsichneu.c:2788 83 {*movsi_internal}
     (nil))
(insn 4520 4519 4521 494 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1434 D.5116 ] [1434])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3142])) nsichneu.c:2788 83 {*movsi_internal}
     (nil))
(insn 4521 4520 7020 494 (set (reg:SI 0 ax [orig:1435 D.5116 ] [1435])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2789 83 {*movsi_internal}
     (nil))
(insn 7020 4521 4523 494 (set (reg:SI 1 dx [orig:1436 D.5116 ] [1436])
        (plus:SI (reg:SI 0 ax [orig:1435 D.5116 ] [1435])
            (const_int 1 [0x1]))) nsichneu.c:2789 191 {*leasi}
     (nil))
(insn 4523 7020 4524 494 (set (reg:SI 0 ax [3143])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -996 [0xfffffffffffffc1c])) [0 b+0 S4 A32])) nsichneu.c:2789 83 {*movsi_internal}
     (nil))
(insn 4524 4523 4525 494 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1436 D.5116 ] [1436])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3143])) nsichneu.c:2789 83 {*movsi_internal}
     (nil))
(insn 4525 4524 7021 494 (set (reg:SI 0 ax [orig:1437 D.5116 ] [1437])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2790 83 {*movsi_internal}
     (nil))
(insn 7021 4525 4527 494 (set (reg:SI 1 dx [orig:1438 D.5116 ] [1438])
        (plus:SI (reg:SI 0 ax [orig:1437 D.5116 ] [1437])
            (const_int 2 [0x2]))) nsichneu.c:2790 191 {*leasi}
     (nil))
(insn 4527 7021 4528 494 (set (reg:SI 0 ax [3144])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1000 [0xfffffffffffffc18])) [0 c+0 S4 A32])) nsichneu.c:2790 83 {*movsi_internal}
     (nil))
(insn 4528 4527 4529 494 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1438 D.5116 ] [1438])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3144])) nsichneu.c:2790 83 {*movsi_internal}
     (nil))
(insn 4529 4528 4530 494 (set (reg:SI 0 ax [orig:1439 D.5116 ] [1439])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2791 83 {*movsi_internal}
     (nil))
(insn 4530 4529 4531 494 (parallel [
            (set (reg:SI 0 ax [orig:1440 D.5116 ] [1440])
                (plus:SI (reg:SI 0 ax [orig:1439 D.5116 ] [1439])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2791 197 {*addsi_1}
     (nil))
(insn 4531 4530 4532 494 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1440 D.5116 ] [1440])) nsichneu.c:2791 83 {*movsi_internal}
     (nil))
(code_label 4532 4531 4533 495 87 "" [5 uses])
(note 4533 4532 4534 495 [bb 495] NOTE_INSN_BASIC_BLOCK)
(insn 4534 4533 4535 495 (set (reg:SI 0 ax [orig:1441 D.5116 ] [1441])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2799 83 {*movsi_internal}
     (nil))
(insn 4535 4534 4536 495 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1441 D.5116 ] [1441])
            (const_int 4 [0x4]))) nsichneu.c:2799 7 {*cmpsi_1}
     (nil))
(jump_insn 4536 4535 4537 495 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4586)
            (pc))) nsichneu.c:2799 495 {*jcc_1}
     (nil)
 -> 4586)
(note 4537 4536 4538 496 [bb 496] NOTE_INSN_BASIC_BLOCK)
(insn 4538 4537 4539 496 (set (reg:SI 0 ax [orig:1442 D.5116 ] [1442])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2800 83 {*movsi_internal}
     (nil))
(insn 4539 4538 4540 496 (parallel [
            (set (reg:SI 0 ax [orig:1443 D.5116 ] [1443])
                (plus:SI (reg:SI 0 ax [orig:1442 D.5116 ] [1442])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2800 197 {*addsi_1}
     (nil))
(insn 4540 4539 4541 496 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1443 D.5116 ] [1443])
            (const_int 6 [0x6]))) nsichneu.c:2799 7 {*cmpsi_1}
     (nil))
(jump_insn 4541 4540 4542 496 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4586)
            (pc))) nsichneu.c:2799 495 {*jcc_1}
     (nil)
 -> 4586)
(note 4542 4541 4543 497 [bb 497] NOTE_INSN_BASIC_BLOCK)
(insn 4543 4542 4544 497 (set (reg:SI 1 dx [orig:1444 D.5117 ] [1444])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2801 83 {*movsi_internal}
     (nil))
(insn 4544 4543 4545 497 (set (reg:SI 0 ax [orig:1445 D.5117 ] [1445])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2801 83 {*movsi_internal}
     (nil))
(insn 4545 4544 4546 497 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1444 D.5117 ] [1444])
            (reg:SI 0 ax [orig:1445 D.5117 ] [1445]))) nsichneu.c:2800 7 {*cmpsi_1}
     (nil))
(jump_insn 4546 4545 4547 497 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4586)
            (pc))) nsichneu.c:2800 495 {*jcc_1}
     (nil)
 -> 4586)
(note 4547 4546 4548 498 [bb 498] NOTE_INSN_BASIC_BLOCK)
(insn 4548 4547 4549 498 (set (reg:SI 1 dx [orig:1446 D.5117 ] [1446])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2802 83 {*movsi_internal}
     (nil))
(insn 4549 4548 4550 498 (set (reg:SI 0 ax [orig:1447 D.5117 ] [1447])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2802 83 {*movsi_internal}
     (nil))
(insn 4550 4549 4551 498 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1446 D.5117 ] [1446])
            (reg:SI 0 ax [orig:1447 D.5117 ] [1447]))) nsichneu.c:2801 7 {*cmpsi_1}
     (nil))
(jump_insn 4551 4550 4552 498 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4586)
            (pc))) nsichneu.c:2801 495 {*jcc_1}
     (nil)
 -> 4586)
(note 4552 4551 4553 499 [bb 499] NOTE_INSN_BASIC_BLOCK)
(insn 4553 4552 4554 499 (set (reg:SI 0 ax [3145])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2808 83 {*movsi_internal}
     (nil))
(insn 4554 4553 4555 499 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1004 [0xfffffffffffffc14])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3145])) nsichneu.c:2808 83 {*movsi_internal}
     (nil))
(insn 4555 4554 4556 499 (set (reg:SI 0 ax [3146])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2809 83 {*movsi_internal}
     (nil))
(insn 4556 4555 4557 499 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1008 [0xfffffffffffffc10])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3146])) nsichneu.c:2809 83 {*movsi_internal}
     (nil))
(insn 4557 4556 4558 499 (set (reg:SI 0 ax [3147])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1008 [0xfffffffffffffc10])) [0 b+0 S4 A32])) nsichneu.c:2812 83 {*movsi_internal}
     (nil))
(insn 4558 4557 4559 499 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3147])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1004 [0xfffffffffffffc14])) [0 a+0 S4 A32]))) nsichneu.c:2812 7 {*cmpsi_1}
     (nil))
(jump_insn 4559 4558 4560 499 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4586)
            (pc))) nsichneu.c:2812 495 {*jcc_1}
     (nil)
 -> 4586)
(note 4560 4559 4561 500 [bb 500] NOTE_INSN_BASIC_BLOCK)
(insn 4561 4560 4562 500 (set (reg:SI 0 ax [orig:1448 D.5116 ] [1448])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2815 83 {*movsi_internal}
     (nil))
(insn 4562 4561 4563 500 (parallel [
            (set (reg:SI 0 ax [orig:1449 D.5116 ] [1449])
                (plus:SI (reg:SI 0 ax [orig:1448 D.5116 ] [1448])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2815 197 {*addsi_1}
     (nil))
(insn 4563 4562 4568 500 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1449 D.5116 ] [1449])) nsichneu.c:2815 83 {*movsi_internal}
     (nil))
(insn 4568 4563 4569 500 (set (reg:SI 1 dx [3152])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1004 [0xfffffffffffffc14])) [0 a+0 S4 A32])) nsichneu.c:2818 83 {*movsi_internal}
     (nil))
(insn 4569 4568 4570 500 (set (reg:SI 0 ax [3153])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1008 [0xfffffffffffffc10])) [0 b+0 S4 A32])) nsichneu.c:2818 83 {*movsi_internal}
     (nil))
(insn 4570 4569 4571 500 (parallel [
            (set (reg:SI 0 ax [3151])
                (plus:SI (reg:SI 0 ax [3153])
                    (reg:SI 1 dx [3152])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2818 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1004 [0xfffffffffffffc14])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1008 [0xfffffffffffffc10])) [0 b+0 S4 A32]))
        (nil)))
(insn 4571 4570 4572 500 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1012 [0xfffffffffffffc0c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3151])) nsichneu.c:2818 83 {*movsi_internal}
     (nil))
(insn 4572 4571 4573 500 (set (reg:SI 0 ax [orig:1450 D.5116 ] [1450])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2821 83 {*movsi_internal}
     (nil))
(insn 4573 4572 4574 500 (set (reg:SI 1 dx [3154])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1004 [0xfffffffffffffc14])) [0 a+0 S4 A32])) nsichneu.c:2821 83 {*movsi_internal}
     (nil))
(insn 4574 4573 4575 500 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1450 D.5116 ] [1450])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3154])) nsichneu.c:2821 83 {*movsi_internal}
     (nil))
(insn 4575 4574 7018 500 (set (reg:SI 0 ax [orig:1451 D.5116 ] [1451])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2822 83 {*movsi_internal}
     (nil))
(insn 7018 4575 4577 500 (set (reg:SI 1 dx [orig:1452 D.5116 ] [1452])
        (plus:SI (reg:SI 0 ax [orig:1451 D.5116 ] [1451])
            (const_int 1 [0x1]))) nsichneu.c:2822 191 {*leasi}
     (nil))
(insn 4577 7018 4578 500 (set (reg:SI 0 ax [3155])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1008 [0xfffffffffffffc10])) [0 b+0 S4 A32])) nsichneu.c:2822 83 {*movsi_internal}
     (nil))
(insn 4578 4577 4579 500 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1452 D.5116 ] [1452])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3155])) nsichneu.c:2822 83 {*movsi_internal}
     (nil))
(insn 4579 4578 7019 500 (set (reg:SI 0 ax [orig:1453 D.5116 ] [1453])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2823 83 {*movsi_internal}
     (nil))
(insn 7019 4579 4581 500 (set (reg:SI 1 dx [orig:1454 D.5116 ] [1454])
        (plus:SI (reg:SI 0 ax [orig:1453 D.5116 ] [1453])
            (const_int 2 [0x2]))) nsichneu.c:2823 191 {*leasi}
     (nil))
(insn 4581 7019 4582 500 (set (reg:SI 0 ax [3156])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1012 [0xfffffffffffffc0c])) [0 c+0 S4 A32])) nsichneu.c:2823 83 {*movsi_internal}
     (nil))
(insn 4582 4581 4583 500 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1454 D.5116 ] [1454])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3156])) nsichneu.c:2823 83 {*movsi_internal}
     (nil))
(insn 4583 4582 4584 500 (set (reg:SI 0 ax [orig:1455 D.5116 ] [1455])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2824 83 {*movsi_internal}
     (nil))
(insn 4584 4583 4585 500 (parallel [
            (set (reg:SI 0 ax [orig:1456 D.5116 ] [1456])
                (plus:SI (reg:SI 0 ax [orig:1455 D.5116 ] [1455])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2824 197 {*addsi_1}
     (nil))
(insn 4585 4584 4586 500 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1456 D.5116 ] [1456])) nsichneu.c:2824 83 {*movsi_internal}
     (nil))
(code_label 4586 4585 4587 501 88 "" [5 uses])
(note 4587 4586 4588 501 [bb 501] NOTE_INSN_BASIC_BLOCK)
(insn 4588 4587 4589 501 (set (reg:SI 0 ax [orig:1457 D.5116 ] [1457])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2832 83 {*movsi_internal}
     (nil))
(insn 4589 4588 4590 501 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1457 D.5116 ] [1457])
            (const_int 4 [0x4]))) nsichneu.c:2832 7 {*cmpsi_1}
     (nil))
(jump_insn 4590 4589 4591 501 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4642)
            (pc))) nsichneu.c:2832 495 {*jcc_1}
     (nil)
 -> 4642)
(note 4591 4590 4592 502 [bb 502] NOTE_INSN_BASIC_BLOCK)
(insn 4592 4591 4593 502 (set (reg:SI 0 ax [orig:1458 D.5116 ] [1458])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2833 83 {*movsi_internal}
     (nil))
(insn 4593 4592 4594 502 (parallel [
            (set (reg:SI 0 ax [orig:1459 D.5116 ] [1459])
                (plus:SI (reg:SI 0 ax [orig:1458 D.5116 ] [1458])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2833 197 {*addsi_1}
     (nil))
(insn 4594 4593 4595 502 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1459 D.5116 ] [1459])
            (const_int 6 [0x6]))) nsichneu.c:2832 7 {*cmpsi_1}
     (nil))
(jump_insn 4595 4594 4596 502 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4642)
            (pc))) nsichneu.c:2832 495 {*jcc_1}
     (nil)
 -> 4642)
(note 4596 4595 4597 503 [bb 503] NOTE_INSN_BASIC_BLOCK)
(insn 4597 4596 4598 503 (set (reg:SI 1 dx [orig:1460 D.5117 ] [1460])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2834 83 {*movsi_internal}
     (nil))
(insn 4598 4597 4599 503 (set (reg:SI 0 ax [orig:1461 D.5117 ] [1461])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2834 83 {*movsi_internal}
     (nil))
(insn 4599 4598 4600 503 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1460 D.5117 ] [1460])
            (reg:SI 0 ax [orig:1461 D.5117 ] [1461]))) nsichneu.c:2833 7 {*cmpsi_1}
     (nil))
(jump_insn 4600 4599 4601 503 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4642)
            (pc))) nsichneu.c:2833 495 {*jcc_1}
     (nil)
 -> 4642)
(note 4601 4600 4602 504 [bb 504] NOTE_INSN_BASIC_BLOCK)
(insn 4602 4601 4603 504 (set (reg:SI 1 dx [orig:1462 D.5117 ] [1462])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2835 83 {*movsi_internal}
     (nil))
(insn 4603 4602 4604 504 (set (reg:SI 0 ax [orig:1463 D.5117 ] [1463])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2835 83 {*movsi_internal}
     (nil))
(insn 4604 4603 4605 504 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1462 D.5117 ] [1462])
            (reg:SI 0 ax [orig:1463 D.5117 ] [1463]))) nsichneu.c:2834 7 {*cmpsi_1}
     (nil))
(jump_insn 4605 4604 4606 504 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4642)
            (pc))) nsichneu.c:2834 495 {*jcc_1}
     (nil)
 -> 4642)
(note 4606 4605 4607 505 [bb 505] NOTE_INSN_BASIC_BLOCK)
(insn 4607 4606 4608 505 (set (reg:SI 0 ax [3157])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2841 83 {*movsi_internal}
     (nil))
(insn 4608 4607 4609 505 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1016 [0xfffffffffffffc08])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3157])) nsichneu.c:2841 83 {*movsi_internal}
     (nil))
(insn 4609 4608 4610 505 (set (reg:SI 0 ax [3158])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2842 83 {*movsi_internal}
     (nil))
(insn 4610 4609 4611 505 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1020 [0xfffffffffffffc04])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3158])) nsichneu.c:2842 83 {*movsi_internal}
     (nil))
(insn 4611 4610 4612 505 (set (reg:SI 0 ax [3159])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1020 [0xfffffffffffffc04])) [0 b+0 S4 A32])) nsichneu.c:2845 83 {*movsi_internal}
     (nil))
(insn 4612 4611 4613 505 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3159])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1016 [0xfffffffffffffc08])) [0 a+0 S4 A32]))) nsichneu.c:2845 7 {*cmpsi_1}
     (nil))
(jump_insn 4613 4612 4614 505 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4642)
            (pc))) nsichneu.c:2845 495 {*jcc_1}
     (nil)
 -> 4642)
(note 4614 4613 4615 506 [bb 506] NOTE_INSN_BASIC_BLOCK)
(insn 4615 4614 4616 506 (set (reg:SI 0 ax [orig:1464 D.5117 ] [1464])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2848 83 {*movsi_internal}
     (nil))
(insn 4616 4615 4617 506 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1464 D.5117 ] [1464])) nsichneu.c:2848 83 {*movsi_internal}
     (nil))
(insn 4617 4616 4618 506 (set (reg:SI 0 ax [orig:1465 D.5116 ] [1465])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2849 83 {*movsi_internal}
     (nil))
(insn 4618 4617 4619 506 (parallel [
            (set (reg:SI 0 ax [orig:1466 D.5116 ] [1466])
                (plus:SI (reg:SI 0 ax [orig:1465 D.5116 ] [1465])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2849 197 {*addsi_1}
     (nil))
(insn 4619 4618 4624 506 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1466 D.5116 ] [1466])) nsichneu.c:2849 83 {*movsi_internal}
     (nil))
(insn 4624 4619 4625 506 (set (reg:SI 1 dx [3164])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1016 [0xfffffffffffffc08])) [0 a+0 S4 A32])) nsichneu.c:2852 83 {*movsi_internal}
     (nil))
(insn 4625 4624 4626 506 (set (reg:SI 0 ax [3165])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1020 [0xfffffffffffffc04])) [0 b+0 S4 A32])) nsichneu.c:2852 83 {*movsi_internal}
     (nil))
(insn 4626 4625 4627 506 (parallel [
            (set (reg:SI 0 ax [3163])
                (plus:SI (reg:SI 0 ax [3165])
                    (reg:SI 1 dx [3164])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2852 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1016 [0xfffffffffffffc08])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1020 [0xfffffffffffffc04])) [0 b+0 S4 A32]))
        (nil)))
(insn 4627 4626 4628 506 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1024 [0xfffffffffffffc00])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3163])) nsichneu.c:2852 83 {*movsi_internal}
     (nil))
(insn 4628 4627 4629 506 (set (reg:SI 0 ax [orig:1467 D.5116 ] [1467])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2855 83 {*movsi_internal}
     (nil))
(insn 4629 4628 4630 506 (set (reg:SI 1 dx [3166])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1016 [0xfffffffffffffc08])) [0 a+0 S4 A32])) nsichneu.c:2855 83 {*movsi_internal}
     (nil))
(insn 4630 4629 4631 506 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1467 D.5116 ] [1467])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3166])) nsichneu.c:2855 83 {*movsi_internal}
     (nil))
(insn 4631 4630 7016 506 (set (reg:SI 0 ax [orig:1468 D.5116 ] [1468])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2856 83 {*movsi_internal}
     (nil))
(insn 7016 4631 4633 506 (set (reg:SI 1 dx [orig:1469 D.5116 ] [1469])
        (plus:SI (reg:SI 0 ax [orig:1468 D.5116 ] [1468])
            (const_int 1 [0x1]))) nsichneu.c:2856 191 {*leasi}
     (nil))
(insn 4633 7016 4634 506 (set (reg:SI 0 ax [3167])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1020 [0xfffffffffffffc04])) [0 b+0 S4 A32])) nsichneu.c:2856 83 {*movsi_internal}
     (nil))
(insn 4634 4633 4635 506 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1469 D.5116 ] [1469])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3167])) nsichneu.c:2856 83 {*movsi_internal}
     (nil))
(insn 4635 4634 7017 506 (set (reg:SI 0 ax [orig:1470 D.5116 ] [1470])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2857 83 {*movsi_internal}
     (nil))
(insn 7017 4635 4637 506 (set (reg:SI 1 dx [orig:1471 D.5116 ] [1471])
        (plus:SI (reg:SI 0 ax [orig:1470 D.5116 ] [1470])
            (const_int 2 [0x2]))) nsichneu.c:2857 191 {*leasi}
     (nil))
(insn 4637 7017 4638 506 (set (reg:SI 0 ax [3168])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1024 [0xfffffffffffffc00])) [0 c+0 S4 A32])) nsichneu.c:2857 83 {*movsi_internal}
     (nil))
(insn 4638 4637 4639 506 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1471 D.5116 ] [1471])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3168])) nsichneu.c:2857 83 {*movsi_internal}
     (nil))
(insn 4639 4638 4640 506 (set (reg:SI 0 ax [orig:1472 D.5116 ] [1472])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2858 83 {*movsi_internal}
     (nil))
(insn 4640 4639 4641 506 (parallel [
            (set (reg:SI 0 ax [orig:1473 D.5116 ] [1473])
                (plus:SI (reg:SI 0 ax [orig:1472 D.5116 ] [1472])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2858 197 {*addsi_1}
     (nil))
(insn 4641 4640 4642 506 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1473 D.5116 ] [1473])) nsichneu.c:2858 83 {*movsi_internal}
     (nil))
(code_label 4642 4641 4643 507 89 "" [5 uses])
(note 4643 4642 4644 507 [bb 507] NOTE_INSN_BASIC_BLOCK)
(insn 4644 4643 4645 507 (set (reg:SI 0 ax [orig:1474 D.5116 ] [1474])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2866 83 {*movsi_internal}
     (nil))
(insn 4645 4644 4646 507 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1474 D.5116 ] [1474])
            (const_int 4 [0x4]))) nsichneu.c:2866 7 {*cmpsi_1}
     (nil))
(jump_insn 4646 4645 4647 507 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4698)
            (pc))) nsichneu.c:2866 495 {*jcc_1}
     (nil)
 -> 4698)
(note 4647 4646 4648 508 [bb 508] NOTE_INSN_BASIC_BLOCK)
(insn 4648 4647 4649 508 (set (reg:SI 0 ax [orig:1475 D.5116 ] [1475])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2867 83 {*movsi_internal}
     (nil))
(insn 4649 4648 4650 508 (parallel [
            (set (reg:SI 0 ax [orig:1476 D.5116 ] [1476])
                (plus:SI (reg:SI 0 ax [orig:1475 D.5116 ] [1475])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2867 197 {*addsi_1}
     (nil))
(insn 4650 4649 4651 508 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1476 D.5116 ] [1476])
            (const_int 6 [0x6]))) nsichneu.c:2866 7 {*cmpsi_1}
     (nil))
(jump_insn 4651 4650 4652 508 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4698)
            (pc))) nsichneu.c:2866 495 {*jcc_1}
     (nil)
 -> 4698)
(note 4652 4651 4653 509 [bb 509] NOTE_INSN_BASIC_BLOCK)
(insn 4653 4652 4654 509 (set (reg:SI 1 dx [orig:1477 D.5117 ] [1477])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2868 83 {*movsi_internal}
     (nil))
(insn 4654 4653 4655 509 (set (reg:SI 0 ax [orig:1478 D.5117 ] [1478])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2868 83 {*movsi_internal}
     (nil))
(insn 4655 4654 4656 509 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1477 D.5117 ] [1477])
            (reg:SI 0 ax [orig:1478 D.5117 ] [1478]))) nsichneu.c:2867 7 {*cmpsi_1}
     (nil))
(jump_insn 4656 4655 4657 509 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4698)
            (pc))) nsichneu.c:2867 495 {*jcc_1}
     (nil)
 -> 4698)
(note 4657 4656 4658 510 [bb 510] NOTE_INSN_BASIC_BLOCK)
(insn 4658 4657 4659 510 (set (reg:SI 1 dx [orig:1479 D.5117 ] [1479])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2869 83 {*movsi_internal}
     (nil))
(insn 4659 4658 4660 510 (set (reg:SI 0 ax [orig:1480 D.5117 ] [1480])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2869 83 {*movsi_internal}
     (nil))
(insn 4660 4659 4661 510 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1479 D.5117 ] [1479])
            (reg:SI 0 ax [orig:1480 D.5117 ] [1480]))) nsichneu.c:2868 7 {*cmpsi_1}
     (nil))
(jump_insn 4661 4660 4662 510 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4698)
            (pc))) nsichneu.c:2868 495 {*jcc_1}
     (nil)
 -> 4698)
(note 4662 4661 4663 511 [bb 511] NOTE_INSN_BASIC_BLOCK)
(insn 4663 4662 4664 511 (set (reg:SI 0 ax [3169])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2875 83 {*movsi_internal}
     (nil))
(insn 4664 4663 4665 511 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1028 [0xfffffffffffffbfc])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3169])) nsichneu.c:2875 83 {*movsi_internal}
     (nil))
(insn 4665 4664 4666 511 (set (reg:SI 0 ax [3170])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2876 83 {*movsi_internal}
     (nil))
(insn 4666 4665 4667 511 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1032 [0xfffffffffffffbf8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3170])) nsichneu.c:2876 83 {*movsi_internal}
     (nil))
(insn 4667 4666 4668 511 (set (reg:SI 0 ax [3171])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1032 [0xfffffffffffffbf8])) [0 b+0 S4 A32])) nsichneu.c:2879 83 {*movsi_internal}
     (nil))
(insn 4668 4667 4669 511 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3171])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1028 [0xfffffffffffffbfc])) [0 a+0 S4 A32]))) nsichneu.c:2879 7 {*cmpsi_1}
     (nil))
(jump_insn 4669 4668 4670 511 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4698)
            (pc))) nsichneu.c:2879 495 {*jcc_1}
     (nil)
 -> 4698)
(note 4670 4669 4671 512 [bb 512] NOTE_INSN_BASIC_BLOCK)
(insn 4671 4670 4672 512 (set (reg:SI 0 ax [orig:1481 D.5117 ] [1481])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2882 83 {*movsi_internal}
     (nil))
(insn 4672 4671 4673 512 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1481 D.5117 ] [1481])) nsichneu.c:2882 83 {*movsi_internal}
     (nil))
(insn 4673 4672 4674 512 (set (reg:SI 0 ax [orig:1482 D.5116 ] [1482])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2883 83 {*movsi_internal}
     (nil))
(insn 4674 4673 4675 512 (parallel [
            (set (reg:SI 0 ax [orig:1483 D.5116 ] [1483])
                (plus:SI (reg:SI 0 ax [orig:1482 D.5116 ] [1482])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2883 197 {*addsi_1}
     (nil))
(insn 4675 4674 4680 512 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1483 D.5116 ] [1483])) nsichneu.c:2883 83 {*movsi_internal}
     (nil))
(insn 4680 4675 4681 512 (set (reg:SI 1 dx [3176])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1028 [0xfffffffffffffbfc])) [0 a+0 S4 A32])) nsichneu.c:2886 83 {*movsi_internal}
     (nil))
(insn 4681 4680 4682 512 (set (reg:SI 0 ax [3177])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1032 [0xfffffffffffffbf8])) [0 b+0 S4 A32])) nsichneu.c:2886 83 {*movsi_internal}
     (nil))
(insn 4682 4681 4683 512 (parallel [
            (set (reg:SI 0 ax [3175])
                (plus:SI (reg:SI 0 ax [3177])
                    (reg:SI 1 dx [3176])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2886 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1028 [0xfffffffffffffbfc])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1032 [0xfffffffffffffbf8])) [0 b+0 S4 A32]))
        (nil)))
(insn 4683 4682 4684 512 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1036 [0xfffffffffffffbf4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3175])) nsichneu.c:2886 83 {*movsi_internal}
     (nil))
(insn 4684 4683 4685 512 (set (reg:SI 0 ax [orig:1484 D.5116 ] [1484])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2889 83 {*movsi_internal}
     (nil))
(insn 4685 4684 4686 512 (set (reg:SI 1 dx [3178])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1028 [0xfffffffffffffbfc])) [0 a+0 S4 A32])) nsichneu.c:2889 83 {*movsi_internal}
     (nil))
(insn 4686 4685 4687 512 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1484 D.5116 ] [1484])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3178])) nsichneu.c:2889 83 {*movsi_internal}
     (nil))
(insn 4687 4686 7014 512 (set (reg:SI 0 ax [orig:1485 D.5116 ] [1485])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2890 83 {*movsi_internal}
     (nil))
(insn 7014 4687 4689 512 (set (reg:SI 1 dx [orig:1486 D.5116 ] [1486])
        (plus:SI (reg:SI 0 ax [orig:1485 D.5116 ] [1485])
            (const_int 1 [0x1]))) nsichneu.c:2890 191 {*leasi}
     (nil))
(insn 4689 7014 4690 512 (set (reg:SI 0 ax [3179])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1032 [0xfffffffffffffbf8])) [0 b+0 S4 A32])) nsichneu.c:2890 83 {*movsi_internal}
     (nil))
(insn 4690 4689 4691 512 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1486 D.5116 ] [1486])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3179])) nsichneu.c:2890 83 {*movsi_internal}
     (nil))
(insn 4691 4690 7015 512 (set (reg:SI 0 ax [orig:1487 D.5116 ] [1487])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2891 83 {*movsi_internal}
     (nil))
(insn 7015 4691 4693 512 (set (reg:SI 1 dx [orig:1488 D.5116 ] [1488])
        (plus:SI (reg:SI 0 ax [orig:1487 D.5116 ] [1487])
            (const_int 2 [0x2]))) nsichneu.c:2891 191 {*leasi}
     (nil))
(insn 4693 7015 4694 512 (set (reg:SI 0 ax [3180])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1036 [0xfffffffffffffbf4])) [0 c+0 S4 A32])) nsichneu.c:2891 83 {*movsi_internal}
     (nil))
(insn 4694 4693 4695 512 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1488 D.5116 ] [1488])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3180])) nsichneu.c:2891 83 {*movsi_internal}
     (nil))
(insn 4695 4694 4696 512 (set (reg:SI 0 ax [orig:1489 D.5116 ] [1489])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2892 83 {*movsi_internal}
     (nil))
(insn 4696 4695 4697 512 (parallel [
            (set (reg:SI 0 ax [orig:1490 D.5116 ] [1490])
                (plus:SI (reg:SI 0 ax [orig:1489 D.5116 ] [1489])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2892 197 {*addsi_1}
     (nil))
(insn 4697 4696 4698 512 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1490 D.5116 ] [1490])) nsichneu.c:2892 83 {*movsi_internal}
     (nil))
(code_label 4698 4697 4699 513 90 "" [5 uses])
(note 4699 4698 4700 513 [bb 513] NOTE_INSN_BASIC_BLOCK)
(insn 4700 4699 4701 513 (set (reg:SI 0 ax [orig:1491 D.5116 ] [1491])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2900 83 {*movsi_internal}
     (nil))
(insn 4701 4700 4702 513 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1491 D.5116 ] [1491])
            (const_int 4 [0x4]))) nsichneu.c:2900 7 {*cmpsi_1}
     (nil))
(jump_insn 4702 4701 4703 513 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4754)
            (pc))) nsichneu.c:2900 495 {*jcc_1}
     (nil)
 -> 4754)
(note 4703 4702 4704 514 [bb 514] NOTE_INSN_BASIC_BLOCK)
(insn 4704 4703 4705 514 (set (reg:SI 0 ax [orig:1492 D.5116 ] [1492])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2901 83 {*movsi_internal}
     (nil))
(insn 4705 4704 4706 514 (parallel [
            (set (reg:SI 0 ax [orig:1493 D.5116 ] [1493])
                (plus:SI (reg:SI 0 ax [orig:1492 D.5116 ] [1492])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2901 197 {*addsi_1}
     (nil))
(insn 4706 4705 4707 514 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1493 D.5116 ] [1493])
            (const_int 6 [0x6]))) nsichneu.c:2900 7 {*cmpsi_1}
     (nil))
(jump_insn 4707 4706 4708 514 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4754)
            (pc))) nsichneu.c:2900 495 {*jcc_1}
     (nil)
 -> 4754)
(note 4708 4707 4709 515 [bb 515] NOTE_INSN_BASIC_BLOCK)
(insn 4709 4708 4710 515 (set (reg:SI 1 dx [orig:1494 D.5117 ] [1494])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2902 83 {*movsi_internal}
     (nil))
(insn 4710 4709 4711 515 (set (reg:SI 0 ax [orig:1495 D.5117 ] [1495])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2902 83 {*movsi_internal}
     (nil))
(insn 4711 4710 4712 515 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1494 D.5117 ] [1494])
            (reg:SI 0 ax [orig:1495 D.5117 ] [1495]))) nsichneu.c:2901 7 {*cmpsi_1}
     (nil))
(jump_insn 4712 4711 4713 515 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4754)
            (pc))) nsichneu.c:2901 495 {*jcc_1}
     (nil)
 -> 4754)
(note 4713 4712 4714 516 [bb 516] NOTE_INSN_BASIC_BLOCK)
(insn 4714 4713 4715 516 (set (reg:SI 1 dx [orig:1496 D.5117 ] [1496])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2903 83 {*movsi_internal}
     (nil))
(insn 4715 4714 4716 516 (set (reg:SI 0 ax [orig:1497 D.5117 ] [1497])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2903 83 {*movsi_internal}
     (nil))
(insn 4716 4715 4717 516 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1496 D.5117 ] [1496])
            (reg:SI 0 ax [orig:1497 D.5117 ] [1497]))) nsichneu.c:2902 7 {*cmpsi_1}
     (nil))
(jump_insn 4717 4716 4718 516 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4754)
            (pc))) nsichneu.c:2902 495 {*jcc_1}
     (nil)
 -> 4754)
(note 4718 4717 4719 517 [bb 517] NOTE_INSN_BASIC_BLOCK)
(insn 4719 4718 4720 517 (set (reg:SI 0 ax [3181])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2909 83 {*movsi_internal}
     (nil))
(insn 4720 4719 4721 517 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1040 [0xfffffffffffffbf0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3181])) nsichneu.c:2909 83 {*movsi_internal}
     (nil))
(insn 4721 4720 4722 517 (set (reg:SI 0 ax [3182])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2910 83 {*movsi_internal}
     (nil))
(insn 4722 4721 4723 517 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1044 [0xfffffffffffffbec])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3182])) nsichneu.c:2910 83 {*movsi_internal}
     (nil))
(insn 4723 4722 4724 517 (set (reg:SI 0 ax [3183])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1044 [0xfffffffffffffbec])) [0 b+0 S4 A32])) nsichneu.c:2913 83 {*movsi_internal}
     (nil))
(insn 4724 4723 4725 517 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3183])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1040 [0xfffffffffffffbf0])) [0 a+0 S4 A32]))) nsichneu.c:2913 7 {*cmpsi_1}
     (nil))
(jump_insn 4725 4724 4726 517 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4754)
            (pc))) nsichneu.c:2913 495 {*jcc_1}
     (nil)
 -> 4754)
(note 4726 4725 4727 518 [bb 518] NOTE_INSN_BASIC_BLOCK)
(insn 4727 4726 4728 518 (set (reg:SI 0 ax [orig:1498 D.5117 ] [1498])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2916 83 {*movsi_internal}
     (nil))
(insn 4728 4727 4729 518 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1498 D.5117 ] [1498])) nsichneu.c:2916 83 {*movsi_internal}
     (nil))
(insn 4729 4728 4730 518 (set (reg:SI 0 ax [orig:1499 D.5116 ] [1499])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2917 83 {*movsi_internal}
     (nil))
(insn 4730 4729 4731 518 (parallel [
            (set (reg:SI 0 ax [orig:1500 D.5116 ] [1500])
                (plus:SI (reg:SI 0 ax [orig:1499 D.5116 ] [1499])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2917 197 {*addsi_1}
     (nil))
(insn 4731 4730 4736 518 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1500 D.5116 ] [1500])) nsichneu.c:2917 83 {*movsi_internal}
     (nil))
(insn 4736 4731 4737 518 (set (reg:SI 1 dx [3188])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1040 [0xfffffffffffffbf0])) [0 a+0 S4 A32])) nsichneu.c:2920 83 {*movsi_internal}
     (nil))
(insn 4737 4736 4738 518 (set (reg:SI 0 ax [3189])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1044 [0xfffffffffffffbec])) [0 b+0 S4 A32])) nsichneu.c:2920 83 {*movsi_internal}
     (nil))
(insn 4738 4737 4739 518 (parallel [
            (set (reg:SI 0 ax [3187])
                (plus:SI (reg:SI 0 ax [3189])
                    (reg:SI 1 dx [3188])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2920 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1040 [0xfffffffffffffbf0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1044 [0xfffffffffffffbec])) [0 b+0 S4 A32]))
        (nil)))
(insn 4739 4738 4740 518 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1048 [0xfffffffffffffbe8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3187])) nsichneu.c:2920 83 {*movsi_internal}
     (nil))
(insn 4740 4739 4741 518 (set (reg:SI 0 ax [orig:1501 D.5116 ] [1501])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2923 83 {*movsi_internal}
     (nil))
(insn 4741 4740 4742 518 (set (reg:SI 1 dx [3190])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1040 [0xfffffffffffffbf0])) [0 a+0 S4 A32])) nsichneu.c:2923 83 {*movsi_internal}
     (nil))
(insn 4742 4741 4743 518 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1501 D.5116 ] [1501])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3190])) nsichneu.c:2923 83 {*movsi_internal}
     (nil))
(insn 4743 4742 7012 518 (set (reg:SI 0 ax [orig:1502 D.5116 ] [1502])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2924 83 {*movsi_internal}
     (nil))
(insn 7012 4743 4745 518 (set (reg:SI 1 dx [orig:1503 D.5116 ] [1503])
        (plus:SI (reg:SI 0 ax [orig:1502 D.5116 ] [1502])
            (const_int 1 [0x1]))) nsichneu.c:2924 191 {*leasi}
     (nil))
(insn 4745 7012 4746 518 (set (reg:SI 0 ax [3191])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1044 [0xfffffffffffffbec])) [0 b+0 S4 A32])) nsichneu.c:2924 83 {*movsi_internal}
     (nil))
(insn 4746 4745 4747 518 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1503 D.5116 ] [1503])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3191])) nsichneu.c:2924 83 {*movsi_internal}
     (nil))
(insn 4747 4746 7013 518 (set (reg:SI 0 ax [orig:1504 D.5116 ] [1504])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2925 83 {*movsi_internal}
     (nil))
(insn 7013 4747 4749 518 (set (reg:SI 1 dx [orig:1505 D.5116 ] [1505])
        (plus:SI (reg:SI 0 ax [orig:1504 D.5116 ] [1504])
            (const_int 2 [0x2]))) nsichneu.c:2925 191 {*leasi}
     (nil))
(insn 4749 7013 4750 518 (set (reg:SI 0 ax [3192])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1048 [0xfffffffffffffbe8])) [0 c+0 S4 A32])) nsichneu.c:2925 83 {*movsi_internal}
     (nil))
(insn 4750 4749 4751 518 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1505 D.5116 ] [1505])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3192])) nsichneu.c:2925 83 {*movsi_internal}
     (nil))
(insn 4751 4750 4752 518 (set (reg:SI 0 ax [orig:1506 D.5116 ] [1506])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2926 83 {*movsi_internal}
     (nil))
(insn 4752 4751 4753 518 (parallel [
            (set (reg:SI 0 ax [orig:1507 D.5116 ] [1507])
                (plus:SI (reg:SI 0 ax [orig:1506 D.5116 ] [1506])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2926 197 {*addsi_1}
     (nil))
(insn 4753 4752 4754 518 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1507 D.5116 ] [1507])) nsichneu.c:2926 83 {*movsi_internal}
     (nil))
(code_label 4754 4753 4755 519 91 "" [5 uses])
(note 4755 4754 4756 519 [bb 519] NOTE_INSN_BASIC_BLOCK)
(insn 4756 4755 4757 519 (set (reg:SI 0 ax [orig:1508 D.5116 ] [1508])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2934 83 {*movsi_internal}
     (nil))
(insn 4757 4756 4758 519 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1508 D.5116 ] [1508])
            (const_int 4 [0x4]))) nsichneu.c:2934 7 {*cmpsi_1}
     (nil))
(jump_insn 4758 4757 4759 519 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4810)
            (pc))) nsichneu.c:2934 495 {*jcc_1}
     (nil)
 -> 4810)
(note 4759 4758 4760 520 [bb 520] NOTE_INSN_BASIC_BLOCK)
(insn 4760 4759 4761 520 (set (reg:SI 0 ax [orig:1509 D.5116 ] [1509])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2935 83 {*movsi_internal}
     (nil))
(insn 4761 4760 4762 520 (parallel [
            (set (reg:SI 0 ax [orig:1510 D.5116 ] [1510])
                (plus:SI (reg:SI 0 ax [orig:1509 D.5116 ] [1509])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2935 197 {*addsi_1}
     (nil))
(insn 4762 4761 4763 520 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1510 D.5116 ] [1510])
            (const_int 6 [0x6]))) nsichneu.c:2934 7 {*cmpsi_1}
     (nil))
(jump_insn 4763 4762 4764 520 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4810)
            (pc))) nsichneu.c:2934 495 {*jcc_1}
     (nil)
 -> 4810)
(note 4764 4763 4765 521 [bb 521] NOTE_INSN_BASIC_BLOCK)
(insn 4765 4764 4766 521 (set (reg:SI 1 dx [orig:1511 D.5117 ] [1511])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2936 83 {*movsi_internal}
     (nil))
(insn 4766 4765 4767 521 (set (reg:SI 0 ax [orig:1512 D.5117 ] [1512])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2936 83 {*movsi_internal}
     (nil))
(insn 4767 4766 4768 521 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1511 D.5117 ] [1511])
            (reg:SI 0 ax [orig:1512 D.5117 ] [1512]))) nsichneu.c:2935 7 {*cmpsi_1}
     (nil))
(jump_insn 4768 4767 4769 521 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4810)
            (pc))) nsichneu.c:2935 495 {*jcc_1}
     (nil)
 -> 4810)
(note 4769 4768 4770 522 [bb 522] NOTE_INSN_BASIC_BLOCK)
(insn 4770 4769 4771 522 (set (reg:SI 1 dx [orig:1513 D.5117 ] [1513])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2937 83 {*movsi_internal}
     (nil))
(insn 4771 4770 4772 522 (set (reg:SI 0 ax [orig:1514 D.5117 ] [1514])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2937 83 {*movsi_internal}
     (nil))
(insn 4772 4771 4773 522 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1513 D.5117 ] [1513])
            (reg:SI 0 ax [orig:1514 D.5117 ] [1514]))) nsichneu.c:2936 7 {*cmpsi_1}
     (nil))
(jump_insn 4773 4772 4774 522 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4810)
            (pc))) nsichneu.c:2936 495 {*jcc_1}
     (nil)
 -> 4810)
(note 4774 4773 4775 523 [bb 523] NOTE_INSN_BASIC_BLOCK)
(insn 4775 4774 4776 523 (set (reg:SI 0 ax [3193])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2943 83 {*movsi_internal}
     (nil))
(insn 4776 4775 4777 523 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1052 [0xfffffffffffffbe4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3193])) nsichneu.c:2943 83 {*movsi_internal}
     (nil))
(insn 4777 4776 4778 523 (set (reg:SI 0 ax [3194])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2944 83 {*movsi_internal}
     (nil))
(insn 4778 4777 4779 523 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1056 [0xfffffffffffffbe0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3194])) nsichneu.c:2944 83 {*movsi_internal}
     (nil))
(insn 4779 4778 4780 523 (set (reg:SI 0 ax [3195])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1056 [0xfffffffffffffbe0])) [0 b+0 S4 A32])) nsichneu.c:2947 83 {*movsi_internal}
     (nil))
(insn 4780 4779 4781 523 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3195])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1052 [0xfffffffffffffbe4])) [0 a+0 S4 A32]))) nsichneu.c:2947 7 {*cmpsi_1}
     (nil))
(jump_insn 4781 4780 4782 523 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4810)
            (pc))) nsichneu.c:2947 495 {*jcc_1}
     (nil)
 -> 4810)
(note 4782 4781 4783 524 [bb 524] NOTE_INSN_BASIC_BLOCK)
(insn 4783 4782 4784 524 (set (reg:SI 0 ax [orig:1515 D.5117 ] [1515])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2950 83 {*movsi_internal}
     (nil))
(insn 4784 4783 4785 524 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1515 D.5117 ] [1515])) nsichneu.c:2950 83 {*movsi_internal}
     (nil))
(insn 4785 4784 4786 524 (set (reg:SI 0 ax [orig:1516 D.5116 ] [1516])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2951 83 {*movsi_internal}
     (nil))
(insn 4786 4785 4787 524 (parallel [
            (set (reg:SI 0 ax [orig:1517 D.5116 ] [1517])
                (plus:SI (reg:SI 0 ax [orig:1516 D.5116 ] [1516])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2951 197 {*addsi_1}
     (nil))
(insn 4787 4786 4792 524 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1517 D.5116 ] [1517])) nsichneu.c:2951 83 {*movsi_internal}
     (nil))
(insn 4792 4787 4793 524 (set (reg:SI 1 dx [3200])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1052 [0xfffffffffffffbe4])) [0 a+0 S4 A32])) nsichneu.c:2954 83 {*movsi_internal}
     (nil))
(insn 4793 4792 4794 524 (set (reg:SI 0 ax [3201])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1056 [0xfffffffffffffbe0])) [0 b+0 S4 A32])) nsichneu.c:2954 83 {*movsi_internal}
     (nil))
(insn 4794 4793 4795 524 (parallel [
            (set (reg:SI 0 ax [3199])
                (plus:SI (reg:SI 0 ax [3201])
                    (reg:SI 1 dx [3200])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2954 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1052 [0xfffffffffffffbe4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1056 [0xfffffffffffffbe0])) [0 b+0 S4 A32]))
        (nil)))
(insn 4795 4794 4796 524 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1060 [0xfffffffffffffbdc])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3199])) nsichneu.c:2954 83 {*movsi_internal}
     (nil))
(insn 4796 4795 4797 524 (set (reg:SI 0 ax [orig:1518 D.5116 ] [1518])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2957 83 {*movsi_internal}
     (nil))
(insn 4797 4796 4798 524 (set (reg:SI 1 dx [3202])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1052 [0xfffffffffffffbe4])) [0 a+0 S4 A32])) nsichneu.c:2957 83 {*movsi_internal}
     (nil))
(insn 4798 4797 4799 524 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1518 D.5116 ] [1518])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3202])) nsichneu.c:2957 83 {*movsi_internal}
     (nil))
(insn 4799 4798 7010 524 (set (reg:SI 0 ax [orig:1519 D.5116 ] [1519])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2958 83 {*movsi_internal}
     (nil))
(insn 7010 4799 4801 524 (set (reg:SI 1 dx [orig:1520 D.5116 ] [1520])
        (plus:SI (reg:SI 0 ax [orig:1519 D.5116 ] [1519])
            (const_int 1 [0x1]))) nsichneu.c:2958 191 {*leasi}
     (nil))
(insn 4801 7010 4802 524 (set (reg:SI 0 ax [3203])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1056 [0xfffffffffffffbe0])) [0 b+0 S4 A32])) nsichneu.c:2958 83 {*movsi_internal}
     (nil))
(insn 4802 4801 4803 524 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1520 D.5116 ] [1520])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3203])) nsichneu.c:2958 83 {*movsi_internal}
     (nil))
(insn 4803 4802 7011 524 (set (reg:SI 0 ax [orig:1521 D.5116 ] [1521])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2959 83 {*movsi_internal}
     (nil))
(insn 7011 4803 4805 524 (set (reg:SI 1 dx [orig:1522 D.5116 ] [1522])
        (plus:SI (reg:SI 0 ax [orig:1521 D.5116 ] [1521])
            (const_int 2 [0x2]))) nsichneu.c:2959 191 {*leasi}
     (nil))
(insn 4805 7011 4806 524 (set (reg:SI 0 ax [3204])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1060 [0xfffffffffffffbdc])) [0 c+0 S4 A32])) nsichneu.c:2959 83 {*movsi_internal}
     (nil))
(insn 4806 4805 4807 524 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1522 D.5116 ] [1522])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3204])) nsichneu.c:2959 83 {*movsi_internal}
     (nil))
(insn 4807 4806 4808 524 (set (reg:SI 0 ax [orig:1523 D.5116 ] [1523])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2960 83 {*movsi_internal}
     (nil))
(insn 4808 4807 4809 524 (parallel [
            (set (reg:SI 0 ax [orig:1524 D.5116 ] [1524])
                (plus:SI (reg:SI 0 ax [orig:1523 D.5116 ] [1523])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2960 197 {*addsi_1}
     (nil))
(insn 4809 4808 4810 524 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1524 D.5116 ] [1524])) nsichneu.c:2960 83 {*movsi_internal}
     (nil))
(code_label 4810 4809 4811 525 92 "" [5 uses])
(note 4811 4810 4812 525 [bb 525] NOTE_INSN_BASIC_BLOCK)
(insn 4812 4811 4813 525 (set (reg:SI 0 ax [orig:1525 D.5116 ] [1525])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2968 83 {*movsi_internal}
     (nil))
(insn 4813 4812 4814 525 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1525 D.5116 ] [1525])
            (const_int 4 [0x4]))) nsichneu.c:2968 7 {*cmpsi_1}
     (nil))
(jump_insn 4814 4813 4815 525 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4866)
            (pc))) nsichneu.c:2968 495 {*jcc_1}
     (nil)
 -> 4866)
(note 4815 4814 4816 526 [bb 526] NOTE_INSN_BASIC_BLOCK)
(insn 4816 4815 4817 526 (set (reg:SI 0 ax [orig:1526 D.5116 ] [1526])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2969 83 {*movsi_internal}
     (nil))
(insn 4817 4816 4818 526 (parallel [
            (set (reg:SI 0 ax [orig:1527 D.5116 ] [1527])
                (plus:SI (reg:SI 0 ax [orig:1526 D.5116 ] [1526])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2969 197 {*addsi_1}
     (nil))
(insn 4818 4817 4819 526 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1527 D.5116 ] [1527])
            (const_int 6 [0x6]))) nsichneu.c:2968 7 {*cmpsi_1}
     (nil))
(jump_insn 4819 4818 4820 526 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4866)
            (pc))) nsichneu.c:2968 495 {*jcc_1}
     (nil)
 -> 4866)
(note 4820 4819 4821 527 [bb 527] NOTE_INSN_BASIC_BLOCK)
(insn 4821 4820 4822 527 (set (reg:SI 1 dx [orig:1528 D.5117 ] [1528])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2970 83 {*movsi_internal}
     (nil))
(insn 4822 4821 4823 527 (set (reg:SI 0 ax [orig:1529 D.5117 ] [1529])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:2970 83 {*movsi_internal}
     (nil))
(insn 4823 4822 4824 527 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1528 D.5117 ] [1528])
            (reg:SI 0 ax [orig:1529 D.5117 ] [1529]))) nsichneu.c:2969 7 {*cmpsi_1}
     (nil))
(jump_insn 4824 4823 4825 527 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4866)
            (pc))) nsichneu.c:2969 495 {*jcc_1}
     (nil)
 -> 4866)
(note 4825 4824 4826 528 [bb 528] NOTE_INSN_BASIC_BLOCK)
(insn 4826 4825 4827 528 (set (reg:SI 1 dx [orig:1530 D.5117 ] [1530])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2971 83 {*movsi_internal}
     (nil))
(insn 4827 4826 4828 528 (set (reg:SI 0 ax [orig:1531 D.5117 ] [1531])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:2971 83 {*movsi_internal}
     (nil))
(insn 4828 4827 4829 528 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1530 D.5117 ] [1530])
            (reg:SI 0 ax [orig:1531 D.5117 ] [1531]))) nsichneu.c:2970 7 {*cmpsi_1}
     (nil))
(jump_insn 4829 4828 4830 528 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4866)
            (pc))) nsichneu.c:2970 495 {*jcc_1}
     (nil)
 -> 4866)
(note 4830 4829 4831 529 [bb 529] NOTE_INSN_BASIC_BLOCK)
(insn 4831 4830 4832 529 (set (reg:SI 0 ax [3205])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:2977 83 {*movsi_internal}
     (nil))
(insn 4832 4831 4833 529 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1064 [0xfffffffffffffbd8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3205])) nsichneu.c:2977 83 {*movsi_internal}
     (nil))
(insn 4833 4832 4834 529 (set (reg:SI 0 ax [3206])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:2978 83 {*movsi_internal}
     (nil))
(insn 4834 4833 4835 529 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1068 [0xfffffffffffffbd4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3206])) nsichneu.c:2978 83 {*movsi_internal}
     (nil))
(insn 4835 4834 4836 529 (set (reg:SI 0 ax [3207])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1068 [0xfffffffffffffbd4])) [0 b+0 S4 A32])) nsichneu.c:2981 83 {*movsi_internal}
     (nil))
(insn 4836 4835 4837 529 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3207])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1064 [0xfffffffffffffbd8])) [0 a+0 S4 A32]))) nsichneu.c:2981 7 {*cmpsi_1}
     (nil))
(jump_insn 4837 4836 4838 529 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4866)
            (pc))) nsichneu.c:2981 495 {*jcc_1}
     (nil)
 -> 4866)
(note 4838 4837 4839 530 [bb 530] NOTE_INSN_BASIC_BLOCK)
(insn 4839 4838 4840 530 (set (reg:SI 0 ax [orig:1532 D.5117 ] [1532])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:2984 83 {*movsi_internal}
     (nil))
(insn 4840 4839 4841 530 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1532 D.5117 ] [1532])) nsichneu.c:2984 83 {*movsi_internal}
     (nil))
(insn 4841 4840 4842 530 (set (reg:SI 0 ax [orig:1533 D.5116 ] [1533])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:2985 83 {*movsi_internal}
     (nil))
(insn 4842 4841 4843 530 (parallel [
            (set (reg:SI 0 ax [orig:1534 D.5116 ] [1534])
                (plus:SI (reg:SI 0 ax [orig:1533 D.5116 ] [1533])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2985 197 {*addsi_1}
     (nil))
(insn 4843 4842 4848 530 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1534 D.5116 ] [1534])) nsichneu.c:2985 83 {*movsi_internal}
     (nil))
(insn 4848 4843 4849 530 (set (reg:SI 1 dx [3212])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1064 [0xfffffffffffffbd8])) [0 a+0 S4 A32])) nsichneu.c:2988 83 {*movsi_internal}
     (nil))
(insn 4849 4848 4850 530 (set (reg:SI 0 ax [3213])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1068 [0xfffffffffffffbd4])) [0 b+0 S4 A32])) nsichneu.c:2988 83 {*movsi_internal}
     (nil))
(insn 4850 4849 4851 530 (parallel [
            (set (reg:SI 0 ax [3211])
                (plus:SI (reg:SI 0 ax [3213])
                    (reg:SI 1 dx [3212])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2988 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1064 [0xfffffffffffffbd8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1068 [0xfffffffffffffbd4])) [0 b+0 S4 A32]))
        (nil)))
(insn 4851 4850 4852 530 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1072 [0xfffffffffffffbd0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3211])) nsichneu.c:2988 83 {*movsi_internal}
     (nil))
(insn 4852 4851 4853 530 (set (reg:SI 0 ax [orig:1535 D.5116 ] [1535])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2991 83 {*movsi_internal}
     (nil))
(insn 4853 4852 4854 530 (set (reg:SI 1 dx [3214])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1064 [0xfffffffffffffbd8])) [0 a+0 S4 A32])) nsichneu.c:2991 83 {*movsi_internal}
     (nil))
(insn 4854 4853 4855 530 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1535 D.5116 ] [1535])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3214])) nsichneu.c:2991 83 {*movsi_internal}
     (nil))
(insn 4855 4854 7008 530 (set (reg:SI 0 ax [orig:1536 D.5116 ] [1536])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2992 83 {*movsi_internal}
     (nil))
(insn 7008 4855 4857 530 (set (reg:SI 1 dx [orig:1537 D.5116 ] [1537])
        (plus:SI (reg:SI 0 ax [orig:1536 D.5116 ] [1536])
            (const_int 1 [0x1]))) nsichneu.c:2992 191 {*leasi}
     (nil))
(insn 4857 7008 4858 530 (set (reg:SI 0 ax [3215])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1068 [0xfffffffffffffbd4])) [0 b+0 S4 A32])) nsichneu.c:2992 83 {*movsi_internal}
     (nil))
(insn 4858 4857 4859 530 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1537 D.5116 ] [1537])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3215])) nsichneu.c:2992 83 {*movsi_internal}
     (nil))
(insn 4859 4858 7009 530 (set (reg:SI 0 ax [orig:1538 D.5116 ] [1538])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2993 83 {*movsi_internal}
     (nil))
(insn 7009 4859 4861 530 (set (reg:SI 1 dx [orig:1539 D.5116 ] [1539])
        (plus:SI (reg:SI 0 ax [orig:1538 D.5116 ] [1538])
            (const_int 2 [0x2]))) nsichneu.c:2993 191 {*leasi}
     (nil))
(insn 4861 7009 4862 530 (set (reg:SI 0 ax [3216])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1072 [0xfffffffffffffbd0])) [0 c+0 S4 A32])) nsichneu.c:2993 83 {*movsi_internal}
     (nil))
(insn 4862 4861 4863 530 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1539 D.5116 ] [1539])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3216])) nsichneu.c:2993 83 {*movsi_internal}
     (nil))
(insn 4863 4862 4864 530 (set (reg:SI 0 ax [orig:1540 D.5116 ] [1540])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:2994 83 {*movsi_internal}
     (nil))
(insn 4864 4863 4865 530 (parallel [
            (set (reg:SI 0 ax [orig:1541 D.5116 ] [1541])
                (plus:SI (reg:SI 0 ax [orig:1540 D.5116 ] [1540])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:2994 197 {*addsi_1}
     (nil))
(insn 4865 4864 4866 530 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1541 D.5116 ] [1541])) nsichneu.c:2994 83 {*movsi_internal}
     (nil))
(code_label 4866 4865 4867 531 93 "" [5 uses])
(note 4867 4866 4868 531 [bb 531] NOTE_INSN_BASIC_BLOCK)
(insn 4868 4867 4869 531 (set (reg:SI 0 ax [orig:1542 D.5116 ] [1542])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3002 83 {*movsi_internal}
     (nil))
(insn 4869 4868 4870 531 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1542 D.5116 ] [1542])
            (const_int 4 [0x4]))) nsichneu.c:3002 7 {*cmpsi_1}
     (nil))
(jump_insn 4870 4869 4871 531 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4920)
            (pc))) nsichneu.c:3002 495 {*jcc_1}
     (nil)
 -> 4920)
(note 4871 4870 4872 532 [bb 532] NOTE_INSN_BASIC_BLOCK)
(insn 4872 4871 4873 532 (set (reg:SI 0 ax [orig:1543 D.5116 ] [1543])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3003 83 {*movsi_internal}
     (nil))
(insn 4873 4872 4874 532 (parallel [
            (set (reg:SI 0 ax [orig:1544 D.5116 ] [1544])
                (plus:SI (reg:SI 0 ax [orig:1543 D.5116 ] [1543])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3003 197 {*addsi_1}
     (nil))
(insn 4874 4873 4875 532 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1544 D.5116 ] [1544])
            (const_int 6 [0x6]))) nsichneu.c:3002 7 {*cmpsi_1}
     (nil))
(jump_insn 4875 4874 4876 532 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4920)
            (pc))) nsichneu.c:3002 495 {*jcc_1}
     (nil)
 -> 4920)
(note 4876 4875 4877 533 [bb 533] NOTE_INSN_BASIC_BLOCK)
(insn 4877 4876 4878 533 (set (reg:SI 1 dx [orig:1545 D.5117 ] [1545])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3004 83 {*movsi_internal}
     (nil))
(insn 4878 4877 4879 533 (set (reg:SI 0 ax [orig:1546 D.5117 ] [1546])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3004 83 {*movsi_internal}
     (nil))
(insn 4879 4878 4880 533 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1545 D.5117 ] [1545])
            (reg:SI 0 ax [orig:1546 D.5117 ] [1546]))) nsichneu.c:3003 7 {*cmpsi_1}
     (nil))
(jump_insn 4880 4879 4881 533 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4920)
            (pc))) nsichneu.c:3003 495 {*jcc_1}
     (nil)
 -> 4920)
(note 4881 4880 4882 534 [bb 534] NOTE_INSN_BASIC_BLOCK)
(insn 4882 4881 4883 534 (set (reg:SI 1 dx [orig:1547 D.5117 ] [1547])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3005 83 {*movsi_internal}
     (nil))
(insn 4883 4882 4884 534 (set (reg:SI 0 ax [orig:1548 D.5117 ] [1548])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3005 83 {*movsi_internal}
     (nil))
(insn 4884 4883 4885 534 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1547 D.5117 ] [1547])
            (reg:SI 0 ax [orig:1548 D.5117 ] [1548]))) nsichneu.c:3004 7 {*cmpsi_1}
     (nil))
(jump_insn 4885 4884 4886 534 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4920)
            (pc))) nsichneu.c:3004 495 {*jcc_1}
     (nil)
 -> 4920)
(note 4886 4885 4887 535 [bb 535] NOTE_INSN_BASIC_BLOCK)
(insn 4887 4886 4888 535 (set (reg:SI 0 ax [3217])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3011 83 {*movsi_internal}
     (nil))
(insn 4888 4887 4889 535 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1076 [0xfffffffffffffbcc])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3217])) nsichneu.c:3011 83 {*movsi_internal}
     (nil))
(insn 4889 4888 4890 535 (set (reg:SI 0 ax [3218])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3012 83 {*movsi_internal}
     (nil))
(insn 4890 4889 4891 535 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1080 [0xfffffffffffffbc8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3218])) nsichneu.c:3012 83 {*movsi_internal}
     (nil))
(insn 4891 4890 4892 535 (set (reg:SI 0 ax [3219])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1080 [0xfffffffffffffbc8])) [0 b+0 S4 A32])) nsichneu.c:3015 83 {*movsi_internal}
     (nil))
(insn 4892 4891 4893 535 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3219])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1076 [0xfffffffffffffbcc])) [0 a+0 S4 A32]))) nsichneu.c:3015 7 {*cmpsi_1}
     (nil))
(jump_insn 4893 4892 4894 535 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4920)
            (pc))) nsichneu.c:3015 495 {*jcc_1}
     (nil)
 -> 4920)
(note 4894 4893 4895 536 [bb 536] NOTE_INSN_BASIC_BLOCK)
(insn 4895 4894 4896 536 (set (reg:SI 0 ax [orig:1549 D.5116 ] [1549])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3018 83 {*movsi_internal}
     (nil))
(insn 4896 4895 4897 536 (parallel [
            (set (reg:SI 0 ax [orig:1550 D.5116 ] [1550])
                (plus:SI (reg:SI 0 ax [orig:1549 D.5116 ] [1549])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3018 197 {*addsi_1}
     (nil))
(insn 4897 4896 4902 536 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1550 D.5116 ] [1550])) nsichneu.c:3018 83 {*movsi_internal}
     (nil))
(insn 4902 4897 4903 536 (set (reg:SI 1 dx [3224])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1076 [0xfffffffffffffbcc])) [0 a+0 S4 A32])) nsichneu.c:3021 83 {*movsi_internal}
     (nil))
(insn 4903 4902 4904 536 (set (reg:SI 0 ax [3225])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1080 [0xfffffffffffffbc8])) [0 b+0 S4 A32])) nsichneu.c:3021 83 {*movsi_internal}
     (nil))
(insn 4904 4903 4905 536 (parallel [
            (set (reg:SI 0 ax [3223])
                (plus:SI (reg:SI 0 ax [3225])
                    (reg:SI 1 dx [3224])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3021 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1076 [0xfffffffffffffbcc])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1080 [0xfffffffffffffbc8])) [0 b+0 S4 A32]))
        (nil)))
(insn 4905 4904 4906 536 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1084 [0xfffffffffffffbc4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3223])) nsichneu.c:3021 83 {*movsi_internal}
     (nil))
(insn 4906 4905 4907 536 (set (reg:SI 0 ax [orig:1551 D.5116 ] [1551])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3024 83 {*movsi_internal}
     (nil))
(insn 4907 4906 4908 536 (set (reg:SI 1 dx [3226])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1076 [0xfffffffffffffbcc])) [0 a+0 S4 A32])) nsichneu.c:3024 83 {*movsi_internal}
     (nil))
(insn 4908 4907 4909 536 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1551 D.5116 ] [1551])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3226])) nsichneu.c:3024 83 {*movsi_internal}
     (nil))
(insn 4909 4908 7006 536 (set (reg:SI 0 ax [orig:1552 D.5116 ] [1552])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3025 83 {*movsi_internal}
     (nil))
(insn 7006 4909 4911 536 (set (reg:SI 1 dx [orig:1553 D.5116 ] [1553])
        (plus:SI (reg:SI 0 ax [orig:1552 D.5116 ] [1552])
            (const_int 1 [0x1]))) nsichneu.c:3025 191 {*leasi}
     (nil))
(insn 4911 7006 4912 536 (set (reg:SI 0 ax [3227])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1080 [0xfffffffffffffbc8])) [0 b+0 S4 A32])) nsichneu.c:3025 83 {*movsi_internal}
     (nil))
(insn 4912 4911 4913 536 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1553 D.5116 ] [1553])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3227])) nsichneu.c:3025 83 {*movsi_internal}
     (nil))
(insn 4913 4912 7007 536 (set (reg:SI 0 ax [orig:1554 D.5116 ] [1554])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3026 83 {*movsi_internal}
     (nil))
(insn 7007 4913 4915 536 (set (reg:SI 1 dx [orig:1555 D.5116 ] [1555])
        (plus:SI (reg:SI 0 ax [orig:1554 D.5116 ] [1554])
            (const_int 2 [0x2]))) nsichneu.c:3026 191 {*leasi}
     (nil))
(insn 4915 7007 4916 536 (set (reg:SI 0 ax [3228])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1084 [0xfffffffffffffbc4])) [0 c+0 S4 A32])) nsichneu.c:3026 83 {*movsi_internal}
     (nil))
(insn 4916 4915 4917 536 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1555 D.5116 ] [1555])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3228])) nsichneu.c:3026 83 {*movsi_internal}
     (nil))
(insn 4917 4916 4918 536 (set (reg:SI 0 ax [orig:1556 D.5116 ] [1556])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3027 83 {*movsi_internal}
     (nil))
(insn 4918 4917 4919 536 (parallel [
            (set (reg:SI 0 ax [orig:1557 D.5116 ] [1557])
                (plus:SI (reg:SI 0 ax [orig:1556 D.5116 ] [1556])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3027 197 {*addsi_1}
     (nil))
(insn 4919 4918 4920 536 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1557 D.5116 ] [1557])) nsichneu.c:3027 83 {*movsi_internal}
     (nil))
(code_label 4920 4919 4921 537 94 "" [5 uses])
(note 4921 4920 4922 537 [bb 537] NOTE_INSN_BASIC_BLOCK)
(insn 4922 4921 4923 537 (set (reg:SI 0 ax [orig:1558 D.5116 ] [1558])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3035 83 {*movsi_internal}
     (nil))
(insn 4923 4922 4924 537 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1558 D.5116 ] [1558])
            (const_int 4 [0x4]))) nsichneu.c:3035 7 {*cmpsi_1}
     (nil))
(jump_insn 4924 4923 4925 537 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4976)
            (pc))) nsichneu.c:3035 495 {*jcc_1}
     (nil)
 -> 4976)
(note 4925 4924 4926 538 [bb 538] NOTE_INSN_BASIC_BLOCK)
(insn 4926 4925 4927 538 (set (reg:SI 0 ax [orig:1559 D.5116 ] [1559])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3036 83 {*movsi_internal}
     (nil))
(insn 4927 4926 4928 538 (parallel [
            (set (reg:SI 0 ax [orig:1560 D.5116 ] [1560])
                (plus:SI (reg:SI 0 ax [orig:1559 D.5116 ] [1559])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3036 197 {*addsi_1}
     (nil))
(insn 4928 4927 4929 538 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1560 D.5116 ] [1560])
            (const_int 6 [0x6]))) nsichneu.c:3035 7 {*cmpsi_1}
     (nil))
(jump_insn 4929 4928 4930 538 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4976)
            (pc))) nsichneu.c:3035 495 {*jcc_1}
     (nil)
 -> 4976)
(note 4930 4929 4931 539 [bb 539] NOTE_INSN_BASIC_BLOCK)
(insn 4931 4930 4932 539 (set (reg:SI 1 dx [orig:1561 D.5117 ] [1561])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3037 83 {*movsi_internal}
     (nil))
(insn 4932 4931 4933 539 (set (reg:SI 0 ax [orig:1562 D.5117 ] [1562])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3037 83 {*movsi_internal}
     (nil))
(insn 4933 4932 4934 539 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1561 D.5117 ] [1561])
            (reg:SI 0 ax [orig:1562 D.5117 ] [1562]))) nsichneu.c:3036 7 {*cmpsi_1}
     (nil))
(jump_insn 4934 4933 4935 539 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4976)
            (pc))) nsichneu.c:3036 495 {*jcc_1}
     (nil)
 -> 4976)
(note 4935 4934 4936 540 [bb 540] NOTE_INSN_BASIC_BLOCK)
(insn 4936 4935 4937 540 (set (reg:SI 1 dx [orig:1563 D.5117 ] [1563])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3038 83 {*movsi_internal}
     (nil))
(insn 4937 4936 4938 540 (set (reg:SI 0 ax [orig:1564 D.5117 ] [1564])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3038 83 {*movsi_internal}
     (nil))
(insn 4938 4937 4939 540 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1563 D.5117 ] [1563])
            (reg:SI 0 ax [orig:1564 D.5117 ] [1564]))) nsichneu.c:3037 7 {*cmpsi_1}
     (nil))
(jump_insn 4939 4938 4940 540 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 4976)
            (pc))) nsichneu.c:3037 495 {*jcc_1}
     (nil)
 -> 4976)
(note 4940 4939 4941 541 [bb 541] NOTE_INSN_BASIC_BLOCK)
(insn 4941 4940 4942 541 (set (reg:SI 0 ax [3229])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3044 83 {*movsi_internal}
     (nil))
(insn 4942 4941 4943 541 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1088 [0xfffffffffffffbc0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3229])) nsichneu.c:3044 83 {*movsi_internal}
     (nil))
(insn 4943 4942 4944 541 (set (reg:SI 0 ax [3230])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3045 83 {*movsi_internal}
     (nil))
(insn 4944 4943 4945 541 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1092 [0xfffffffffffffbbc])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3230])) nsichneu.c:3045 83 {*movsi_internal}
     (nil))
(insn 4945 4944 4946 541 (set (reg:SI 0 ax [3231])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1092 [0xfffffffffffffbbc])) [0 b+0 S4 A32])) nsichneu.c:3048 83 {*movsi_internal}
     (nil))
(insn 4946 4945 4947 541 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3231])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1088 [0xfffffffffffffbc0])) [0 a+0 S4 A32]))) nsichneu.c:3048 7 {*cmpsi_1}
     (nil))
(jump_insn 4947 4946 4948 541 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 4976)
            (pc))) nsichneu.c:3048 495 {*jcc_1}
     (nil)
 -> 4976)
(note 4948 4947 4949 542 [bb 542] NOTE_INSN_BASIC_BLOCK)
(insn 4949 4948 4950 542 (set (reg:SI 0 ax [orig:1565 D.5117 ] [1565])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3051 83 {*movsi_internal}
     (nil))
(insn 4950 4949 4951 542 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1565 D.5117 ] [1565])) nsichneu.c:3051 83 {*movsi_internal}
     (nil))
(insn 4951 4950 4952 542 (set (reg:SI 0 ax [orig:1566 D.5116 ] [1566])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3052 83 {*movsi_internal}
     (nil))
(insn 4952 4951 4953 542 (parallel [
            (set (reg:SI 0 ax [orig:1567 D.5116 ] [1567])
                (plus:SI (reg:SI 0 ax [orig:1566 D.5116 ] [1566])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3052 197 {*addsi_1}
     (nil))
(insn 4953 4952 4958 542 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1567 D.5116 ] [1567])) nsichneu.c:3052 83 {*movsi_internal}
     (nil))
(insn 4958 4953 4959 542 (set (reg:SI 1 dx [3236])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1088 [0xfffffffffffffbc0])) [0 a+0 S4 A32])) nsichneu.c:3055 83 {*movsi_internal}
     (nil))
(insn 4959 4958 4960 542 (set (reg:SI 0 ax [3237])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1092 [0xfffffffffffffbbc])) [0 b+0 S4 A32])) nsichneu.c:3055 83 {*movsi_internal}
     (nil))
(insn 4960 4959 4961 542 (parallel [
            (set (reg:SI 0 ax [3235])
                (plus:SI (reg:SI 0 ax [3237])
                    (reg:SI 1 dx [3236])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3055 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1088 [0xfffffffffffffbc0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1092 [0xfffffffffffffbbc])) [0 b+0 S4 A32]))
        (nil)))
(insn 4961 4960 4962 542 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1096 [0xfffffffffffffbb8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3235])) nsichneu.c:3055 83 {*movsi_internal}
     (nil))
(insn 4962 4961 4963 542 (set (reg:SI 0 ax [orig:1568 D.5116 ] [1568])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3058 83 {*movsi_internal}
     (nil))
(insn 4963 4962 4964 542 (set (reg:SI 1 dx [3238])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1088 [0xfffffffffffffbc0])) [0 a+0 S4 A32])) nsichneu.c:3058 83 {*movsi_internal}
     (nil))
(insn 4964 4963 4965 542 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1568 D.5116 ] [1568])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3238])) nsichneu.c:3058 83 {*movsi_internal}
     (nil))
(insn 4965 4964 7004 542 (set (reg:SI 0 ax [orig:1569 D.5116 ] [1569])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3059 83 {*movsi_internal}
     (nil))
(insn 7004 4965 4967 542 (set (reg:SI 1 dx [orig:1570 D.5116 ] [1570])
        (plus:SI (reg:SI 0 ax [orig:1569 D.5116 ] [1569])
            (const_int 1 [0x1]))) nsichneu.c:3059 191 {*leasi}
     (nil))
(insn 4967 7004 4968 542 (set (reg:SI 0 ax [3239])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1092 [0xfffffffffffffbbc])) [0 b+0 S4 A32])) nsichneu.c:3059 83 {*movsi_internal}
     (nil))
(insn 4968 4967 4969 542 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1570 D.5116 ] [1570])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3239])) nsichneu.c:3059 83 {*movsi_internal}
     (nil))
(insn 4969 4968 7005 542 (set (reg:SI 0 ax [orig:1571 D.5116 ] [1571])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3060 83 {*movsi_internal}
     (nil))
(insn 7005 4969 4971 542 (set (reg:SI 1 dx [orig:1572 D.5116 ] [1572])
        (plus:SI (reg:SI 0 ax [orig:1571 D.5116 ] [1571])
            (const_int 2 [0x2]))) nsichneu.c:3060 191 {*leasi}
     (nil))
(insn 4971 7005 4972 542 (set (reg:SI 0 ax [3240])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1096 [0xfffffffffffffbb8])) [0 c+0 S4 A32])) nsichneu.c:3060 83 {*movsi_internal}
     (nil))
(insn 4972 4971 4973 542 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1572 D.5116 ] [1572])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3240])) nsichneu.c:3060 83 {*movsi_internal}
     (nil))
(insn 4973 4972 4974 542 (set (reg:SI 0 ax [orig:1573 D.5116 ] [1573])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3061 83 {*movsi_internal}
     (nil))
(insn 4974 4973 4975 542 (parallel [
            (set (reg:SI 0 ax [orig:1574 D.5116 ] [1574])
                (plus:SI (reg:SI 0 ax [orig:1573 D.5116 ] [1573])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3061 197 {*addsi_1}
     (nil))
(insn 4975 4974 4976 542 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1574 D.5116 ] [1574])) nsichneu.c:3061 83 {*movsi_internal}
     (nil))
(code_label 4976 4975 4977 543 95 "" [5 uses])
(note 4977 4976 4978 543 [bb 543] NOTE_INSN_BASIC_BLOCK)
(insn 4978 4977 4979 543 (set (reg:SI 0 ax [orig:1575 D.5116 ] [1575])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3069 83 {*movsi_internal}
     (nil))
(insn 4979 4978 4980 543 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1575 D.5116 ] [1575])
            (const_int 4 [0x4]))) nsichneu.c:3069 7 {*cmpsi_1}
     (nil))
(jump_insn 4980 4979 4981 543 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5030)
            (pc))) nsichneu.c:3069 495 {*jcc_1}
     (nil)
 -> 5030)
(note 4981 4980 4982 544 [bb 544] NOTE_INSN_BASIC_BLOCK)
(insn 4982 4981 4983 544 (set (reg:SI 0 ax [orig:1576 D.5116 ] [1576])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3070 83 {*movsi_internal}
     (nil))
(insn 4983 4982 4984 544 (parallel [
            (set (reg:SI 0 ax [orig:1577 D.5116 ] [1577])
                (plus:SI (reg:SI 0 ax [orig:1576 D.5116 ] [1576])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3070 197 {*addsi_1}
     (nil))
(insn 4984 4983 4985 544 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1577 D.5116 ] [1577])
            (const_int 6 [0x6]))) nsichneu.c:3069 7 {*cmpsi_1}
     (nil))
(jump_insn 4985 4984 4986 544 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5030)
            (pc))) nsichneu.c:3069 495 {*jcc_1}
     (nil)
 -> 5030)
(note 4986 4985 4987 545 [bb 545] NOTE_INSN_BASIC_BLOCK)
(insn 4987 4986 4988 545 (set (reg:SI 1 dx [orig:1578 D.5117 ] [1578])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3071 83 {*movsi_internal}
     (nil))
(insn 4988 4987 4989 545 (set (reg:SI 0 ax [orig:1579 D.5117 ] [1579])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3071 83 {*movsi_internal}
     (nil))
(insn 4989 4988 4990 545 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1578 D.5117 ] [1578])
            (reg:SI 0 ax [orig:1579 D.5117 ] [1579]))) nsichneu.c:3070 7 {*cmpsi_1}
     (nil))
(jump_insn 4990 4989 4991 545 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5030)
            (pc))) nsichneu.c:3070 495 {*jcc_1}
     (nil)
 -> 5030)
(note 4991 4990 4992 546 [bb 546] NOTE_INSN_BASIC_BLOCK)
(insn 4992 4991 4993 546 (set (reg:SI 1 dx [orig:1580 D.5117 ] [1580])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3072 83 {*movsi_internal}
     (nil))
(insn 4993 4992 4994 546 (set (reg:SI 0 ax [orig:1581 D.5117 ] [1581])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3072 83 {*movsi_internal}
     (nil))
(insn 4994 4993 4995 546 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1580 D.5117 ] [1580])
            (reg:SI 0 ax [orig:1581 D.5117 ] [1581]))) nsichneu.c:3071 7 {*cmpsi_1}
     (nil))
(jump_insn 4995 4994 4996 546 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5030)
            (pc))) nsichneu.c:3071 495 {*jcc_1}
     (nil)
 -> 5030)
(note 4996 4995 4997 547 [bb 547] NOTE_INSN_BASIC_BLOCK)
(insn 4997 4996 4998 547 (set (reg:SI 0 ax [3241])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3078 83 {*movsi_internal}
     (nil))
(insn 4998 4997 4999 547 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1100 [0xfffffffffffffbb4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3241])) nsichneu.c:3078 83 {*movsi_internal}
     (nil))
(insn 4999 4998 5000 547 (set (reg:SI 0 ax [3242])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3079 83 {*movsi_internal}
     (nil))
(insn 5000 4999 5001 547 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1104 [0xfffffffffffffbb0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3242])) nsichneu.c:3079 83 {*movsi_internal}
     (nil))
(insn 5001 5000 5002 547 (set (reg:SI 0 ax [3243])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1104 [0xfffffffffffffbb0])) [0 b+0 S4 A32])) nsichneu.c:3082 83 {*movsi_internal}
     (nil))
(insn 5002 5001 5003 547 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3243])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1100 [0xfffffffffffffbb4])) [0 a+0 S4 A32]))) nsichneu.c:3082 7 {*cmpsi_1}
     (nil))
(jump_insn 5003 5002 5004 547 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5030)
            (pc))) nsichneu.c:3082 495 {*jcc_1}
     (nil)
 -> 5030)
(note 5004 5003 5005 548 [bb 548] NOTE_INSN_BASIC_BLOCK)
(insn 5005 5004 5006 548 (set (reg:SI 0 ax [orig:1582 D.5116 ] [1582])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3085 83 {*movsi_internal}
     (nil))
(insn 5006 5005 5007 548 (parallel [
            (set (reg:SI 0 ax [orig:1583 D.5116 ] [1583])
                (plus:SI (reg:SI 0 ax [orig:1582 D.5116 ] [1582])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3085 197 {*addsi_1}
     (nil))
(insn 5007 5006 5012 548 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1583 D.5116 ] [1583])) nsichneu.c:3085 83 {*movsi_internal}
     (nil))
(insn 5012 5007 5013 548 (set (reg:SI 1 dx [3248])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1100 [0xfffffffffffffbb4])) [0 a+0 S4 A32])) nsichneu.c:3088 83 {*movsi_internal}
     (nil))
(insn 5013 5012 5014 548 (set (reg:SI 0 ax [3249])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1104 [0xfffffffffffffbb0])) [0 b+0 S4 A32])) nsichneu.c:3088 83 {*movsi_internal}
     (nil))
(insn 5014 5013 5015 548 (parallel [
            (set (reg:SI 0 ax [3247])
                (plus:SI (reg:SI 0 ax [3249])
                    (reg:SI 1 dx [3248])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3088 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1100 [0xfffffffffffffbb4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1104 [0xfffffffffffffbb0])) [0 b+0 S4 A32]))
        (nil)))
(insn 5015 5014 5016 548 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1108 [0xfffffffffffffbac])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3247])) nsichneu.c:3088 83 {*movsi_internal}
     (nil))
(insn 5016 5015 5017 548 (set (reg:SI 0 ax [orig:1584 D.5116 ] [1584])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3091 83 {*movsi_internal}
     (nil))
(insn 5017 5016 5018 548 (set (reg:SI 1 dx [3250])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1100 [0xfffffffffffffbb4])) [0 a+0 S4 A32])) nsichneu.c:3091 83 {*movsi_internal}
     (nil))
(insn 5018 5017 5019 548 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1584 D.5116 ] [1584])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3250])) nsichneu.c:3091 83 {*movsi_internal}
     (nil))
(insn 5019 5018 7002 548 (set (reg:SI 0 ax [orig:1585 D.5116 ] [1585])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3092 83 {*movsi_internal}
     (nil))
(insn 7002 5019 5021 548 (set (reg:SI 1 dx [orig:1586 D.5116 ] [1586])
        (plus:SI (reg:SI 0 ax [orig:1585 D.5116 ] [1585])
            (const_int 1 [0x1]))) nsichneu.c:3092 191 {*leasi}
     (nil))
(insn 5021 7002 5022 548 (set (reg:SI 0 ax [3251])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1104 [0xfffffffffffffbb0])) [0 b+0 S4 A32])) nsichneu.c:3092 83 {*movsi_internal}
     (nil))
(insn 5022 5021 5023 548 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1586 D.5116 ] [1586])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3251])) nsichneu.c:3092 83 {*movsi_internal}
     (nil))
(insn 5023 5022 7003 548 (set (reg:SI 0 ax [orig:1587 D.5116 ] [1587])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3093 83 {*movsi_internal}
     (nil))
(insn 7003 5023 5025 548 (set (reg:SI 1 dx [orig:1588 D.5116 ] [1588])
        (plus:SI (reg:SI 0 ax [orig:1587 D.5116 ] [1587])
            (const_int 2 [0x2]))) nsichneu.c:3093 191 {*leasi}
     (nil))
(insn 5025 7003 5026 548 (set (reg:SI 0 ax [3252])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1108 [0xfffffffffffffbac])) [0 c+0 S4 A32])) nsichneu.c:3093 83 {*movsi_internal}
     (nil))
(insn 5026 5025 5027 548 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1588 D.5116 ] [1588])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3252])) nsichneu.c:3093 83 {*movsi_internal}
     (nil))
(insn 5027 5026 5028 548 (set (reg:SI 0 ax [orig:1589 D.5116 ] [1589])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3094 83 {*movsi_internal}
     (nil))
(insn 5028 5027 5029 548 (parallel [
            (set (reg:SI 0 ax [orig:1590 D.5116 ] [1590])
                (plus:SI (reg:SI 0 ax [orig:1589 D.5116 ] [1589])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3094 197 {*addsi_1}
     (nil))
(insn 5029 5028 5030 548 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1590 D.5116 ] [1590])) nsichneu.c:3094 83 {*movsi_internal}
     (nil))
(code_label 5030 5029 5031 549 96 "" [5 uses])
(note 5031 5030 5032 549 [bb 549] NOTE_INSN_BASIC_BLOCK)
(insn 5032 5031 5033 549 (set (reg:SI 0 ax [orig:1591 D.5116 ] [1591])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3102 83 {*movsi_internal}
     (nil))
(insn 5033 5032 5034 549 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1591 D.5116 ] [1591])
            (const_int 4 [0x4]))) nsichneu.c:3102 7 {*cmpsi_1}
     (nil))
(jump_insn 5034 5033 5035 549 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5086)
            (pc))) nsichneu.c:3102 495 {*jcc_1}
     (nil)
 -> 5086)
(note 5035 5034 5036 550 [bb 550] NOTE_INSN_BASIC_BLOCK)
(insn 5036 5035 5037 550 (set (reg:SI 0 ax [orig:1592 D.5116 ] [1592])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3103 83 {*movsi_internal}
     (nil))
(insn 5037 5036 5038 550 (parallel [
            (set (reg:SI 0 ax [orig:1593 D.5116 ] [1593])
                (plus:SI (reg:SI 0 ax [orig:1592 D.5116 ] [1592])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3103 197 {*addsi_1}
     (nil))
(insn 5038 5037 5039 550 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1593 D.5116 ] [1593])
            (const_int 6 [0x6]))) nsichneu.c:3102 7 {*cmpsi_1}
     (nil))
(jump_insn 5039 5038 5040 550 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5086)
            (pc))) nsichneu.c:3102 495 {*jcc_1}
     (nil)
 -> 5086)
(note 5040 5039 5041 551 [bb 551] NOTE_INSN_BASIC_BLOCK)
(insn 5041 5040 5042 551 (set (reg:SI 1 dx [orig:1594 D.5117 ] [1594])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3104 83 {*movsi_internal}
     (nil))
(insn 5042 5041 5043 551 (set (reg:SI 0 ax [orig:1595 D.5117 ] [1595])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3104 83 {*movsi_internal}
     (nil))
(insn 5043 5042 5044 551 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1594 D.5117 ] [1594])
            (reg:SI 0 ax [orig:1595 D.5117 ] [1595]))) nsichneu.c:3103 7 {*cmpsi_1}
     (nil))
(jump_insn 5044 5043 5045 551 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5086)
            (pc))) nsichneu.c:3103 495 {*jcc_1}
     (nil)
 -> 5086)
(note 5045 5044 5046 552 [bb 552] NOTE_INSN_BASIC_BLOCK)
(insn 5046 5045 5047 552 (set (reg:SI 1 dx [orig:1596 D.5117 ] [1596])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3105 83 {*movsi_internal}
     (nil))
(insn 5047 5046 5048 552 (set (reg:SI 0 ax [orig:1597 D.5117 ] [1597])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3105 83 {*movsi_internal}
     (nil))
(insn 5048 5047 5049 552 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1596 D.5117 ] [1596])
            (reg:SI 0 ax [orig:1597 D.5117 ] [1597]))) nsichneu.c:3104 7 {*cmpsi_1}
     (nil))
(jump_insn 5049 5048 5050 552 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5086)
            (pc))) nsichneu.c:3104 495 {*jcc_1}
     (nil)
 -> 5086)
(note 5050 5049 5051 553 [bb 553] NOTE_INSN_BASIC_BLOCK)
(insn 5051 5050 5052 553 (set (reg:SI 0 ax [3253])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3111 83 {*movsi_internal}
     (nil))
(insn 5052 5051 5053 553 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1112 [0xfffffffffffffba8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3253])) nsichneu.c:3111 83 {*movsi_internal}
     (nil))
(insn 5053 5052 5054 553 (set (reg:SI 0 ax [3254])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3112 83 {*movsi_internal}
     (nil))
(insn 5054 5053 5055 553 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1116 [0xfffffffffffffba4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3254])) nsichneu.c:3112 83 {*movsi_internal}
     (nil))
(insn 5055 5054 5056 553 (set (reg:SI 0 ax [3255])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1116 [0xfffffffffffffba4])) [0 b+0 S4 A32])) nsichneu.c:3115 83 {*movsi_internal}
     (nil))
(insn 5056 5055 5057 553 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3255])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1112 [0xfffffffffffffba8])) [0 a+0 S4 A32]))) nsichneu.c:3115 7 {*cmpsi_1}
     (nil))
(jump_insn 5057 5056 5058 553 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5086)
            (pc))) nsichneu.c:3115 495 {*jcc_1}
     (nil)
 -> 5086)
(note 5058 5057 5059 554 [bb 554] NOTE_INSN_BASIC_BLOCK)
(insn 5059 5058 5060 554 (set (reg:SI 0 ax [orig:1598 D.5117 ] [1598])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3118 83 {*movsi_internal}
     (nil))
(insn 5060 5059 5061 554 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1598 D.5117 ] [1598])) nsichneu.c:3118 83 {*movsi_internal}
     (nil))
(insn 5061 5060 5062 554 (set (reg:SI 0 ax [orig:1599 D.5116 ] [1599])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3119 83 {*movsi_internal}
     (nil))
(insn 5062 5061 5063 554 (parallel [
            (set (reg:SI 0 ax [orig:1600 D.5116 ] [1600])
                (plus:SI (reg:SI 0 ax [orig:1599 D.5116 ] [1599])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3119 197 {*addsi_1}
     (nil))
(insn 5063 5062 5068 554 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1600 D.5116 ] [1600])) nsichneu.c:3119 83 {*movsi_internal}
     (nil))
(insn 5068 5063 5069 554 (set (reg:SI 1 dx [3260])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1112 [0xfffffffffffffba8])) [0 a+0 S4 A32])) nsichneu.c:3122 83 {*movsi_internal}
     (nil))
(insn 5069 5068 5070 554 (set (reg:SI 0 ax [3261])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1116 [0xfffffffffffffba4])) [0 b+0 S4 A32])) nsichneu.c:3122 83 {*movsi_internal}
     (nil))
(insn 5070 5069 5071 554 (parallel [
            (set (reg:SI 0 ax [3259])
                (plus:SI (reg:SI 0 ax [3261])
                    (reg:SI 1 dx [3260])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3122 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1112 [0xfffffffffffffba8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1116 [0xfffffffffffffba4])) [0 b+0 S4 A32]))
        (nil)))
(insn 5071 5070 5072 554 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1120 [0xfffffffffffffba0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3259])) nsichneu.c:3122 83 {*movsi_internal}
     (nil))
(insn 5072 5071 5073 554 (set (reg:SI 0 ax [orig:1601 D.5116 ] [1601])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3125 83 {*movsi_internal}
     (nil))
(insn 5073 5072 5074 554 (set (reg:SI 1 dx [3262])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1112 [0xfffffffffffffba8])) [0 a+0 S4 A32])) nsichneu.c:3125 83 {*movsi_internal}
     (nil))
(insn 5074 5073 5075 554 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1601 D.5116 ] [1601])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3262])) nsichneu.c:3125 83 {*movsi_internal}
     (nil))
(insn 5075 5074 7000 554 (set (reg:SI 0 ax [orig:1602 D.5116 ] [1602])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3126 83 {*movsi_internal}
     (nil))
(insn 7000 5075 5077 554 (set (reg:SI 1 dx [orig:1603 D.5116 ] [1603])
        (plus:SI (reg:SI 0 ax [orig:1602 D.5116 ] [1602])
            (const_int 1 [0x1]))) nsichneu.c:3126 191 {*leasi}
     (nil))
(insn 5077 7000 5078 554 (set (reg:SI 0 ax [3263])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1116 [0xfffffffffffffba4])) [0 b+0 S4 A32])) nsichneu.c:3126 83 {*movsi_internal}
     (nil))
(insn 5078 5077 5079 554 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1603 D.5116 ] [1603])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3263])) nsichneu.c:3126 83 {*movsi_internal}
     (nil))
(insn 5079 5078 7001 554 (set (reg:SI 0 ax [orig:1604 D.5116 ] [1604])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3127 83 {*movsi_internal}
     (nil))
(insn 7001 5079 5081 554 (set (reg:SI 1 dx [orig:1605 D.5116 ] [1605])
        (plus:SI (reg:SI 0 ax [orig:1604 D.5116 ] [1604])
            (const_int 2 [0x2]))) nsichneu.c:3127 191 {*leasi}
     (nil))
(insn 5081 7001 5082 554 (set (reg:SI 0 ax [3264])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1120 [0xfffffffffffffba0])) [0 c+0 S4 A32])) nsichneu.c:3127 83 {*movsi_internal}
     (nil))
(insn 5082 5081 5083 554 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1605 D.5116 ] [1605])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3264])) nsichneu.c:3127 83 {*movsi_internal}
     (nil))
(insn 5083 5082 5084 554 (set (reg:SI 0 ax [orig:1606 D.5116 ] [1606])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3128 83 {*movsi_internal}
     (nil))
(insn 5084 5083 5085 554 (parallel [
            (set (reg:SI 0 ax [orig:1607 D.5116 ] [1607])
                (plus:SI (reg:SI 0 ax [orig:1606 D.5116 ] [1606])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3128 197 {*addsi_1}
     (nil))
(insn 5085 5084 5086 554 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1607 D.5116 ] [1607])) nsichneu.c:3128 83 {*movsi_internal}
     (nil))
(code_label 5086 5085 5087 555 97 "" [5 uses])
(note 5087 5086 5088 555 [bb 555] NOTE_INSN_BASIC_BLOCK)
(insn 5088 5087 5089 555 (set (reg:SI 0 ax [orig:1608 D.5116 ] [1608])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3136 83 {*movsi_internal}
     (nil))
(insn 5089 5088 5090 555 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1608 D.5116 ] [1608])
            (const_int 4 [0x4]))) nsichneu.c:3136 7 {*cmpsi_1}
     (nil))
(jump_insn 5090 5089 5091 555 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5140)
            (pc))) nsichneu.c:3136 495 {*jcc_1}
     (nil)
 -> 5140)
(note 5091 5090 5092 556 [bb 556] NOTE_INSN_BASIC_BLOCK)
(insn 5092 5091 5093 556 (set (reg:SI 0 ax [orig:1609 D.5116 ] [1609])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3137 83 {*movsi_internal}
     (nil))
(insn 5093 5092 5094 556 (parallel [
            (set (reg:SI 0 ax [orig:1610 D.5116 ] [1610])
                (plus:SI (reg:SI 0 ax [orig:1609 D.5116 ] [1609])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3137 197 {*addsi_1}
     (nil))
(insn 5094 5093 5095 556 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1610 D.5116 ] [1610])
            (const_int 6 [0x6]))) nsichneu.c:3136 7 {*cmpsi_1}
     (nil))
(jump_insn 5095 5094 5096 556 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5140)
            (pc))) nsichneu.c:3136 495 {*jcc_1}
     (nil)
 -> 5140)
(note 5096 5095 5097 557 [bb 557] NOTE_INSN_BASIC_BLOCK)
(insn 5097 5096 5098 557 (set (reg:SI 1 dx [orig:1611 D.5117 ] [1611])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3138 83 {*movsi_internal}
     (nil))
(insn 5098 5097 5099 557 (set (reg:SI 0 ax [orig:1612 D.5117 ] [1612])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3138 83 {*movsi_internal}
     (nil))
(insn 5099 5098 5100 557 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1611 D.5117 ] [1611])
            (reg:SI 0 ax [orig:1612 D.5117 ] [1612]))) nsichneu.c:3137 7 {*cmpsi_1}
     (nil))
(jump_insn 5100 5099 5101 557 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5140)
            (pc))) nsichneu.c:3137 495 {*jcc_1}
     (nil)
 -> 5140)
(note 5101 5100 5102 558 [bb 558] NOTE_INSN_BASIC_BLOCK)
(insn 5102 5101 5103 558 (set (reg:SI 1 dx [orig:1613 D.5117 ] [1613])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3139 83 {*movsi_internal}
     (nil))
(insn 5103 5102 5104 558 (set (reg:SI 0 ax [orig:1614 D.5117 ] [1614])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3139 83 {*movsi_internal}
     (nil))
(insn 5104 5103 5105 558 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1613 D.5117 ] [1613])
            (reg:SI 0 ax [orig:1614 D.5117 ] [1614]))) nsichneu.c:3138 7 {*cmpsi_1}
     (nil))
(jump_insn 5105 5104 5106 558 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5140)
            (pc))) nsichneu.c:3138 495 {*jcc_1}
     (nil)
 -> 5140)
(note 5106 5105 5107 559 [bb 559] NOTE_INSN_BASIC_BLOCK)
(insn 5107 5106 5108 559 (set (reg:SI 0 ax [3265])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3145 83 {*movsi_internal}
     (nil))
(insn 5108 5107 5109 559 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1124 [0xfffffffffffffb9c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3265])) nsichneu.c:3145 83 {*movsi_internal}
     (nil))
(insn 5109 5108 5110 559 (set (reg:SI 0 ax [3266])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3146 83 {*movsi_internal}
     (nil))
(insn 5110 5109 5111 559 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1128 [0xfffffffffffffb98])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3266])) nsichneu.c:3146 83 {*movsi_internal}
     (nil))
(insn 5111 5110 5112 559 (set (reg:SI 0 ax [3267])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1128 [0xfffffffffffffb98])) [0 b+0 S4 A32])) nsichneu.c:3149 83 {*movsi_internal}
     (nil))
(insn 5112 5111 5113 559 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3267])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1124 [0xfffffffffffffb9c])) [0 a+0 S4 A32]))) nsichneu.c:3149 7 {*cmpsi_1}
     (nil))
(jump_insn 5113 5112 5114 559 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5140)
            (pc))) nsichneu.c:3149 495 {*jcc_1}
     (nil)
 -> 5140)
(note 5114 5113 5115 560 [bb 560] NOTE_INSN_BASIC_BLOCK)
(insn 5115 5114 5116 560 (set (reg:SI 0 ax [orig:1615 D.5116 ] [1615])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3152 83 {*movsi_internal}
     (nil))
(insn 5116 5115 5117 560 (parallel [
            (set (reg:SI 0 ax [orig:1616 D.5116 ] [1616])
                (plus:SI (reg:SI 0 ax [orig:1615 D.5116 ] [1615])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3152 197 {*addsi_1}
     (nil))
(insn 5117 5116 5122 560 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1616 D.5116 ] [1616])) nsichneu.c:3152 83 {*movsi_internal}
     (nil))
(insn 5122 5117 5123 560 (set (reg:SI 1 dx [3272])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1124 [0xfffffffffffffb9c])) [0 a+0 S4 A32])) nsichneu.c:3155 83 {*movsi_internal}
     (nil))
(insn 5123 5122 5124 560 (set (reg:SI 0 ax [3273])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1128 [0xfffffffffffffb98])) [0 b+0 S4 A32])) nsichneu.c:3155 83 {*movsi_internal}
     (nil))
(insn 5124 5123 5125 560 (parallel [
            (set (reg:SI 0 ax [3271])
                (plus:SI (reg:SI 0 ax [3273])
                    (reg:SI 1 dx [3272])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3155 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1124 [0xfffffffffffffb9c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1128 [0xfffffffffffffb98])) [0 b+0 S4 A32]))
        (nil)))
(insn 5125 5124 5126 560 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1132 [0xfffffffffffffb94])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3271])) nsichneu.c:3155 83 {*movsi_internal}
     (nil))
(insn 5126 5125 5127 560 (set (reg:SI 0 ax [orig:1617 D.5116 ] [1617])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3158 83 {*movsi_internal}
     (nil))
(insn 5127 5126 5128 560 (set (reg:SI 1 dx [3274])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1124 [0xfffffffffffffb9c])) [0 a+0 S4 A32])) nsichneu.c:3158 83 {*movsi_internal}
     (nil))
(insn 5128 5127 5129 560 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1617 D.5116 ] [1617])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3274])) nsichneu.c:3158 83 {*movsi_internal}
     (nil))
(insn 5129 5128 6998 560 (set (reg:SI 0 ax [orig:1618 D.5116 ] [1618])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3159 83 {*movsi_internal}
     (nil))
(insn 6998 5129 5131 560 (set (reg:SI 1 dx [orig:1619 D.5116 ] [1619])
        (plus:SI (reg:SI 0 ax [orig:1618 D.5116 ] [1618])
            (const_int 1 [0x1]))) nsichneu.c:3159 191 {*leasi}
     (nil))
(insn 5131 6998 5132 560 (set (reg:SI 0 ax [3275])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1128 [0xfffffffffffffb98])) [0 b+0 S4 A32])) nsichneu.c:3159 83 {*movsi_internal}
     (nil))
(insn 5132 5131 5133 560 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1619 D.5116 ] [1619])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3275])) nsichneu.c:3159 83 {*movsi_internal}
     (nil))
(insn 5133 5132 6999 560 (set (reg:SI 0 ax [orig:1620 D.5116 ] [1620])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3160 83 {*movsi_internal}
     (nil))
(insn 6999 5133 5135 560 (set (reg:SI 1 dx [orig:1621 D.5116 ] [1621])
        (plus:SI (reg:SI 0 ax [orig:1620 D.5116 ] [1620])
            (const_int 2 [0x2]))) nsichneu.c:3160 191 {*leasi}
     (nil))
(insn 5135 6999 5136 560 (set (reg:SI 0 ax [3276])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1132 [0xfffffffffffffb94])) [0 c+0 S4 A32])) nsichneu.c:3160 83 {*movsi_internal}
     (nil))
(insn 5136 5135 5137 560 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1621 D.5116 ] [1621])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3276])) nsichneu.c:3160 83 {*movsi_internal}
     (nil))
(insn 5137 5136 5138 560 (set (reg:SI 0 ax [orig:1622 D.5116 ] [1622])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3161 83 {*movsi_internal}
     (nil))
(insn 5138 5137 5139 560 (parallel [
            (set (reg:SI 0 ax [orig:1623 D.5116 ] [1623])
                (plus:SI (reg:SI 0 ax [orig:1622 D.5116 ] [1622])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3161 197 {*addsi_1}
     (nil))
(insn 5139 5138 5140 560 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1623 D.5116 ] [1623])) nsichneu.c:3161 83 {*movsi_internal}
     (nil))
(code_label 5140 5139 5141 561 98 "" [5 uses])
(note 5141 5140 5142 561 [bb 561] NOTE_INSN_BASIC_BLOCK)
(insn 5142 5141 5143 561 (set (reg:SI 0 ax [orig:1624 D.5116 ] [1624])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3169 83 {*movsi_internal}
     (nil))
(insn 5143 5142 5144 561 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1624 D.5116 ] [1624])
            (const_int 4 [0x4]))) nsichneu.c:3169 7 {*cmpsi_1}
     (nil))
(jump_insn 5144 5143 5145 561 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5196)
            (pc))) nsichneu.c:3169 495 {*jcc_1}
     (nil)
 -> 5196)
(note 5145 5144 5146 562 [bb 562] NOTE_INSN_BASIC_BLOCK)
(insn 5146 5145 5147 562 (set (reg:SI 0 ax [orig:1625 D.5116 ] [1625])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3170 83 {*movsi_internal}
     (nil))
(insn 5147 5146 5148 562 (parallel [
            (set (reg:SI 0 ax [orig:1626 D.5116 ] [1626])
                (plus:SI (reg:SI 0 ax [orig:1625 D.5116 ] [1625])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3170 197 {*addsi_1}
     (nil))
(insn 5148 5147 5149 562 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1626 D.5116 ] [1626])
            (const_int 6 [0x6]))) nsichneu.c:3169 7 {*cmpsi_1}
     (nil))
(jump_insn 5149 5148 5150 562 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5196)
            (pc))) nsichneu.c:3169 495 {*jcc_1}
     (nil)
 -> 5196)
(note 5150 5149 5151 563 [bb 563] NOTE_INSN_BASIC_BLOCK)
(insn 5151 5150 5152 563 (set (reg:SI 1 dx [orig:1627 D.5117 ] [1627])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3171 83 {*movsi_internal}
     (nil))
(insn 5152 5151 5153 563 (set (reg:SI 0 ax [orig:1628 D.5117 ] [1628])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3171 83 {*movsi_internal}
     (nil))
(insn 5153 5152 5154 563 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1627 D.5117 ] [1627])
            (reg:SI 0 ax [orig:1628 D.5117 ] [1628]))) nsichneu.c:3170 7 {*cmpsi_1}
     (nil))
(jump_insn 5154 5153 5155 563 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5196)
            (pc))) nsichneu.c:3170 495 {*jcc_1}
     (nil)
 -> 5196)
(note 5155 5154 5156 564 [bb 564] NOTE_INSN_BASIC_BLOCK)
(insn 5156 5155 5157 564 (set (reg:SI 1 dx [orig:1629 D.5117 ] [1629])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3172 83 {*movsi_internal}
     (nil))
(insn 5157 5156 5158 564 (set (reg:SI 0 ax [orig:1630 D.5117 ] [1630])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3172 83 {*movsi_internal}
     (nil))
(insn 5158 5157 5159 564 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1629 D.5117 ] [1629])
            (reg:SI 0 ax [orig:1630 D.5117 ] [1630]))) nsichneu.c:3171 7 {*cmpsi_1}
     (nil))
(jump_insn 5159 5158 5160 564 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5196)
            (pc))) nsichneu.c:3171 495 {*jcc_1}
     (nil)
 -> 5196)
(note 5160 5159 5161 565 [bb 565] NOTE_INSN_BASIC_BLOCK)
(insn 5161 5160 5162 565 (set (reg:SI 0 ax [3277])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3178 83 {*movsi_internal}
     (nil))
(insn 5162 5161 5163 565 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1136 [0xfffffffffffffb90])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3277])) nsichneu.c:3178 83 {*movsi_internal}
     (nil))
(insn 5163 5162 5164 565 (set (reg:SI 0 ax [3278])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3179 83 {*movsi_internal}
     (nil))
(insn 5164 5163 5165 565 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1140 [0xfffffffffffffb8c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3278])) nsichneu.c:3179 83 {*movsi_internal}
     (nil))
(insn 5165 5164 5166 565 (set (reg:SI 0 ax [3279])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1140 [0xfffffffffffffb8c])) [0 b+0 S4 A32])) nsichneu.c:3182 83 {*movsi_internal}
     (nil))
(insn 5166 5165 5167 565 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3279])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1136 [0xfffffffffffffb90])) [0 a+0 S4 A32]))) nsichneu.c:3182 7 {*cmpsi_1}
     (nil))
(jump_insn 5167 5166 5168 565 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5196)
            (pc))) nsichneu.c:3182 495 {*jcc_1}
     (nil)
 -> 5196)
(note 5168 5167 5169 566 [bb 566] NOTE_INSN_BASIC_BLOCK)
(insn 5169 5168 5170 566 (set (reg:SI 0 ax [orig:1631 D.5117 ] [1631])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3185 83 {*movsi_internal}
     (nil))
(insn 5170 5169 5171 566 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1631 D.5117 ] [1631])) nsichneu.c:3185 83 {*movsi_internal}
     (nil))
(insn 5171 5170 5172 566 (set (reg:SI 0 ax [orig:1632 D.5116 ] [1632])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3186 83 {*movsi_internal}
     (nil))
(insn 5172 5171 5173 566 (parallel [
            (set (reg:SI 0 ax [orig:1633 D.5116 ] [1633])
                (plus:SI (reg:SI 0 ax [orig:1632 D.5116 ] [1632])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3186 197 {*addsi_1}
     (nil))
(insn 5173 5172 5178 566 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1633 D.5116 ] [1633])) nsichneu.c:3186 83 {*movsi_internal}
     (nil))
(insn 5178 5173 5179 566 (set (reg:SI 1 dx [3284])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1136 [0xfffffffffffffb90])) [0 a+0 S4 A32])) nsichneu.c:3189 83 {*movsi_internal}
     (nil))
(insn 5179 5178 5180 566 (set (reg:SI 0 ax [3285])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1140 [0xfffffffffffffb8c])) [0 b+0 S4 A32])) nsichneu.c:3189 83 {*movsi_internal}
     (nil))
(insn 5180 5179 5181 566 (parallel [
            (set (reg:SI 0 ax [3283])
                (plus:SI (reg:SI 0 ax [3285])
                    (reg:SI 1 dx [3284])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3189 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1136 [0xfffffffffffffb90])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1140 [0xfffffffffffffb8c])) [0 b+0 S4 A32]))
        (nil)))
(insn 5181 5180 5182 566 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1144 [0xfffffffffffffb88])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3283])) nsichneu.c:3189 83 {*movsi_internal}
     (nil))
(insn 5182 5181 5183 566 (set (reg:SI 0 ax [orig:1634 D.5116 ] [1634])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3192 83 {*movsi_internal}
     (nil))
(insn 5183 5182 5184 566 (set (reg:SI 1 dx [3286])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1136 [0xfffffffffffffb90])) [0 a+0 S4 A32])) nsichneu.c:3192 83 {*movsi_internal}
     (nil))
(insn 5184 5183 5185 566 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1634 D.5116 ] [1634])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3286])) nsichneu.c:3192 83 {*movsi_internal}
     (nil))
(insn 5185 5184 6996 566 (set (reg:SI 0 ax [orig:1635 D.5116 ] [1635])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3193 83 {*movsi_internal}
     (nil))
(insn 6996 5185 5187 566 (set (reg:SI 1 dx [orig:1636 D.5116 ] [1636])
        (plus:SI (reg:SI 0 ax [orig:1635 D.5116 ] [1635])
            (const_int 1 [0x1]))) nsichneu.c:3193 191 {*leasi}
     (nil))
(insn 5187 6996 5188 566 (set (reg:SI 0 ax [3287])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1140 [0xfffffffffffffb8c])) [0 b+0 S4 A32])) nsichneu.c:3193 83 {*movsi_internal}
     (nil))
(insn 5188 5187 5189 566 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1636 D.5116 ] [1636])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3287])) nsichneu.c:3193 83 {*movsi_internal}
     (nil))
(insn 5189 5188 6997 566 (set (reg:SI 0 ax [orig:1637 D.5116 ] [1637])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3194 83 {*movsi_internal}
     (nil))
(insn 6997 5189 5191 566 (set (reg:SI 1 dx [orig:1638 D.5116 ] [1638])
        (plus:SI (reg:SI 0 ax [orig:1637 D.5116 ] [1637])
            (const_int 2 [0x2]))) nsichneu.c:3194 191 {*leasi}
     (nil))
(insn 5191 6997 5192 566 (set (reg:SI 0 ax [3288])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1144 [0xfffffffffffffb88])) [0 c+0 S4 A32])) nsichneu.c:3194 83 {*movsi_internal}
     (nil))
(insn 5192 5191 5193 566 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1638 D.5116 ] [1638])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3288])) nsichneu.c:3194 83 {*movsi_internal}
     (nil))
(insn 5193 5192 5194 566 (set (reg:SI 0 ax [orig:1639 D.5116 ] [1639])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3195 83 {*movsi_internal}
     (nil))
(insn 5194 5193 5195 566 (parallel [
            (set (reg:SI 0 ax [orig:1640 D.5116 ] [1640])
                (plus:SI (reg:SI 0 ax [orig:1639 D.5116 ] [1639])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3195 197 {*addsi_1}
     (nil))
(insn 5195 5194 5196 566 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1640 D.5116 ] [1640])) nsichneu.c:3195 83 {*movsi_internal}
     (nil))
(code_label 5196 5195 5197 567 99 "" [5 uses])
(note 5197 5196 5198 567 [bb 567] NOTE_INSN_BASIC_BLOCK)
(insn 5198 5197 5199 567 (set (reg:SI 0 ax [orig:1641 D.5116 ] [1641])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3203 83 {*movsi_internal}
     (nil))
(insn 5199 5198 5200 567 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1641 D.5116 ] [1641])
            (const_int 4 [0x4]))) nsichneu.c:3203 7 {*cmpsi_1}
     (nil))
(jump_insn 5200 5199 5201 567 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5250)
            (pc))) nsichneu.c:3203 495 {*jcc_1}
     (nil)
 -> 5250)
(note 5201 5200 5202 568 [bb 568] NOTE_INSN_BASIC_BLOCK)
(insn 5202 5201 5203 568 (set (reg:SI 0 ax [orig:1642 D.5116 ] [1642])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3204 83 {*movsi_internal}
     (nil))
(insn 5203 5202 5204 568 (parallel [
            (set (reg:SI 0 ax [orig:1643 D.5116 ] [1643])
                (plus:SI (reg:SI 0 ax [orig:1642 D.5116 ] [1642])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3204 197 {*addsi_1}
     (nil))
(insn 5204 5203 5205 568 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1643 D.5116 ] [1643])
            (const_int 6 [0x6]))) nsichneu.c:3203 7 {*cmpsi_1}
     (nil))
(jump_insn 5205 5204 5206 568 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5250)
            (pc))) nsichneu.c:3203 495 {*jcc_1}
     (nil)
 -> 5250)
(note 5206 5205 5207 569 [bb 569] NOTE_INSN_BASIC_BLOCK)
(insn 5207 5206 5208 569 (set (reg:SI 1 dx [orig:1644 D.5117 ] [1644])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3205 83 {*movsi_internal}
     (nil))
(insn 5208 5207 5209 569 (set (reg:SI 0 ax [orig:1645 D.5117 ] [1645])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3205 83 {*movsi_internal}
     (nil))
(insn 5209 5208 5210 569 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1644 D.5117 ] [1644])
            (reg:SI 0 ax [orig:1645 D.5117 ] [1645]))) nsichneu.c:3204 7 {*cmpsi_1}
     (nil))
(jump_insn 5210 5209 5211 569 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5250)
            (pc))) nsichneu.c:3204 495 {*jcc_1}
     (nil)
 -> 5250)
(note 5211 5210 5212 570 [bb 570] NOTE_INSN_BASIC_BLOCK)
(insn 5212 5211 5213 570 (set (reg:SI 1 dx [orig:1646 D.5117 ] [1646])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3206 83 {*movsi_internal}
     (nil))
(insn 5213 5212 5214 570 (set (reg:SI 0 ax [orig:1647 D.5117 ] [1647])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3206 83 {*movsi_internal}
     (nil))
(insn 5214 5213 5215 570 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1646 D.5117 ] [1646])
            (reg:SI 0 ax [orig:1647 D.5117 ] [1647]))) nsichneu.c:3205 7 {*cmpsi_1}
     (nil))
(jump_insn 5215 5214 5216 570 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5250)
            (pc))) nsichneu.c:3205 495 {*jcc_1}
     (nil)
 -> 5250)
(note 5216 5215 5217 571 [bb 571] NOTE_INSN_BASIC_BLOCK)
(insn 5217 5216 5218 571 (set (reg:SI 0 ax [3289])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3212 83 {*movsi_internal}
     (nil))
(insn 5218 5217 5219 571 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1148 [0xfffffffffffffb84])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3289])) nsichneu.c:3212 83 {*movsi_internal}
     (nil))
(insn 5219 5218 5220 571 (set (reg:SI 0 ax [3290])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3213 83 {*movsi_internal}
     (nil))
(insn 5220 5219 5221 571 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1152 [0xfffffffffffffb80])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3290])) nsichneu.c:3213 83 {*movsi_internal}
     (nil))
(insn 5221 5220 5222 571 (set (reg:SI 0 ax [3291])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1152 [0xfffffffffffffb80])) [0 b+0 S4 A32])) nsichneu.c:3216 83 {*movsi_internal}
     (nil))
(insn 5222 5221 5223 571 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3291])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1148 [0xfffffffffffffb84])) [0 a+0 S4 A32]))) nsichneu.c:3216 7 {*cmpsi_1}
     (nil))
(jump_insn 5223 5222 5224 571 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5250)
            (pc))) nsichneu.c:3216 495 {*jcc_1}
     (nil)
 -> 5250)
(note 5224 5223 5225 572 [bb 572] NOTE_INSN_BASIC_BLOCK)
(insn 5225 5224 5226 572 (set (reg:SI 0 ax [orig:1648 D.5116 ] [1648])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3219 83 {*movsi_internal}
     (nil))
(insn 5226 5225 5227 572 (parallel [
            (set (reg:SI 0 ax [orig:1649 D.5116 ] [1649])
                (plus:SI (reg:SI 0 ax [orig:1648 D.5116 ] [1648])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3219 197 {*addsi_1}
     (nil))
(insn 5227 5226 5232 572 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1649 D.5116 ] [1649])) nsichneu.c:3219 83 {*movsi_internal}
     (nil))
(insn 5232 5227 5233 572 (set (reg:SI 1 dx [3296])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1148 [0xfffffffffffffb84])) [0 a+0 S4 A32])) nsichneu.c:3222 83 {*movsi_internal}
     (nil))
(insn 5233 5232 5234 572 (set (reg:SI 0 ax [3297])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1152 [0xfffffffffffffb80])) [0 b+0 S4 A32])) nsichneu.c:3222 83 {*movsi_internal}
     (nil))
(insn 5234 5233 5235 572 (parallel [
            (set (reg:SI 0 ax [3295])
                (plus:SI (reg:SI 0 ax [3297])
                    (reg:SI 1 dx [3296])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3222 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1148 [0xfffffffffffffb84])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1152 [0xfffffffffffffb80])) [0 b+0 S4 A32]))
        (nil)))
(insn 5235 5234 5236 572 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1156 [0xfffffffffffffb7c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3295])) nsichneu.c:3222 83 {*movsi_internal}
     (nil))
(insn 5236 5235 5237 572 (set (reg:SI 0 ax [orig:1650 D.5116 ] [1650])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3225 83 {*movsi_internal}
     (nil))
(insn 5237 5236 5238 572 (set (reg:SI 1 dx [3298])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1148 [0xfffffffffffffb84])) [0 a+0 S4 A32])) nsichneu.c:3225 83 {*movsi_internal}
     (nil))
(insn 5238 5237 5239 572 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1650 D.5116 ] [1650])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3298])) nsichneu.c:3225 83 {*movsi_internal}
     (nil))
(insn 5239 5238 6994 572 (set (reg:SI 0 ax [orig:1651 D.5116 ] [1651])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3226 83 {*movsi_internal}
     (nil))
(insn 6994 5239 5241 572 (set (reg:SI 1 dx [orig:1652 D.5116 ] [1652])
        (plus:SI (reg:SI 0 ax [orig:1651 D.5116 ] [1651])
            (const_int 1 [0x1]))) nsichneu.c:3226 191 {*leasi}
     (nil))
(insn 5241 6994 5242 572 (set (reg:SI 0 ax [3299])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1152 [0xfffffffffffffb80])) [0 b+0 S4 A32])) nsichneu.c:3226 83 {*movsi_internal}
     (nil))
(insn 5242 5241 5243 572 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1652 D.5116 ] [1652])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3299])) nsichneu.c:3226 83 {*movsi_internal}
     (nil))
(insn 5243 5242 6995 572 (set (reg:SI 0 ax [orig:1653 D.5116 ] [1653])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3227 83 {*movsi_internal}
     (nil))
(insn 6995 5243 5245 572 (set (reg:SI 1 dx [orig:1654 D.5116 ] [1654])
        (plus:SI (reg:SI 0 ax [orig:1653 D.5116 ] [1653])
            (const_int 2 [0x2]))) nsichneu.c:3227 191 {*leasi}
     (nil))
(insn 5245 6995 5246 572 (set (reg:SI 0 ax [3300])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1156 [0xfffffffffffffb7c])) [0 c+0 S4 A32])) nsichneu.c:3227 83 {*movsi_internal}
     (nil))
(insn 5246 5245 5247 572 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1654 D.5116 ] [1654])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3300])) nsichneu.c:3227 83 {*movsi_internal}
     (nil))
(insn 5247 5246 5248 572 (set (reg:SI 0 ax [orig:1655 D.5116 ] [1655])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3228 83 {*movsi_internal}
     (nil))
(insn 5248 5247 5249 572 (parallel [
            (set (reg:SI 0 ax [orig:1656 D.5116 ] [1656])
                (plus:SI (reg:SI 0 ax [orig:1655 D.5116 ] [1655])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3228 197 {*addsi_1}
     (nil))
(insn 5249 5248 5250 572 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1656 D.5116 ] [1656])) nsichneu.c:3228 83 {*movsi_internal}
     (nil))
(code_label 5250 5249 5251 573 100 "" [5 uses])
(note 5251 5250 5252 573 [bb 573] NOTE_INSN_BASIC_BLOCK)
(insn 5252 5251 5253 573 (set (reg:SI 0 ax [orig:1657 D.5116 ] [1657])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3236 83 {*movsi_internal}
     (nil))
(insn 5253 5252 5254 573 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1657 D.5116 ] [1657])
            (const_int 4 [0x4]))) nsichneu.c:3236 7 {*cmpsi_1}
     (nil))
(jump_insn 5254 5253 5255 573 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5306)
            (pc))) nsichneu.c:3236 495 {*jcc_1}
     (nil)
 -> 5306)
(note 5255 5254 5256 574 [bb 574] NOTE_INSN_BASIC_BLOCK)
(insn 5256 5255 5257 574 (set (reg:SI 0 ax [orig:1658 D.5116 ] [1658])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3237 83 {*movsi_internal}
     (nil))
(insn 5257 5256 5258 574 (parallel [
            (set (reg:SI 0 ax [orig:1659 D.5116 ] [1659])
                (plus:SI (reg:SI 0 ax [orig:1658 D.5116 ] [1658])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3237 197 {*addsi_1}
     (nil))
(insn 5258 5257 5259 574 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1659 D.5116 ] [1659])
            (const_int 6 [0x6]))) nsichneu.c:3236 7 {*cmpsi_1}
     (nil))
(jump_insn 5259 5258 5260 574 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5306)
            (pc))) nsichneu.c:3236 495 {*jcc_1}
     (nil)
 -> 5306)
(note 5260 5259 5261 575 [bb 575] NOTE_INSN_BASIC_BLOCK)
(insn 5261 5260 5262 575 (set (reg:SI 1 dx [orig:1660 D.5117 ] [1660])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3238 83 {*movsi_internal}
     (nil))
(insn 5262 5261 5263 575 (set (reg:SI 0 ax [orig:1661 D.5117 ] [1661])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3238 83 {*movsi_internal}
     (nil))
(insn 5263 5262 5264 575 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1660 D.5117 ] [1660])
            (reg:SI 0 ax [orig:1661 D.5117 ] [1661]))) nsichneu.c:3237 7 {*cmpsi_1}
     (nil))
(jump_insn 5264 5263 5265 575 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5306)
            (pc))) nsichneu.c:3237 495 {*jcc_1}
     (nil)
 -> 5306)
(note 5265 5264 5266 576 [bb 576] NOTE_INSN_BASIC_BLOCK)
(insn 5266 5265 5267 576 (set (reg:SI 1 dx [orig:1662 D.5117 ] [1662])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3239 83 {*movsi_internal}
     (nil))
(insn 5267 5266 5268 576 (set (reg:SI 0 ax [orig:1663 D.5117 ] [1663])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3239 83 {*movsi_internal}
     (nil))
(insn 5268 5267 5269 576 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1662 D.5117 ] [1662])
            (reg:SI 0 ax [orig:1663 D.5117 ] [1663]))) nsichneu.c:3238 7 {*cmpsi_1}
     (nil))
(jump_insn 5269 5268 5270 576 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5306)
            (pc))) nsichneu.c:3238 495 {*jcc_1}
     (nil)
 -> 5306)
(note 5270 5269 5271 577 [bb 577] NOTE_INSN_BASIC_BLOCK)
(insn 5271 5270 5272 577 (set (reg:SI 0 ax [3301])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3245 83 {*movsi_internal}
     (nil))
(insn 5272 5271 5273 577 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1160 [0xfffffffffffffb78])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3301])) nsichneu.c:3245 83 {*movsi_internal}
     (nil))
(insn 5273 5272 5274 577 (set (reg:SI 0 ax [3302])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3246 83 {*movsi_internal}
     (nil))
(insn 5274 5273 5275 577 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1164 [0xfffffffffffffb74])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3302])) nsichneu.c:3246 83 {*movsi_internal}
     (nil))
(insn 5275 5274 5276 577 (set (reg:SI 0 ax [3303])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1164 [0xfffffffffffffb74])) [0 b+0 S4 A32])) nsichneu.c:3249 83 {*movsi_internal}
     (nil))
(insn 5276 5275 5277 577 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3303])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1160 [0xfffffffffffffb78])) [0 a+0 S4 A32]))) nsichneu.c:3249 7 {*cmpsi_1}
     (nil))
(jump_insn 5277 5276 5278 577 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5306)
            (pc))) nsichneu.c:3249 495 {*jcc_1}
     (nil)
 -> 5306)
(note 5278 5277 5279 578 [bb 578] NOTE_INSN_BASIC_BLOCK)
(insn 5279 5278 5280 578 (set (reg:SI 0 ax [orig:1664 D.5117 ] [1664])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3252 83 {*movsi_internal}
     (nil))
(insn 5280 5279 5281 578 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1664 D.5117 ] [1664])) nsichneu.c:3252 83 {*movsi_internal}
     (nil))
(insn 5281 5280 5282 578 (set (reg:SI 0 ax [orig:1665 D.5116 ] [1665])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3253 83 {*movsi_internal}
     (nil))
(insn 5282 5281 5283 578 (parallel [
            (set (reg:SI 0 ax [orig:1666 D.5116 ] [1666])
                (plus:SI (reg:SI 0 ax [orig:1665 D.5116 ] [1665])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3253 197 {*addsi_1}
     (nil))
(insn 5283 5282 5288 578 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1666 D.5116 ] [1666])) nsichneu.c:3253 83 {*movsi_internal}
     (nil))
(insn 5288 5283 5289 578 (set (reg:SI 1 dx [3308])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1160 [0xfffffffffffffb78])) [0 a+0 S4 A32])) nsichneu.c:3256 83 {*movsi_internal}
     (nil))
(insn 5289 5288 5290 578 (set (reg:SI 0 ax [3309])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1164 [0xfffffffffffffb74])) [0 b+0 S4 A32])) nsichneu.c:3256 83 {*movsi_internal}
     (nil))
(insn 5290 5289 5291 578 (parallel [
            (set (reg:SI 0 ax [3307])
                (plus:SI (reg:SI 0 ax [3309])
                    (reg:SI 1 dx [3308])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3256 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1160 [0xfffffffffffffb78])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1164 [0xfffffffffffffb74])) [0 b+0 S4 A32]))
        (nil)))
(insn 5291 5290 5292 578 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1168 [0xfffffffffffffb70])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3307])) nsichneu.c:3256 83 {*movsi_internal}
     (nil))
(insn 5292 5291 5293 578 (set (reg:SI 0 ax [orig:1667 D.5116 ] [1667])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3259 83 {*movsi_internal}
     (nil))
(insn 5293 5292 5294 578 (set (reg:SI 1 dx [3310])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1160 [0xfffffffffffffb78])) [0 a+0 S4 A32])) nsichneu.c:3259 83 {*movsi_internal}
     (nil))
(insn 5294 5293 5295 578 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1667 D.5116 ] [1667])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3310])) nsichneu.c:3259 83 {*movsi_internal}
     (nil))
(insn 5295 5294 6992 578 (set (reg:SI 0 ax [orig:1668 D.5116 ] [1668])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3260 83 {*movsi_internal}
     (nil))
(insn 6992 5295 5297 578 (set (reg:SI 1 dx [orig:1669 D.5116 ] [1669])
        (plus:SI (reg:SI 0 ax [orig:1668 D.5116 ] [1668])
            (const_int 1 [0x1]))) nsichneu.c:3260 191 {*leasi}
     (nil))
(insn 5297 6992 5298 578 (set (reg:SI 0 ax [3311])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1164 [0xfffffffffffffb74])) [0 b+0 S4 A32])) nsichneu.c:3260 83 {*movsi_internal}
     (nil))
(insn 5298 5297 5299 578 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1669 D.5116 ] [1669])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3311])) nsichneu.c:3260 83 {*movsi_internal}
     (nil))
(insn 5299 5298 6993 578 (set (reg:SI 0 ax [orig:1670 D.5116 ] [1670])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3261 83 {*movsi_internal}
     (nil))
(insn 6993 5299 5301 578 (set (reg:SI 1 dx [orig:1671 D.5116 ] [1671])
        (plus:SI (reg:SI 0 ax [orig:1670 D.5116 ] [1670])
            (const_int 2 [0x2]))) nsichneu.c:3261 191 {*leasi}
     (nil))
(insn 5301 6993 5302 578 (set (reg:SI 0 ax [3312])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1168 [0xfffffffffffffb70])) [0 c+0 S4 A32])) nsichneu.c:3261 83 {*movsi_internal}
     (nil))
(insn 5302 5301 5303 578 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1671 D.5116 ] [1671])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3312])) nsichneu.c:3261 83 {*movsi_internal}
     (nil))
(insn 5303 5302 5304 578 (set (reg:SI 0 ax [orig:1672 D.5116 ] [1672])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3262 83 {*movsi_internal}
     (nil))
(insn 5304 5303 5305 578 (parallel [
            (set (reg:SI 0 ax [orig:1673 D.5116 ] [1673])
                (plus:SI (reg:SI 0 ax [orig:1672 D.5116 ] [1672])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3262 197 {*addsi_1}
     (nil))
(insn 5305 5304 5306 578 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1673 D.5116 ] [1673])) nsichneu.c:3262 83 {*movsi_internal}
     (nil))
(code_label 5306 5305 5307 579 101 "" [5 uses])
(note 5307 5306 5308 579 [bb 579] NOTE_INSN_BASIC_BLOCK)
(insn 5308 5307 5309 579 (set (reg:SI 0 ax [orig:1674 D.5116 ] [1674])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3270 83 {*movsi_internal}
     (nil))
(insn 5309 5308 5310 579 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1674 D.5116 ] [1674])
            (const_int 4 [0x4]))) nsichneu.c:3270 7 {*cmpsi_1}
     (nil))
(jump_insn 5310 5309 5311 579 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5362)
            (pc))) nsichneu.c:3270 495 {*jcc_1}
     (nil)
 -> 5362)
(note 5311 5310 5312 580 [bb 580] NOTE_INSN_BASIC_BLOCK)
(insn 5312 5311 5313 580 (set (reg:SI 0 ax [orig:1675 D.5116 ] [1675])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3271 83 {*movsi_internal}
     (nil))
(insn 5313 5312 5314 580 (parallel [
            (set (reg:SI 0 ax [orig:1676 D.5116 ] [1676])
                (plus:SI (reg:SI 0 ax [orig:1675 D.5116 ] [1675])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3271 197 {*addsi_1}
     (nil))
(insn 5314 5313 5315 580 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1676 D.5116 ] [1676])
            (const_int 6 [0x6]))) nsichneu.c:3270 7 {*cmpsi_1}
     (nil))
(jump_insn 5315 5314 5316 580 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5362)
            (pc))) nsichneu.c:3270 495 {*jcc_1}
     (nil)
 -> 5362)
(note 5316 5315 5317 581 [bb 581] NOTE_INSN_BASIC_BLOCK)
(insn 5317 5316 5318 581 (set (reg:SI 1 dx [orig:1677 D.5117 ] [1677])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3272 83 {*movsi_internal}
     (nil))
(insn 5318 5317 5319 581 (set (reg:SI 0 ax [orig:1678 D.5117 ] [1678])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3272 83 {*movsi_internal}
     (nil))
(insn 5319 5318 5320 581 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1677 D.5117 ] [1677])
            (reg:SI 0 ax [orig:1678 D.5117 ] [1678]))) nsichneu.c:3271 7 {*cmpsi_1}
     (nil))
(jump_insn 5320 5319 5321 581 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5362)
            (pc))) nsichneu.c:3271 495 {*jcc_1}
     (nil)
 -> 5362)
(note 5321 5320 5322 582 [bb 582] NOTE_INSN_BASIC_BLOCK)
(insn 5322 5321 5323 582 (set (reg:SI 1 dx [orig:1679 D.5117 ] [1679])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3273 83 {*movsi_internal}
     (nil))
(insn 5323 5322 5324 582 (set (reg:SI 0 ax [orig:1680 D.5117 ] [1680])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3273 83 {*movsi_internal}
     (nil))
(insn 5324 5323 5325 582 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1679 D.5117 ] [1679])
            (reg:SI 0 ax [orig:1680 D.5117 ] [1680]))) nsichneu.c:3272 7 {*cmpsi_1}
     (nil))
(jump_insn 5325 5324 5326 582 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5362)
            (pc))) nsichneu.c:3272 495 {*jcc_1}
     (nil)
 -> 5362)
(note 5326 5325 5327 583 [bb 583] NOTE_INSN_BASIC_BLOCK)
(insn 5327 5326 5328 583 (set (reg:SI 0 ax [3313])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3279 83 {*movsi_internal}
     (nil))
(insn 5328 5327 5329 583 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1172 [0xfffffffffffffb6c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3313])) nsichneu.c:3279 83 {*movsi_internal}
     (nil))
(insn 5329 5328 5330 583 (set (reg:SI 0 ax [3314])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3280 83 {*movsi_internal}
     (nil))
(insn 5330 5329 5331 583 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1176 [0xfffffffffffffb68])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3314])) nsichneu.c:3280 83 {*movsi_internal}
     (nil))
(insn 5331 5330 5332 583 (set (reg:SI 0 ax [3315])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1176 [0xfffffffffffffb68])) [0 b+0 S4 A32])) nsichneu.c:3283 83 {*movsi_internal}
     (nil))
(insn 5332 5331 5333 583 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3315])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1172 [0xfffffffffffffb6c])) [0 a+0 S4 A32]))) nsichneu.c:3283 7 {*cmpsi_1}
     (nil))
(jump_insn 5333 5332 5334 583 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5362)
            (pc))) nsichneu.c:3283 495 {*jcc_1}
     (nil)
 -> 5362)
(note 5334 5333 5335 584 [bb 584] NOTE_INSN_BASIC_BLOCK)
(insn 5335 5334 5336 584 (set (reg:SI 0 ax [orig:1681 D.5117 ] [1681])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3286 83 {*movsi_internal}
     (nil))
(insn 5336 5335 5337 584 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1681 D.5117 ] [1681])) nsichneu.c:3286 83 {*movsi_internal}
     (nil))
(insn 5337 5336 5338 584 (set (reg:SI 0 ax [orig:1682 D.5116 ] [1682])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3287 83 {*movsi_internal}
     (nil))
(insn 5338 5337 5339 584 (parallel [
            (set (reg:SI 0 ax [orig:1683 D.5116 ] [1683])
                (plus:SI (reg:SI 0 ax [orig:1682 D.5116 ] [1682])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3287 197 {*addsi_1}
     (nil))
(insn 5339 5338 5344 584 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1683 D.5116 ] [1683])) nsichneu.c:3287 83 {*movsi_internal}
     (nil))
(insn 5344 5339 5345 584 (set (reg:SI 1 dx [3320])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1172 [0xfffffffffffffb6c])) [0 a+0 S4 A32])) nsichneu.c:3290 83 {*movsi_internal}
     (nil))
(insn 5345 5344 5346 584 (set (reg:SI 0 ax [3321])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1176 [0xfffffffffffffb68])) [0 b+0 S4 A32])) nsichneu.c:3290 83 {*movsi_internal}
     (nil))
(insn 5346 5345 5347 584 (parallel [
            (set (reg:SI 0 ax [3319])
                (plus:SI (reg:SI 0 ax [3321])
                    (reg:SI 1 dx [3320])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3290 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1172 [0xfffffffffffffb6c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1176 [0xfffffffffffffb68])) [0 b+0 S4 A32]))
        (nil)))
(insn 5347 5346 5348 584 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1180 [0xfffffffffffffb64])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3319])) nsichneu.c:3290 83 {*movsi_internal}
     (nil))
(insn 5348 5347 5349 584 (set (reg:SI 0 ax [orig:1684 D.5116 ] [1684])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3293 83 {*movsi_internal}
     (nil))
(insn 5349 5348 5350 584 (set (reg:SI 1 dx [3322])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1172 [0xfffffffffffffb6c])) [0 a+0 S4 A32])) nsichneu.c:3293 83 {*movsi_internal}
     (nil))
(insn 5350 5349 5351 584 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1684 D.5116 ] [1684])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3322])) nsichneu.c:3293 83 {*movsi_internal}
     (nil))
(insn 5351 5350 6990 584 (set (reg:SI 0 ax [orig:1685 D.5116 ] [1685])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3294 83 {*movsi_internal}
     (nil))
(insn 6990 5351 5353 584 (set (reg:SI 1 dx [orig:1686 D.5116 ] [1686])
        (plus:SI (reg:SI 0 ax [orig:1685 D.5116 ] [1685])
            (const_int 1 [0x1]))) nsichneu.c:3294 191 {*leasi}
     (nil))
(insn 5353 6990 5354 584 (set (reg:SI 0 ax [3323])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1176 [0xfffffffffffffb68])) [0 b+0 S4 A32])) nsichneu.c:3294 83 {*movsi_internal}
     (nil))
(insn 5354 5353 5355 584 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1686 D.5116 ] [1686])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3323])) nsichneu.c:3294 83 {*movsi_internal}
     (nil))
(insn 5355 5354 6991 584 (set (reg:SI 0 ax [orig:1687 D.5116 ] [1687])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3295 83 {*movsi_internal}
     (nil))
(insn 6991 5355 5357 584 (set (reg:SI 1 dx [orig:1688 D.5116 ] [1688])
        (plus:SI (reg:SI 0 ax [orig:1687 D.5116 ] [1687])
            (const_int 2 [0x2]))) nsichneu.c:3295 191 {*leasi}
     (nil))
(insn 5357 6991 5358 584 (set (reg:SI 0 ax [3324])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1180 [0xfffffffffffffb64])) [0 c+0 S4 A32])) nsichneu.c:3295 83 {*movsi_internal}
     (nil))
(insn 5358 5357 5359 584 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1688 D.5116 ] [1688])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3324])) nsichneu.c:3295 83 {*movsi_internal}
     (nil))
(insn 5359 5358 5360 584 (set (reg:SI 0 ax [orig:1689 D.5116 ] [1689])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3296 83 {*movsi_internal}
     (nil))
(insn 5360 5359 5361 584 (parallel [
            (set (reg:SI 0 ax [orig:1690 D.5116 ] [1690])
                (plus:SI (reg:SI 0 ax [orig:1689 D.5116 ] [1689])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3296 197 {*addsi_1}
     (nil))
(insn 5361 5360 5362 584 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1690 D.5116 ] [1690])) nsichneu.c:3296 83 {*movsi_internal}
     (nil))
(code_label 5362 5361 5363 585 102 "" [5 uses])
(note 5363 5362 5364 585 [bb 585] NOTE_INSN_BASIC_BLOCK)
(insn 5364 5363 5365 585 (set (reg:SI 0 ax [orig:1691 D.5116 ] [1691])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3304 83 {*movsi_internal}
     (nil))
(insn 5365 5364 5366 585 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1691 D.5116 ] [1691])
            (const_int 4 [0x4]))) nsichneu.c:3304 7 {*cmpsi_1}
     (nil))
(jump_insn 5366 5365 5367 585 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5418)
            (pc))) nsichneu.c:3304 495 {*jcc_1}
     (nil)
 -> 5418)
(note 5367 5366 5368 586 [bb 586] NOTE_INSN_BASIC_BLOCK)
(insn 5368 5367 5369 586 (set (reg:SI 0 ax [orig:1692 D.5116 ] [1692])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3305 83 {*movsi_internal}
     (nil))
(insn 5369 5368 5370 586 (parallel [
            (set (reg:SI 0 ax [orig:1693 D.5116 ] [1693])
                (plus:SI (reg:SI 0 ax [orig:1692 D.5116 ] [1692])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3305 197 {*addsi_1}
     (nil))
(insn 5370 5369 5371 586 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1693 D.5116 ] [1693])
            (const_int 6 [0x6]))) nsichneu.c:3304 7 {*cmpsi_1}
     (nil))
(jump_insn 5371 5370 5372 586 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5418)
            (pc))) nsichneu.c:3304 495 {*jcc_1}
     (nil)
 -> 5418)
(note 5372 5371 5373 587 [bb 587] NOTE_INSN_BASIC_BLOCK)
(insn 5373 5372 5374 587 (set (reg:SI 1 dx [orig:1694 D.5117 ] [1694])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3306 83 {*movsi_internal}
     (nil))
(insn 5374 5373 5375 587 (set (reg:SI 0 ax [orig:1695 D.5117 ] [1695])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3306 83 {*movsi_internal}
     (nil))
(insn 5375 5374 5376 587 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1694 D.5117 ] [1694])
            (reg:SI 0 ax [orig:1695 D.5117 ] [1695]))) nsichneu.c:3305 7 {*cmpsi_1}
     (nil))
(jump_insn 5376 5375 5377 587 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5418)
            (pc))) nsichneu.c:3305 495 {*jcc_1}
     (nil)
 -> 5418)
(note 5377 5376 5378 588 [bb 588] NOTE_INSN_BASIC_BLOCK)
(insn 5378 5377 5379 588 (set (reg:SI 1 dx [orig:1696 D.5117 ] [1696])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3307 83 {*movsi_internal}
     (nil))
(insn 5379 5378 5380 588 (set (reg:SI 0 ax [orig:1697 D.5117 ] [1697])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3307 83 {*movsi_internal}
     (nil))
(insn 5380 5379 5381 588 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1696 D.5117 ] [1696])
            (reg:SI 0 ax [orig:1697 D.5117 ] [1697]))) nsichneu.c:3306 7 {*cmpsi_1}
     (nil))
(jump_insn 5381 5380 5382 588 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5418)
            (pc))) nsichneu.c:3306 495 {*jcc_1}
     (nil)
 -> 5418)
(note 5382 5381 5383 589 [bb 589] NOTE_INSN_BASIC_BLOCK)
(insn 5383 5382 5384 589 (set (reg:SI 0 ax [3325])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3313 83 {*movsi_internal}
     (nil))
(insn 5384 5383 5385 589 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1184 [0xfffffffffffffb60])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3325])) nsichneu.c:3313 83 {*movsi_internal}
     (nil))
(insn 5385 5384 5386 589 (set (reg:SI 0 ax [3326])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3314 83 {*movsi_internal}
     (nil))
(insn 5386 5385 5387 589 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1188 [0xfffffffffffffb5c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3326])) nsichneu.c:3314 83 {*movsi_internal}
     (nil))
(insn 5387 5386 5388 589 (set (reg:SI 0 ax [3327])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1188 [0xfffffffffffffb5c])) [0 b+0 S4 A32])) nsichneu.c:3317 83 {*movsi_internal}
     (nil))
(insn 5388 5387 5389 589 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3327])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1184 [0xfffffffffffffb60])) [0 a+0 S4 A32]))) nsichneu.c:3317 7 {*cmpsi_1}
     (nil))
(jump_insn 5389 5388 5390 589 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5418)
            (pc))) nsichneu.c:3317 495 {*jcc_1}
     (nil)
 -> 5418)
(note 5390 5389 5391 590 [bb 590] NOTE_INSN_BASIC_BLOCK)
(insn 5391 5390 5392 590 (set (reg:SI 0 ax [orig:1698 D.5117 ] [1698])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3320 83 {*movsi_internal}
     (nil))
(insn 5392 5391 5393 590 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1698 D.5117 ] [1698])) nsichneu.c:3320 83 {*movsi_internal}
     (nil))
(insn 5393 5392 5394 590 (set (reg:SI 0 ax [orig:1699 D.5116 ] [1699])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3321 83 {*movsi_internal}
     (nil))
(insn 5394 5393 5395 590 (parallel [
            (set (reg:SI 0 ax [orig:1700 D.5116 ] [1700])
                (plus:SI (reg:SI 0 ax [orig:1699 D.5116 ] [1699])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3321 197 {*addsi_1}
     (nil))
(insn 5395 5394 5400 590 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1700 D.5116 ] [1700])) nsichneu.c:3321 83 {*movsi_internal}
     (nil))
(insn 5400 5395 5401 590 (set (reg:SI 1 dx [3332])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1184 [0xfffffffffffffb60])) [0 a+0 S4 A32])) nsichneu.c:3324 83 {*movsi_internal}
     (nil))
(insn 5401 5400 5402 590 (set (reg:SI 0 ax [3333])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1188 [0xfffffffffffffb5c])) [0 b+0 S4 A32])) nsichneu.c:3324 83 {*movsi_internal}
     (nil))
(insn 5402 5401 5403 590 (parallel [
            (set (reg:SI 0 ax [3331])
                (plus:SI (reg:SI 0 ax [3333])
                    (reg:SI 1 dx [3332])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3324 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1184 [0xfffffffffffffb60])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1188 [0xfffffffffffffb5c])) [0 b+0 S4 A32]))
        (nil)))
(insn 5403 5402 5404 590 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1192 [0xfffffffffffffb58])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3331])) nsichneu.c:3324 83 {*movsi_internal}
     (nil))
(insn 5404 5403 5405 590 (set (reg:SI 0 ax [orig:1701 D.5116 ] [1701])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3327 83 {*movsi_internal}
     (nil))
(insn 5405 5404 5406 590 (set (reg:SI 1 dx [3334])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1184 [0xfffffffffffffb60])) [0 a+0 S4 A32])) nsichneu.c:3327 83 {*movsi_internal}
     (nil))
(insn 5406 5405 5407 590 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1701 D.5116 ] [1701])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3334])) nsichneu.c:3327 83 {*movsi_internal}
     (nil))
(insn 5407 5406 6988 590 (set (reg:SI 0 ax [orig:1702 D.5116 ] [1702])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3328 83 {*movsi_internal}
     (nil))
(insn 6988 5407 5409 590 (set (reg:SI 1 dx [orig:1703 D.5116 ] [1703])
        (plus:SI (reg:SI 0 ax [orig:1702 D.5116 ] [1702])
            (const_int 1 [0x1]))) nsichneu.c:3328 191 {*leasi}
     (nil))
(insn 5409 6988 5410 590 (set (reg:SI 0 ax [3335])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1188 [0xfffffffffffffb5c])) [0 b+0 S4 A32])) nsichneu.c:3328 83 {*movsi_internal}
     (nil))
(insn 5410 5409 5411 590 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1703 D.5116 ] [1703])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3335])) nsichneu.c:3328 83 {*movsi_internal}
     (nil))
(insn 5411 5410 6989 590 (set (reg:SI 0 ax [orig:1704 D.5116 ] [1704])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3329 83 {*movsi_internal}
     (nil))
(insn 6989 5411 5413 590 (set (reg:SI 1 dx [orig:1705 D.5116 ] [1705])
        (plus:SI (reg:SI 0 ax [orig:1704 D.5116 ] [1704])
            (const_int 2 [0x2]))) nsichneu.c:3329 191 {*leasi}
     (nil))
(insn 5413 6989 5414 590 (set (reg:SI 0 ax [3336])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1192 [0xfffffffffffffb58])) [0 c+0 S4 A32])) nsichneu.c:3329 83 {*movsi_internal}
     (nil))
(insn 5414 5413 5415 590 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1705 D.5116 ] [1705])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3336])) nsichneu.c:3329 83 {*movsi_internal}
     (nil))
(insn 5415 5414 5416 590 (set (reg:SI 0 ax [orig:1706 D.5116 ] [1706])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3330 83 {*movsi_internal}
     (nil))
(insn 5416 5415 5417 590 (parallel [
            (set (reg:SI 0 ax [orig:1707 D.5116 ] [1707])
                (plus:SI (reg:SI 0 ax [orig:1706 D.5116 ] [1706])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3330 197 {*addsi_1}
     (nil))
(insn 5417 5416 5418 590 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1707 D.5116 ] [1707])) nsichneu.c:3330 83 {*movsi_internal}
     (nil))
(code_label 5418 5417 5419 591 103 "" [5 uses])
(note 5419 5418 5420 591 [bb 591] NOTE_INSN_BASIC_BLOCK)
(insn 5420 5419 5421 591 (set (reg:SI 0 ax [orig:1708 D.5116 ] [1708])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3338 83 {*movsi_internal}
     (nil))
(insn 5421 5420 5422 591 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1708 D.5116 ] [1708])
            (const_int 4 [0x4]))) nsichneu.c:3338 7 {*cmpsi_1}
     (nil))
(jump_insn 5422 5421 5423 591 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5472)
            (pc))) nsichneu.c:3338 495 {*jcc_1}
     (nil)
 -> 5472)
(note 5423 5422 5424 592 [bb 592] NOTE_INSN_BASIC_BLOCK)
(insn 5424 5423 5425 592 (set (reg:SI 0 ax [orig:1709 D.5116 ] [1709])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3339 83 {*movsi_internal}
     (nil))
(insn 5425 5424 5426 592 (parallel [
            (set (reg:SI 0 ax [orig:1710 D.5116 ] [1710])
                (plus:SI (reg:SI 0 ax [orig:1709 D.5116 ] [1709])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3339 197 {*addsi_1}
     (nil))
(insn 5426 5425 5427 592 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1710 D.5116 ] [1710])
            (const_int 6 [0x6]))) nsichneu.c:3338 7 {*cmpsi_1}
     (nil))
(jump_insn 5427 5426 5428 592 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5472)
            (pc))) nsichneu.c:3338 495 {*jcc_1}
     (nil)
 -> 5472)
(note 5428 5427 5429 593 [bb 593] NOTE_INSN_BASIC_BLOCK)
(insn 5429 5428 5430 593 (set (reg:SI 1 dx [orig:1711 D.5117 ] [1711])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3340 83 {*movsi_internal}
     (nil))
(insn 5430 5429 5431 593 (set (reg:SI 0 ax [orig:1712 D.5117 ] [1712])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3340 83 {*movsi_internal}
     (nil))
(insn 5431 5430 5432 593 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1711 D.5117 ] [1711])
            (reg:SI 0 ax [orig:1712 D.5117 ] [1712]))) nsichneu.c:3339 7 {*cmpsi_1}
     (nil))
(jump_insn 5432 5431 5433 593 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5472)
            (pc))) nsichneu.c:3339 495 {*jcc_1}
     (nil)
 -> 5472)
(note 5433 5432 5434 594 [bb 594] NOTE_INSN_BASIC_BLOCK)
(insn 5434 5433 5435 594 (set (reg:SI 1 dx [orig:1713 D.5117 ] [1713])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3341 83 {*movsi_internal}
     (nil))
(insn 5435 5434 5436 594 (set (reg:SI 0 ax [orig:1714 D.5117 ] [1714])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3341 83 {*movsi_internal}
     (nil))
(insn 5436 5435 5437 594 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1713 D.5117 ] [1713])
            (reg:SI 0 ax [orig:1714 D.5117 ] [1714]))) nsichneu.c:3340 7 {*cmpsi_1}
     (nil))
(jump_insn 5437 5436 5438 594 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5472)
            (pc))) nsichneu.c:3340 495 {*jcc_1}
     (nil)
 -> 5472)
(note 5438 5437 5439 595 [bb 595] NOTE_INSN_BASIC_BLOCK)
(insn 5439 5438 5440 595 (set (reg:SI 0 ax [3337])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3347 83 {*movsi_internal}
     (nil))
(insn 5440 5439 5441 595 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1196 [0xfffffffffffffb54])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3337])) nsichneu.c:3347 83 {*movsi_internal}
     (nil))
(insn 5441 5440 5442 595 (set (reg:SI 0 ax [3338])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3348 83 {*movsi_internal}
     (nil))
(insn 5442 5441 5443 595 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1200 [0xfffffffffffffb50])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3338])) nsichneu.c:3348 83 {*movsi_internal}
     (nil))
(insn 5443 5442 5444 595 (set (reg:SI 0 ax [3339])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1200 [0xfffffffffffffb50])) [0 b+0 S4 A32])) nsichneu.c:3351 83 {*movsi_internal}
     (nil))
(insn 5444 5443 5445 595 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3339])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1196 [0xfffffffffffffb54])) [0 a+0 S4 A32]))) nsichneu.c:3351 7 {*cmpsi_1}
     (nil))
(jump_insn 5445 5444 5446 595 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5472)
            (pc))) nsichneu.c:3351 495 {*jcc_1}
     (nil)
 -> 5472)
(note 5446 5445 5447 596 [bb 596] NOTE_INSN_BASIC_BLOCK)
(insn 5447 5446 5448 596 (set (reg:SI 0 ax [orig:1715 D.5116 ] [1715])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3354 83 {*movsi_internal}
     (nil))
(insn 5448 5447 5449 596 (parallel [
            (set (reg:SI 0 ax [orig:1716 D.5116 ] [1716])
                (plus:SI (reg:SI 0 ax [orig:1715 D.5116 ] [1715])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3354 197 {*addsi_1}
     (nil))
(insn 5449 5448 5454 596 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1716 D.5116 ] [1716])) nsichneu.c:3354 83 {*movsi_internal}
     (nil))
(insn 5454 5449 5455 596 (set (reg:SI 1 dx [3344])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1196 [0xfffffffffffffb54])) [0 a+0 S4 A32])) nsichneu.c:3357 83 {*movsi_internal}
     (nil))
(insn 5455 5454 5456 596 (set (reg:SI 0 ax [3345])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1200 [0xfffffffffffffb50])) [0 b+0 S4 A32])) nsichneu.c:3357 83 {*movsi_internal}
     (nil))
(insn 5456 5455 5457 596 (parallel [
            (set (reg:SI 0 ax [3343])
                (plus:SI (reg:SI 0 ax [3345])
                    (reg:SI 1 dx [3344])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3357 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1196 [0xfffffffffffffb54])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1200 [0xfffffffffffffb50])) [0 b+0 S4 A32]))
        (nil)))
(insn 5457 5456 5458 596 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1204 [0xfffffffffffffb4c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3343])) nsichneu.c:3357 83 {*movsi_internal}
     (nil))
(insn 5458 5457 5459 596 (set (reg:SI 0 ax [orig:1717 D.5116 ] [1717])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3360 83 {*movsi_internal}
     (nil))
(insn 5459 5458 5460 596 (set (reg:SI 1 dx [3346])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1196 [0xfffffffffffffb54])) [0 a+0 S4 A32])) nsichneu.c:3360 83 {*movsi_internal}
     (nil))
(insn 5460 5459 5461 596 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1717 D.5116 ] [1717])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3346])) nsichneu.c:3360 83 {*movsi_internal}
     (nil))
(insn 5461 5460 6986 596 (set (reg:SI 0 ax [orig:1718 D.5116 ] [1718])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3361 83 {*movsi_internal}
     (nil))
(insn 6986 5461 5463 596 (set (reg:SI 1 dx [orig:1719 D.5116 ] [1719])
        (plus:SI (reg:SI 0 ax [orig:1718 D.5116 ] [1718])
            (const_int 1 [0x1]))) nsichneu.c:3361 191 {*leasi}
     (nil))
(insn 5463 6986 5464 596 (set (reg:SI 0 ax [3347])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1200 [0xfffffffffffffb50])) [0 b+0 S4 A32])) nsichneu.c:3361 83 {*movsi_internal}
     (nil))
(insn 5464 5463 5465 596 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1719 D.5116 ] [1719])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3347])) nsichneu.c:3361 83 {*movsi_internal}
     (nil))
(insn 5465 5464 6987 596 (set (reg:SI 0 ax [orig:1720 D.5116 ] [1720])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3362 83 {*movsi_internal}
     (nil))
(insn 6987 5465 5467 596 (set (reg:SI 1 dx [orig:1721 D.5116 ] [1721])
        (plus:SI (reg:SI 0 ax [orig:1720 D.5116 ] [1720])
            (const_int 2 [0x2]))) nsichneu.c:3362 191 {*leasi}
     (nil))
(insn 5467 6987 5468 596 (set (reg:SI 0 ax [3348])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1204 [0xfffffffffffffb4c])) [0 c+0 S4 A32])) nsichneu.c:3362 83 {*movsi_internal}
     (nil))
(insn 5468 5467 5469 596 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1721 D.5116 ] [1721])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3348])) nsichneu.c:3362 83 {*movsi_internal}
     (nil))
(insn 5469 5468 5470 596 (set (reg:SI 0 ax [orig:1722 D.5116 ] [1722])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3363 83 {*movsi_internal}
     (nil))
(insn 5470 5469 5471 596 (parallel [
            (set (reg:SI 0 ax [orig:1723 D.5116 ] [1723])
                (plus:SI (reg:SI 0 ax [orig:1722 D.5116 ] [1722])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3363 197 {*addsi_1}
     (nil))
(insn 5471 5470 5472 596 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1723 D.5116 ] [1723])) nsichneu.c:3363 83 {*movsi_internal}
     (nil))
(code_label 5472 5471 5473 597 104 "" [5 uses])
(note 5473 5472 5474 597 [bb 597] NOTE_INSN_BASIC_BLOCK)
(insn 5474 5473 5475 597 (set (reg:SI 0 ax [orig:1724 D.5116 ] [1724])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3371 83 {*movsi_internal}
     (nil))
(insn 5475 5474 5476 597 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1724 D.5116 ] [1724])
            (const_int 4 [0x4]))) nsichneu.c:3371 7 {*cmpsi_1}
     (nil))
(jump_insn 5476 5475 5477 597 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5528)
            (pc))) nsichneu.c:3371 495 {*jcc_1}
     (nil)
 -> 5528)
(note 5477 5476 5478 598 [bb 598] NOTE_INSN_BASIC_BLOCK)
(insn 5478 5477 5479 598 (set (reg:SI 0 ax [orig:1725 D.5116 ] [1725])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3372 83 {*movsi_internal}
     (nil))
(insn 5479 5478 5480 598 (parallel [
            (set (reg:SI 0 ax [orig:1726 D.5116 ] [1726])
                (plus:SI (reg:SI 0 ax [orig:1725 D.5116 ] [1725])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3372 197 {*addsi_1}
     (nil))
(insn 5480 5479 5481 598 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1726 D.5116 ] [1726])
            (const_int 6 [0x6]))) nsichneu.c:3371 7 {*cmpsi_1}
     (nil))
(jump_insn 5481 5480 5482 598 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5528)
            (pc))) nsichneu.c:3371 495 {*jcc_1}
     (nil)
 -> 5528)
(note 5482 5481 5483 599 [bb 599] NOTE_INSN_BASIC_BLOCK)
(insn 5483 5482 5484 599 (set (reg:SI 1 dx [orig:1727 D.5117 ] [1727])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3373 83 {*movsi_internal}
     (nil))
(insn 5484 5483 5485 599 (set (reg:SI 0 ax [orig:1728 D.5117 ] [1728])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3373 83 {*movsi_internal}
     (nil))
(insn 5485 5484 5486 599 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1727 D.5117 ] [1727])
            (reg:SI 0 ax [orig:1728 D.5117 ] [1728]))) nsichneu.c:3372 7 {*cmpsi_1}
     (nil))
(jump_insn 5486 5485 5487 599 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5528)
            (pc))) nsichneu.c:3372 495 {*jcc_1}
     (nil)
 -> 5528)
(note 5487 5486 5488 600 [bb 600] NOTE_INSN_BASIC_BLOCK)
(insn 5488 5487 5489 600 (set (reg:SI 1 dx [orig:1729 D.5117 ] [1729])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3374 83 {*movsi_internal}
     (nil))
(insn 5489 5488 5490 600 (set (reg:SI 0 ax [orig:1730 D.5117 ] [1730])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3374 83 {*movsi_internal}
     (nil))
(insn 5490 5489 5491 600 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1729 D.5117 ] [1729])
            (reg:SI 0 ax [orig:1730 D.5117 ] [1730]))) nsichneu.c:3373 7 {*cmpsi_1}
     (nil))
(jump_insn 5491 5490 5492 600 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5528)
            (pc))) nsichneu.c:3373 495 {*jcc_1}
     (nil)
 -> 5528)
(note 5492 5491 5493 601 [bb 601] NOTE_INSN_BASIC_BLOCK)
(insn 5493 5492 5494 601 (set (reg:SI 0 ax [3349])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3380 83 {*movsi_internal}
     (nil))
(insn 5494 5493 5495 601 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1208 [0xfffffffffffffb48])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3349])) nsichneu.c:3380 83 {*movsi_internal}
     (nil))
(insn 5495 5494 5496 601 (set (reg:SI 0 ax [3350])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3381 83 {*movsi_internal}
     (nil))
(insn 5496 5495 5497 601 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1212 [0xfffffffffffffb44])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3350])) nsichneu.c:3381 83 {*movsi_internal}
     (nil))
(insn 5497 5496 5498 601 (set (reg:SI 0 ax [3351])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1212 [0xfffffffffffffb44])) [0 b+0 S4 A32])) nsichneu.c:3384 83 {*movsi_internal}
     (nil))
(insn 5498 5497 5499 601 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3351])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1208 [0xfffffffffffffb48])) [0 a+0 S4 A32]))) nsichneu.c:3384 7 {*cmpsi_1}
     (nil))
(jump_insn 5499 5498 5500 601 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5528)
            (pc))) nsichneu.c:3384 495 {*jcc_1}
     (nil)
 -> 5528)
(note 5500 5499 5501 602 [bb 602] NOTE_INSN_BASIC_BLOCK)
(insn 5501 5500 5502 602 (set (reg:SI 0 ax [orig:1731 D.5117 ] [1731])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3387 83 {*movsi_internal}
     (nil))
(insn 5502 5501 5503 602 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1731 D.5117 ] [1731])) nsichneu.c:3387 83 {*movsi_internal}
     (nil))
(insn 5503 5502 5504 602 (set (reg:SI 0 ax [orig:1732 D.5116 ] [1732])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3388 83 {*movsi_internal}
     (nil))
(insn 5504 5503 5505 602 (parallel [
            (set (reg:SI 0 ax [orig:1733 D.5116 ] [1733])
                (plus:SI (reg:SI 0 ax [orig:1732 D.5116 ] [1732])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3388 197 {*addsi_1}
     (nil))
(insn 5505 5504 5510 602 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1733 D.5116 ] [1733])) nsichneu.c:3388 83 {*movsi_internal}
     (nil))
(insn 5510 5505 5511 602 (set (reg:SI 1 dx [3356])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1208 [0xfffffffffffffb48])) [0 a+0 S4 A32])) nsichneu.c:3391 83 {*movsi_internal}
     (nil))
(insn 5511 5510 5512 602 (set (reg:SI 0 ax [3357])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1212 [0xfffffffffffffb44])) [0 b+0 S4 A32])) nsichneu.c:3391 83 {*movsi_internal}
     (nil))
(insn 5512 5511 5513 602 (parallel [
            (set (reg:SI 0 ax [3355])
                (plus:SI (reg:SI 0 ax [3357])
                    (reg:SI 1 dx [3356])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3391 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1208 [0xfffffffffffffb48])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1212 [0xfffffffffffffb44])) [0 b+0 S4 A32]))
        (nil)))
(insn 5513 5512 5514 602 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1216 [0xfffffffffffffb40])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3355])) nsichneu.c:3391 83 {*movsi_internal}
     (nil))
(insn 5514 5513 5515 602 (set (reg:SI 0 ax [orig:1734 D.5116 ] [1734])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3394 83 {*movsi_internal}
     (nil))
(insn 5515 5514 5516 602 (set (reg:SI 1 dx [3358])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1208 [0xfffffffffffffb48])) [0 a+0 S4 A32])) nsichneu.c:3394 83 {*movsi_internal}
     (nil))
(insn 5516 5515 5517 602 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1734 D.5116 ] [1734])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3358])) nsichneu.c:3394 83 {*movsi_internal}
     (nil))
(insn 5517 5516 6984 602 (set (reg:SI 0 ax [orig:1735 D.5116 ] [1735])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3395 83 {*movsi_internal}
     (nil))
(insn 6984 5517 5519 602 (set (reg:SI 1 dx [orig:1736 D.5116 ] [1736])
        (plus:SI (reg:SI 0 ax [orig:1735 D.5116 ] [1735])
            (const_int 1 [0x1]))) nsichneu.c:3395 191 {*leasi}
     (nil))
(insn 5519 6984 5520 602 (set (reg:SI 0 ax [3359])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1212 [0xfffffffffffffb44])) [0 b+0 S4 A32])) nsichneu.c:3395 83 {*movsi_internal}
     (nil))
(insn 5520 5519 5521 602 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1736 D.5116 ] [1736])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3359])) nsichneu.c:3395 83 {*movsi_internal}
     (nil))
(insn 5521 5520 6985 602 (set (reg:SI 0 ax [orig:1737 D.5116 ] [1737])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3396 83 {*movsi_internal}
     (nil))
(insn 6985 5521 5523 602 (set (reg:SI 1 dx [orig:1738 D.5116 ] [1738])
        (plus:SI (reg:SI 0 ax [orig:1737 D.5116 ] [1737])
            (const_int 2 [0x2]))) nsichneu.c:3396 191 {*leasi}
     (nil))
(insn 5523 6985 5524 602 (set (reg:SI 0 ax [3360])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1216 [0xfffffffffffffb40])) [0 c+0 S4 A32])) nsichneu.c:3396 83 {*movsi_internal}
     (nil))
(insn 5524 5523 5525 602 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1738 D.5116 ] [1738])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3360])) nsichneu.c:3396 83 {*movsi_internal}
     (nil))
(insn 5525 5524 5526 602 (set (reg:SI 0 ax [orig:1739 D.5116 ] [1739])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3397 83 {*movsi_internal}
     (nil))
(insn 5526 5525 5527 602 (parallel [
            (set (reg:SI 0 ax [orig:1740 D.5116 ] [1740])
                (plus:SI (reg:SI 0 ax [orig:1739 D.5116 ] [1739])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3397 197 {*addsi_1}
     (nil))
(insn 5527 5526 5528 602 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1740 D.5116 ] [1740])) nsichneu.c:3397 83 {*movsi_internal}
     (nil))
(code_label 5528 5527 5529 603 105 "" [5 uses])
(note 5529 5528 5530 603 [bb 603] NOTE_INSN_BASIC_BLOCK)
(insn 5530 5529 5531 603 (set (reg:SI 0 ax [orig:1741 D.5116 ] [1741])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3405 83 {*movsi_internal}
     (nil))
(insn 5531 5530 5532 603 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1741 D.5116 ] [1741])
            (const_int 4 [0x4]))) nsichneu.c:3405 7 {*cmpsi_1}
     (nil))
(jump_insn 5532 5531 5533 603 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5582)
            (pc))) nsichneu.c:3405 495 {*jcc_1}
     (nil)
 -> 5582)
(note 5533 5532 5534 604 [bb 604] NOTE_INSN_BASIC_BLOCK)
(insn 5534 5533 5535 604 (set (reg:SI 0 ax [orig:1742 D.5116 ] [1742])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3406 83 {*movsi_internal}
     (nil))
(insn 5535 5534 5536 604 (parallel [
            (set (reg:SI 0 ax [orig:1743 D.5116 ] [1743])
                (plus:SI (reg:SI 0 ax [orig:1742 D.5116 ] [1742])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3406 197 {*addsi_1}
     (nil))
(insn 5536 5535 5537 604 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1743 D.5116 ] [1743])
            (const_int 6 [0x6]))) nsichneu.c:3405 7 {*cmpsi_1}
     (nil))
(jump_insn 5537 5536 5538 604 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5582)
            (pc))) nsichneu.c:3405 495 {*jcc_1}
     (nil)
 -> 5582)
(note 5538 5537 5539 605 [bb 605] NOTE_INSN_BASIC_BLOCK)
(insn 5539 5538 5540 605 (set (reg:SI 1 dx [orig:1744 D.5117 ] [1744])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3407 83 {*movsi_internal}
     (nil))
(insn 5540 5539 5541 605 (set (reg:SI 0 ax [orig:1745 D.5117 ] [1745])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3407 83 {*movsi_internal}
     (nil))
(insn 5541 5540 5542 605 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1744 D.5117 ] [1744])
            (reg:SI 0 ax [orig:1745 D.5117 ] [1745]))) nsichneu.c:3406 7 {*cmpsi_1}
     (nil))
(jump_insn 5542 5541 5543 605 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5582)
            (pc))) nsichneu.c:3406 495 {*jcc_1}
     (nil)
 -> 5582)
(note 5543 5542 5544 606 [bb 606] NOTE_INSN_BASIC_BLOCK)
(insn 5544 5543 5545 606 (set (reg:SI 1 dx [orig:1746 D.5117 ] [1746])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3408 83 {*movsi_internal}
     (nil))
(insn 5545 5544 5546 606 (set (reg:SI 0 ax [orig:1747 D.5117 ] [1747])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3408 83 {*movsi_internal}
     (nil))
(insn 5546 5545 5547 606 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1746 D.5117 ] [1746])
            (reg:SI 0 ax [orig:1747 D.5117 ] [1747]))) nsichneu.c:3407 7 {*cmpsi_1}
     (nil))
(jump_insn 5547 5546 5548 606 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5582)
            (pc))) nsichneu.c:3407 495 {*jcc_1}
     (nil)
 -> 5582)
(note 5548 5547 5549 607 [bb 607] NOTE_INSN_BASIC_BLOCK)
(insn 5549 5548 5550 607 (set (reg:SI 0 ax [3361])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3414 83 {*movsi_internal}
     (nil))
(insn 5550 5549 5551 607 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1220 [0xfffffffffffffb3c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3361])) nsichneu.c:3414 83 {*movsi_internal}
     (nil))
(insn 5551 5550 5552 607 (set (reg:SI 0 ax [3362])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3415 83 {*movsi_internal}
     (nil))
(insn 5552 5551 5553 607 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1224 [0xfffffffffffffb38])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3362])) nsichneu.c:3415 83 {*movsi_internal}
     (nil))
(insn 5553 5552 5554 607 (set (reg:SI 0 ax [3363])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1224 [0xfffffffffffffb38])) [0 b+0 S4 A32])) nsichneu.c:3418 83 {*movsi_internal}
     (nil))
(insn 5554 5553 5555 607 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3363])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1220 [0xfffffffffffffb3c])) [0 a+0 S4 A32]))) nsichneu.c:3418 7 {*cmpsi_1}
     (nil))
(jump_insn 5555 5554 5556 607 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5582)
            (pc))) nsichneu.c:3418 495 {*jcc_1}
     (nil)
 -> 5582)
(note 5556 5555 5557 608 [bb 608] NOTE_INSN_BASIC_BLOCK)
(insn 5557 5556 5558 608 (set (reg:SI 0 ax [orig:1748 D.5116 ] [1748])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3421 83 {*movsi_internal}
     (nil))
(insn 5558 5557 5559 608 (parallel [
            (set (reg:SI 0 ax [orig:1749 D.5116 ] [1749])
                (plus:SI (reg:SI 0 ax [orig:1748 D.5116 ] [1748])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3421 197 {*addsi_1}
     (nil))
(insn 5559 5558 5564 608 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1749 D.5116 ] [1749])) nsichneu.c:3421 83 {*movsi_internal}
     (nil))
(insn 5564 5559 5565 608 (set (reg:SI 1 dx [3368])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1220 [0xfffffffffffffb3c])) [0 a+0 S4 A32])) nsichneu.c:3424 83 {*movsi_internal}
     (nil))
(insn 5565 5564 5566 608 (set (reg:SI 0 ax [3369])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1224 [0xfffffffffffffb38])) [0 b+0 S4 A32])) nsichneu.c:3424 83 {*movsi_internal}
     (nil))
(insn 5566 5565 5567 608 (parallel [
            (set (reg:SI 0 ax [3367])
                (plus:SI (reg:SI 0 ax [3369])
                    (reg:SI 1 dx [3368])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3424 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1220 [0xfffffffffffffb3c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1224 [0xfffffffffffffb38])) [0 b+0 S4 A32]))
        (nil)))
(insn 5567 5566 5568 608 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1228 [0xfffffffffffffb34])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3367])) nsichneu.c:3424 83 {*movsi_internal}
     (nil))
(insn 5568 5567 5569 608 (set (reg:SI 0 ax [orig:1750 D.5116 ] [1750])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3427 83 {*movsi_internal}
     (nil))
(insn 5569 5568 5570 608 (set (reg:SI 1 dx [3370])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1220 [0xfffffffffffffb3c])) [0 a+0 S4 A32])) nsichneu.c:3427 83 {*movsi_internal}
     (nil))
(insn 5570 5569 5571 608 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1750 D.5116 ] [1750])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3370])) nsichneu.c:3427 83 {*movsi_internal}
     (nil))
(insn 5571 5570 6982 608 (set (reg:SI 0 ax [orig:1751 D.5116 ] [1751])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3428 83 {*movsi_internal}
     (nil))
(insn 6982 5571 5573 608 (set (reg:SI 1 dx [orig:1752 D.5116 ] [1752])
        (plus:SI (reg:SI 0 ax [orig:1751 D.5116 ] [1751])
            (const_int 1 [0x1]))) nsichneu.c:3428 191 {*leasi}
     (nil))
(insn 5573 6982 5574 608 (set (reg:SI 0 ax [3371])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1224 [0xfffffffffffffb38])) [0 b+0 S4 A32])) nsichneu.c:3428 83 {*movsi_internal}
     (nil))
(insn 5574 5573 5575 608 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1752 D.5116 ] [1752])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3371])) nsichneu.c:3428 83 {*movsi_internal}
     (nil))
(insn 5575 5574 6983 608 (set (reg:SI 0 ax [orig:1753 D.5116 ] [1753])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3429 83 {*movsi_internal}
     (nil))
(insn 6983 5575 5577 608 (set (reg:SI 1 dx [orig:1754 D.5116 ] [1754])
        (plus:SI (reg:SI 0 ax [orig:1753 D.5116 ] [1753])
            (const_int 2 [0x2]))) nsichneu.c:3429 191 {*leasi}
     (nil))
(insn 5577 6983 5578 608 (set (reg:SI 0 ax [3372])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1228 [0xfffffffffffffb34])) [0 c+0 S4 A32])) nsichneu.c:3429 83 {*movsi_internal}
     (nil))
(insn 5578 5577 5579 608 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1754 D.5116 ] [1754])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3372])) nsichneu.c:3429 83 {*movsi_internal}
     (nil))
(insn 5579 5578 5580 608 (set (reg:SI 0 ax [orig:1755 D.5116 ] [1755])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3430 83 {*movsi_internal}
     (nil))
(insn 5580 5579 5581 608 (parallel [
            (set (reg:SI 0 ax [orig:1756 D.5116 ] [1756])
                (plus:SI (reg:SI 0 ax [orig:1755 D.5116 ] [1755])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3430 197 {*addsi_1}
     (nil))
(insn 5581 5580 5582 608 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1756 D.5116 ] [1756])) nsichneu.c:3430 83 {*movsi_internal}
     (nil))
(code_label 5582 5581 5583 609 106 "" [5 uses])
(note 5583 5582 5584 609 [bb 609] NOTE_INSN_BASIC_BLOCK)
(insn 5584 5583 5585 609 (set (reg:SI 0 ax [orig:1757 D.5116 ] [1757])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3438 83 {*movsi_internal}
     (nil))
(insn 5585 5584 5586 609 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1757 D.5116 ] [1757])
            (const_int 4 [0x4]))) nsichneu.c:3438 7 {*cmpsi_1}
     (nil))
(jump_insn 5586 5585 5587 609 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5638)
            (pc))) nsichneu.c:3438 495 {*jcc_1}
     (nil)
 -> 5638)
(note 5587 5586 5588 610 [bb 610] NOTE_INSN_BASIC_BLOCK)
(insn 5588 5587 5589 610 (set (reg:SI 0 ax [orig:1758 D.5116 ] [1758])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3439 83 {*movsi_internal}
     (nil))
(insn 5589 5588 5590 610 (parallel [
            (set (reg:SI 0 ax [orig:1759 D.5116 ] [1759])
                (plus:SI (reg:SI 0 ax [orig:1758 D.5116 ] [1758])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3439 197 {*addsi_1}
     (nil))
(insn 5590 5589 5591 610 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1759 D.5116 ] [1759])
            (const_int 6 [0x6]))) nsichneu.c:3438 7 {*cmpsi_1}
     (nil))
(jump_insn 5591 5590 5592 610 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5638)
            (pc))) nsichneu.c:3438 495 {*jcc_1}
     (nil)
 -> 5638)
(note 5592 5591 5593 611 [bb 611] NOTE_INSN_BASIC_BLOCK)
(insn 5593 5592 5594 611 (set (reg:SI 1 dx [orig:1760 D.5117 ] [1760])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3440 83 {*movsi_internal}
     (nil))
(insn 5594 5593 5595 611 (set (reg:SI 0 ax [orig:1761 D.5117 ] [1761])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3440 83 {*movsi_internal}
     (nil))
(insn 5595 5594 5596 611 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1760 D.5117 ] [1760])
            (reg:SI 0 ax [orig:1761 D.5117 ] [1761]))) nsichneu.c:3439 7 {*cmpsi_1}
     (nil))
(jump_insn 5596 5595 5597 611 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5638)
            (pc))) nsichneu.c:3439 495 {*jcc_1}
     (nil)
 -> 5638)
(note 5597 5596 5598 612 [bb 612] NOTE_INSN_BASIC_BLOCK)
(insn 5598 5597 5599 612 (set (reg:SI 1 dx [orig:1762 D.5117 ] [1762])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3441 83 {*movsi_internal}
     (nil))
(insn 5599 5598 5600 612 (set (reg:SI 0 ax [orig:1763 D.5117 ] [1763])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3441 83 {*movsi_internal}
     (nil))
(insn 5600 5599 5601 612 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1762 D.5117 ] [1762])
            (reg:SI 0 ax [orig:1763 D.5117 ] [1763]))) nsichneu.c:3440 7 {*cmpsi_1}
     (nil))
(jump_insn 5601 5600 5602 612 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5638)
            (pc))) nsichneu.c:3440 495 {*jcc_1}
     (nil)
 -> 5638)
(note 5602 5601 5603 613 [bb 613] NOTE_INSN_BASIC_BLOCK)
(insn 5603 5602 5604 613 (set (reg:SI 0 ax [3373])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3447 83 {*movsi_internal}
     (nil))
(insn 5604 5603 5605 613 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1232 [0xfffffffffffffb30])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3373])) nsichneu.c:3447 83 {*movsi_internal}
     (nil))
(insn 5605 5604 5606 613 (set (reg:SI 0 ax [3374])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3448 83 {*movsi_internal}
     (nil))
(insn 5606 5605 5607 613 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1236 [0xfffffffffffffb2c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3374])) nsichneu.c:3448 83 {*movsi_internal}
     (nil))
(insn 5607 5606 5608 613 (set (reg:SI 0 ax [3375])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1236 [0xfffffffffffffb2c])) [0 b+0 S4 A32])) nsichneu.c:3451 83 {*movsi_internal}
     (nil))
(insn 5608 5607 5609 613 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3375])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1232 [0xfffffffffffffb30])) [0 a+0 S4 A32]))) nsichneu.c:3451 7 {*cmpsi_1}
     (nil))
(jump_insn 5609 5608 5610 613 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5638)
            (pc))) nsichneu.c:3451 495 {*jcc_1}
     (nil)
 -> 5638)
(note 5610 5609 5611 614 [bb 614] NOTE_INSN_BASIC_BLOCK)
(insn 5611 5610 5612 614 (set (reg:SI 0 ax [orig:1764 D.5117 ] [1764])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3454 83 {*movsi_internal}
     (nil))
(insn 5612 5611 5613 614 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1764 D.5117 ] [1764])) nsichneu.c:3454 83 {*movsi_internal}
     (nil))
(insn 5613 5612 5614 614 (set (reg:SI 0 ax [orig:1765 D.5116 ] [1765])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3455 83 {*movsi_internal}
     (nil))
(insn 5614 5613 5615 614 (parallel [
            (set (reg:SI 0 ax [orig:1766 D.5116 ] [1766])
                (plus:SI (reg:SI 0 ax [orig:1765 D.5116 ] [1765])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3455 197 {*addsi_1}
     (nil))
(insn 5615 5614 5620 614 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1766 D.5116 ] [1766])) nsichneu.c:3455 83 {*movsi_internal}
     (nil))
(insn 5620 5615 5621 614 (set (reg:SI 1 dx [3380])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1232 [0xfffffffffffffb30])) [0 a+0 S4 A32])) nsichneu.c:3458 83 {*movsi_internal}
     (nil))
(insn 5621 5620 5622 614 (set (reg:SI 0 ax [3381])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1236 [0xfffffffffffffb2c])) [0 b+0 S4 A32])) nsichneu.c:3458 83 {*movsi_internal}
     (nil))
(insn 5622 5621 5623 614 (parallel [
            (set (reg:SI 0 ax [3379])
                (plus:SI (reg:SI 0 ax [3381])
                    (reg:SI 1 dx [3380])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3458 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1232 [0xfffffffffffffb30])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1236 [0xfffffffffffffb2c])) [0 b+0 S4 A32]))
        (nil)))
(insn 5623 5622 5624 614 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1240 [0xfffffffffffffb28])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3379])) nsichneu.c:3458 83 {*movsi_internal}
     (nil))
(insn 5624 5623 5625 614 (set (reg:SI 0 ax [orig:1767 D.5116 ] [1767])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3461 83 {*movsi_internal}
     (nil))
(insn 5625 5624 5626 614 (set (reg:SI 1 dx [3382])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1232 [0xfffffffffffffb30])) [0 a+0 S4 A32])) nsichneu.c:3461 83 {*movsi_internal}
     (nil))
(insn 5626 5625 5627 614 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1767 D.5116 ] [1767])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3382])) nsichneu.c:3461 83 {*movsi_internal}
     (nil))
(insn 5627 5626 6980 614 (set (reg:SI 0 ax [orig:1768 D.5116 ] [1768])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3462 83 {*movsi_internal}
     (nil))
(insn 6980 5627 5629 614 (set (reg:SI 1 dx [orig:1769 D.5116 ] [1769])
        (plus:SI (reg:SI 0 ax [orig:1768 D.5116 ] [1768])
            (const_int 1 [0x1]))) nsichneu.c:3462 191 {*leasi}
     (nil))
(insn 5629 6980 5630 614 (set (reg:SI 0 ax [3383])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1236 [0xfffffffffffffb2c])) [0 b+0 S4 A32])) nsichneu.c:3462 83 {*movsi_internal}
     (nil))
(insn 5630 5629 5631 614 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1769 D.5116 ] [1769])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3383])) nsichneu.c:3462 83 {*movsi_internal}
     (nil))
(insn 5631 5630 6981 614 (set (reg:SI 0 ax [orig:1770 D.5116 ] [1770])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3463 83 {*movsi_internal}
     (nil))
(insn 6981 5631 5633 614 (set (reg:SI 1 dx [orig:1771 D.5116 ] [1771])
        (plus:SI (reg:SI 0 ax [orig:1770 D.5116 ] [1770])
            (const_int 2 [0x2]))) nsichneu.c:3463 191 {*leasi}
     (nil))
(insn 5633 6981 5634 614 (set (reg:SI 0 ax [3384])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1240 [0xfffffffffffffb28])) [0 c+0 S4 A32])) nsichneu.c:3463 83 {*movsi_internal}
     (nil))
(insn 5634 5633 5635 614 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1771 D.5116 ] [1771])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3384])) nsichneu.c:3463 83 {*movsi_internal}
     (nil))
(insn 5635 5634 5636 614 (set (reg:SI 0 ax [orig:1772 D.5116 ] [1772])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3464 83 {*movsi_internal}
     (nil))
(insn 5636 5635 5637 614 (parallel [
            (set (reg:SI 0 ax [orig:1773 D.5116 ] [1773])
                (plus:SI (reg:SI 0 ax [orig:1772 D.5116 ] [1772])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3464 197 {*addsi_1}
     (nil))
(insn 5637 5636 5638 614 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1773 D.5116 ] [1773])) nsichneu.c:3464 83 {*movsi_internal}
     (nil))
(code_label 5638 5637 5639 615 107 "" [5 uses])
(note 5639 5638 5640 615 [bb 615] NOTE_INSN_BASIC_BLOCK)
(insn 5640 5639 5641 615 (set (reg:SI 0 ax [orig:1774 D.5116 ] [1774])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3472 83 {*movsi_internal}
     (nil))
(insn 5641 5640 5642 615 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1774 D.5116 ] [1774])
            (const_int 4 [0x4]))) nsichneu.c:3472 7 {*cmpsi_1}
     (nil))
(jump_insn 5642 5641 5643 615 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5694)
            (pc))) nsichneu.c:3472 495 {*jcc_1}
     (nil)
 -> 5694)
(note 5643 5642 5644 616 [bb 616] NOTE_INSN_BASIC_BLOCK)
(insn 5644 5643 5645 616 (set (reg:SI 0 ax [orig:1775 D.5116 ] [1775])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3473 83 {*movsi_internal}
     (nil))
(insn 5645 5644 5646 616 (parallel [
            (set (reg:SI 0 ax [orig:1776 D.5116 ] [1776])
                (plus:SI (reg:SI 0 ax [orig:1775 D.5116 ] [1775])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3473 197 {*addsi_1}
     (nil))
(insn 5646 5645 5647 616 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1776 D.5116 ] [1776])
            (const_int 6 [0x6]))) nsichneu.c:3472 7 {*cmpsi_1}
     (nil))
(jump_insn 5647 5646 5648 616 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5694)
            (pc))) nsichneu.c:3472 495 {*jcc_1}
     (nil)
 -> 5694)
(note 5648 5647 5649 617 [bb 617] NOTE_INSN_BASIC_BLOCK)
(insn 5649 5648 5650 617 (set (reg:SI 1 dx [orig:1777 D.5117 ] [1777])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3474 83 {*movsi_internal}
     (nil))
(insn 5650 5649 5651 617 (set (reg:SI 0 ax [orig:1778 D.5117 ] [1778])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3474 83 {*movsi_internal}
     (nil))
(insn 5651 5650 5652 617 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1777 D.5117 ] [1777])
            (reg:SI 0 ax [orig:1778 D.5117 ] [1778]))) nsichneu.c:3473 7 {*cmpsi_1}
     (nil))
(jump_insn 5652 5651 5653 617 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5694)
            (pc))) nsichneu.c:3473 495 {*jcc_1}
     (nil)
 -> 5694)
(note 5653 5652 5654 618 [bb 618] NOTE_INSN_BASIC_BLOCK)
(insn 5654 5653 5655 618 (set (reg:SI 1 dx [orig:1779 D.5117 ] [1779])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3475 83 {*movsi_internal}
     (nil))
(insn 5655 5654 5656 618 (set (reg:SI 0 ax [orig:1780 D.5117 ] [1780])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3475 83 {*movsi_internal}
     (nil))
(insn 5656 5655 5657 618 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1779 D.5117 ] [1779])
            (reg:SI 0 ax [orig:1780 D.5117 ] [1780]))) nsichneu.c:3474 7 {*cmpsi_1}
     (nil))
(jump_insn 5657 5656 5658 618 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5694)
            (pc))) nsichneu.c:3474 495 {*jcc_1}
     (nil)
 -> 5694)
(note 5658 5657 5659 619 [bb 619] NOTE_INSN_BASIC_BLOCK)
(insn 5659 5658 5660 619 (set (reg:SI 0 ax [3385])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3481 83 {*movsi_internal}
     (nil))
(insn 5660 5659 5661 619 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1244 [0xfffffffffffffb24])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3385])) nsichneu.c:3481 83 {*movsi_internal}
     (nil))
(insn 5661 5660 5662 619 (set (reg:SI 0 ax [3386])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3482 83 {*movsi_internal}
     (nil))
(insn 5662 5661 5663 619 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1248 [0xfffffffffffffb20])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3386])) nsichneu.c:3482 83 {*movsi_internal}
     (nil))
(insn 5663 5662 5664 619 (set (reg:SI 0 ax [3387])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1248 [0xfffffffffffffb20])) [0 b+0 S4 A32])) nsichneu.c:3485 83 {*movsi_internal}
     (nil))
(insn 5664 5663 5665 619 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3387])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1244 [0xfffffffffffffb24])) [0 a+0 S4 A32]))) nsichneu.c:3485 7 {*cmpsi_1}
     (nil))
(jump_insn 5665 5664 5666 619 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5694)
            (pc))) nsichneu.c:3485 495 {*jcc_1}
     (nil)
 -> 5694)
(note 5666 5665 5667 620 [bb 620] NOTE_INSN_BASIC_BLOCK)
(insn 5667 5666 5668 620 (set (reg:SI 0 ax [orig:1781 D.5117 ] [1781])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3488 83 {*movsi_internal}
     (nil))
(insn 5668 5667 5669 620 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1781 D.5117 ] [1781])) nsichneu.c:3488 83 {*movsi_internal}
     (nil))
(insn 5669 5668 5670 620 (set (reg:SI 0 ax [orig:1782 D.5116 ] [1782])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3489 83 {*movsi_internal}
     (nil))
(insn 5670 5669 5671 620 (parallel [
            (set (reg:SI 0 ax [orig:1783 D.5116 ] [1783])
                (plus:SI (reg:SI 0 ax [orig:1782 D.5116 ] [1782])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3489 197 {*addsi_1}
     (nil))
(insn 5671 5670 5676 620 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1783 D.5116 ] [1783])) nsichneu.c:3489 83 {*movsi_internal}
     (nil))
(insn 5676 5671 5677 620 (set (reg:SI 1 dx [3392])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1244 [0xfffffffffffffb24])) [0 a+0 S4 A32])) nsichneu.c:3492 83 {*movsi_internal}
     (nil))
(insn 5677 5676 5678 620 (set (reg:SI 0 ax [3393])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1248 [0xfffffffffffffb20])) [0 b+0 S4 A32])) nsichneu.c:3492 83 {*movsi_internal}
     (nil))
(insn 5678 5677 5679 620 (parallel [
            (set (reg:SI 0 ax [3391])
                (plus:SI (reg:SI 0 ax [3393])
                    (reg:SI 1 dx [3392])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3492 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1244 [0xfffffffffffffb24])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1248 [0xfffffffffffffb20])) [0 b+0 S4 A32]))
        (nil)))
(insn 5679 5678 5680 620 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1252 [0xfffffffffffffb1c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3391])) nsichneu.c:3492 83 {*movsi_internal}
     (nil))
(insn 5680 5679 5681 620 (set (reg:SI 0 ax [orig:1784 D.5116 ] [1784])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3495 83 {*movsi_internal}
     (nil))
(insn 5681 5680 5682 620 (set (reg:SI 1 dx [3394])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1244 [0xfffffffffffffb24])) [0 a+0 S4 A32])) nsichneu.c:3495 83 {*movsi_internal}
     (nil))
(insn 5682 5681 5683 620 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1784 D.5116 ] [1784])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3394])) nsichneu.c:3495 83 {*movsi_internal}
     (nil))
(insn 5683 5682 6978 620 (set (reg:SI 0 ax [orig:1785 D.5116 ] [1785])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3496 83 {*movsi_internal}
     (nil))
(insn 6978 5683 5685 620 (set (reg:SI 1 dx [orig:1786 D.5116 ] [1786])
        (plus:SI (reg:SI 0 ax [orig:1785 D.5116 ] [1785])
            (const_int 1 [0x1]))) nsichneu.c:3496 191 {*leasi}
     (nil))
(insn 5685 6978 5686 620 (set (reg:SI 0 ax [3395])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1248 [0xfffffffffffffb20])) [0 b+0 S4 A32])) nsichneu.c:3496 83 {*movsi_internal}
     (nil))
(insn 5686 5685 5687 620 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1786 D.5116 ] [1786])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3395])) nsichneu.c:3496 83 {*movsi_internal}
     (nil))
(insn 5687 5686 6979 620 (set (reg:SI 0 ax [orig:1787 D.5116 ] [1787])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3497 83 {*movsi_internal}
     (nil))
(insn 6979 5687 5689 620 (set (reg:SI 1 dx [orig:1788 D.5116 ] [1788])
        (plus:SI (reg:SI 0 ax [orig:1787 D.5116 ] [1787])
            (const_int 2 [0x2]))) nsichneu.c:3497 191 {*leasi}
     (nil))
(insn 5689 6979 5690 620 (set (reg:SI 0 ax [3396])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1252 [0xfffffffffffffb1c])) [0 c+0 S4 A32])) nsichneu.c:3497 83 {*movsi_internal}
     (nil))
(insn 5690 5689 5691 620 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1788 D.5116 ] [1788])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3396])) nsichneu.c:3497 83 {*movsi_internal}
     (nil))
(insn 5691 5690 5692 620 (set (reg:SI 0 ax [orig:1789 D.5116 ] [1789])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3498 83 {*movsi_internal}
     (nil))
(insn 5692 5691 5693 620 (parallel [
            (set (reg:SI 0 ax [orig:1790 D.5116 ] [1790])
                (plus:SI (reg:SI 0 ax [orig:1789 D.5116 ] [1789])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3498 197 {*addsi_1}
     (nil))
(insn 5693 5692 5694 620 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1790 D.5116 ] [1790])) nsichneu.c:3498 83 {*movsi_internal}
     (nil))
(code_label 5694 5693 5695 621 108 "" [5 uses])
(note 5695 5694 5696 621 [bb 621] NOTE_INSN_BASIC_BLOCK)
(insn 5696 5695 5697 621 (set (reg:SI 0 ax [orig:1791 D.5116 ] [1791])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3506 83 {*movsi_internal}
     (nil))
(insn 5697 5696 5698 621 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1791 D.5116 ] [1791])
            (const_int 4 [0x4]))) nsichneu.c:3506 7 {*cmpsi_1}
     (nil))
(jump_insn 5698 5697 5699 621 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5750)
            (pc))) nsichneu.c:3506 495 {*jcc_1}
     (nil)
 -> 5750)
(note 5699 5698 5700 622 [bb 622] NOTE_INSN_BASIC_BLOCK)
(insn 5700 5699 5701 622 (set (reg:SI 0 ax [orig:1792 D.5116 ] [1792])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3507 83 {*movsi_internal}
     (nil))
(insn 5701 5700 5702 622 (parallel [
            (set (reg:SI 0 ax [orig:1793 D.5116 ] [1793])
                (plus:SI (reg:SI 0 ax [orig:1792 D.5116 ] [1792])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3507 197 {*addsi_1}
     (nil))
(insn 5702 5701 5703 622 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1793 D.5116 ] [1793])
            (const_int 6 [0x6]))) nsichneu.c:3506 7 {*cmpsi_1}
     (nil))
(jump_insn 5703 5702 5704 622 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5750)
            (pc))) nsichneu.c:3506 495 {*jcc_1}
     (nil)
 -> 5750)
(note 5704 5703 5705 623 [bb 623] NOTE_INSN_BASIC_BLOCK)
(insn 5705 5704 5706 623 (set (reg:SI 1 dx [orig:1794 D.5117 ] [1794])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3508 83 {*movsi_internal}
     (nil))
(insn 5706 5705 5707 623 (set (reg:SI 0 ax [orig:1795 D.5117 ] [1795])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3508 83 {*movsi_internal}
     (nil))
(insn 5707 5706 5708 623 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1794 D.5117 ] [1794])
            (reg:SI 0 ax [orig:1795 D.5117 ] [1795]))) nsichneu.c:3507 7 {*cmpsi_1}
     (nil))
(jump_insn 5708 5707 5709 623 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5750)
            (pc))) nsichneu.c:3507 495 {*jcc_1}
     (nil)
 -> 5750)
(note 5709 5708 5710 624 [bb 624] NOTE_INSN_BASIC_BLOCK)
(insn 5710 5709 5711 624 (set (reg:SI 1 dx [orig:1796 D.5117 ] [1796])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3509 83 {*movsi_internal}
     (nil))
(insn 5711 5710 5712 624 (set (reg:SI 0 ax [orig:1797 D.5117 ] [1797])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3509 83 {*movsi_internal}
     (nil))
(insn 5712 5711 5713 624 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1796 D.5117 ] [1796])
            (reg:SI 0 ax [orig:1797 D.5117 ] [1797]))) nsichneu.c:3508 7 {*cmpsi_1}
     (nil))
(jump_insn 5713 5712 5714 624 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5750)
            (pc))) nsichneu.c:3508 495 {*jcc_1}
     (nil)
 -> 5750)
(note 5714 5713 5715 625 [bb 625] NOTE_INSN_BASIC_BLOCK)
(insn 5715 5714 5716 625 (set (reg:SI 0 ax [3397])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3515 83 {*movsi_internal}
     (nil))
(insn 5716 5715 5717 625 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1256 [0xfffffffffffffb18])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3397])) nsichneu.c:3515 83 {*movsi_internal}
     (nil))
(insn 5717 5716 5718 625 (set (reg:SI 0 ax [3398])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3516 83 {*movsi_internal}
     (nil))
(insn 5718 5717 5719 625 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1260 [0xfffffffffffffb14])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3398])) nsichneu.c:3516 83 {*movsi_internal}
     (nil))
(insn 5719 5718 5720 625 (set (reg:SI 0 ax [3399])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1260 [0xfffffffffffffb14])) [0 b+0 S4 A32])) nsichneu.c:3519 83 {*movsi_internal}
     (nil))
(insn 5720 5719 5721 625 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3399])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1256 [0xfffffffffffffb18])) [0 a+0 S4 A32]))) nsichneu.c:3519 7 {*cmpsi_1}
     (nil))
(jump_insn 5721 5720 5722 625 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5750)
            (pc))) nsichneu.c:3519 495 {*jcc_1}
     (nil)
 -> 5750)
(note 5722 5721 5723 626 [bb 626] NOTE_INSN_BASIC_BLOCK)
(insn 5723 5722 5724 626 (set (reg:SI 0 ax [orig:1798 D.5117 ] [1798])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3522 83 {*movsi_internal}
     (nil))
(insn 5724 5723 5725 626 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1798 D.5117 ] [1798])) nsichneu.c:3522 83 {*movsi_internal}
     (nil))
(insn 5725 5724 5726 626 (set (reg:SI 0 ax [orig:1799 D.5116 ] [1799])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3523 83 {*movsi_internal}
     (nil))
(insn 5726 5725 5727 626 (parallel [
            (set (reg:SI 0 ax [orig:1800 D.5116 ] [1800])
                (plus:SI (reg:SI 0 ax [orig:1799 D.5116 ] [1799])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3523 197 {*addsi_1}
     (nil))
(insn 5727 5726 5732 626 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1800 D.5116 ] [1800])) nsichneu.c:3523 83 {*movsi_internal}
     (nil))
(insn 5732 5727 5733 626 (set (reg:SI 1 dx [3404])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1256 [0xfffffffffffffb18])) [0 a+0 S4 A32])) nsichneu.c:3526 83 {*movsi_internal}
     (nil))
(insn 5733 5732 5734 626 (set (reg:SI 0 ax [3405])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1260 [0xfffffffffffffb14])) [0 b+0 S4 A32])) nsichneu.c:3526 83 {*movsi_internal}
     (nil))
(insn 5734 5733 5735 626 (parallel [
            (set (reg:SI 0 ax [3403])
                (plus:SI (reg:SI 0 ax [3405])
                    (reg:SI 1 dx [3404])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3526 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1256 [0xfffffffffffffb18])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1260 [0xfffffffffffffb14])) [0 b+0 S4 A32]))
        (nil)))
(insn 5735 5734 5736 626 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1264 [0xfffffffffffffb10])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3403])) nsichneu.c:3526 83 {*movsi_internal}
     (nil))
(insn 5736 5735 5737 626 (set (reg:SI 0 ax [orig:1801 D.5116 ] [1801])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3529 83 {*movsi_internal}
     (nil))
(insn 5737 5736 5738 626 (set (reg:SI 1 dx [3406])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1256 [0xfffffffffffffb18])) [0 a+0 S4 A32])) nsichneu.c:3529 83 {*movsi_internal}
     (nil))
(insn 5738 5737 5739 626 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1801 D.5116 ] [1801])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3406])) nsichneu.c:3529 83 {*movsi_internal}
     (nil))
(insn 5739 5738 6976 626 (set (reg:SI 0 ax [orig:1802 D.5116 ] [1802])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3530 83 {*movsi_internal}
     (nil))
(insn 6976 5739 5741 626 (set (reg:SI 1 dx [orig:1803 D.5116 ] [1803])
        (plus:SI (reg:SI 0 ax [orig:1802 D.5116 ] [1802])
            (const_int 1 [0x1]))) nsichneu.c:3530 191 {*leasi}
     (nil))
(insn 5741 6976 5742 626 (set (reg:SI 0 ax [3407])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1260 [0xfffffffffffffb14])) [0 b+0 S4 A32])) nsichneu.c:3530 83 {*movsi_internal}
     (nil))
(insn 5742 5741 5743 626 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1803 D.5116 ] [1803])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3407])) nsichneu.c:3530 83 {*movsi_internal}
     (nil))
(insn 5743 5742 6977 626 (set (reg:SI 0 ax [orig:1804 D.5116 ] [1804])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3531 83 {*movsi_internal}
     (nil))
(insn 6977 5743 5745 626 (set (reg:SI 1 dx [orig:1805 D.5116 ] [1805])
        (plus:SI (reg:SI 0 ax [orig:1804 D.5116 ] [1804])
            (const_int 2 [0x2]))) nsichneu.c:3531 191 {*leasi}
     (nil))
(insn 5745 6977 5746 626 (set (reg:SI 0 ax [3408])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1264 [0xfffffffffffffb10])) [0 c+0 S4 A32])) nsichneu.c:3531 83 {*movsi_internal}
     (nil))
(insn 5746 5745 5747 626 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1805 D.5116 ] [1805])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3408])) nsichneu.c:3531 83 {*movsi_internal}
     (nil))
(insn 5747 5746 5748 626 (set (reg:SI 0 ax [orig:1806 D.5116 ] [1806])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3532 83 {*movsi_internal}
     (nil))
(insn 5748 5747 5749 626 (parallel [
            (set (reg:SI 0 ax [orig:1807 D.5116 ] [1807])
                (plus:SI (reg:SI 0 ax [orig:1806 D.5116 ] [1806])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3532 197 {*addsi_1}
     (nil))
(insn 5749 5748 5750 626 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1807 D.5116 ] [1807])) nsichneu.c:3532 83 {*movsi_internal}
     (nil))
(code_label 5750 5749 5751 627 109 "" [5 uses])
(note 5751 5750 5752 627 [bb 627] NOTE_INSN_BASIC_BLOCK)
(insn 5752 5751 5753 627 (set (reg:SI 0 ax [orig:1808 D.5116 ] [1808])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3540 83 {*movsi_internal}
     (nil))
(insn 5753 5752 5754 627 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1808 D.5116 ] [1808])
            (const_int 4 [0x4]))) nsichneu.c:3540 7 {*cmpsi_1}
     (nil))
(jump_insn 5754 5753 5755 627 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5806)
            (pc))) nsichneu.c:3540 495 {*jcc_1}
     (nil)
 -> 5806)
(note 5755 5754 5756 628 [bb 628] NOTE_INSN_BASIC_BLOCK)
(insn 5756 5755 5757 628 (set (reg:SI 0 ax [orig:1809 D.5116 ] [1809])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3541 83 {*movsi_internal}
     (nil))
(insn 5757 5756 5758 628 (parallel [
            (set (reg:SI 0 ax [orig:1810 D.5116 ] [1810])
                (plus:SI (reg:SI 0 ax [orig:1809 D.5116 ] [1809])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3541 197 {*addsi_1}
     (nil))
(insn 5758 5757 5759 628 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1810 D.5116 ] [1810])
            (const_int 6 [0x6]))) nsichneu.c:3540 7 {*cmpsi_1}
     (nil))
(jump_insn 5759 5758 5760 628 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5806)
            (pc))) nsichneu.c:3540 495 {*jcc_1}
     (nil)
 -> 5806)
(note 5760 5759 5761 629 [bb 629] NOTE_INSN_BASIC_BLOCK)
(insn 5761 5760 5762 629 (set (reg:SI 1 dx [orig:1811 D.5117 ] [1811])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3542 83 {*movsi_internal}
     (nil))
(insn 5762 5761 5763 629 (set (reg:SI 0 ax [orig:1812 D.5117 ] [1812])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3542 83 {*movsi_internal}
     (nil))
(insn 5763 5762 5764 629 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1811 D.5117 ] [1811])
            (reg:SI 0 ax [orig:1812 D.5117 ] [1812]))) nsichneu.c:3541 7 {*cmpsi_1}
     (nil))
(jump_insn 5764 5763 5765 629 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5806)
            (pc))) nsichneu.c:3541 495 {*jcc_1}
     (nil)
 -> 5806)
(note 5765 5764 5766 630 [bb 630] NOTE_INSN_BASIC_BLOCK)
(insn 5766 5765 5767 630 (set (reg:SI 1 dx [orig:1813 D.5117 ] [1813])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3543 83 {*movsi_internal}
     (nil))
(insn 5767 5766 5768 630 (set (reg:SI 0 ax [orig:1814 D.5117 ] [1814])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3543 83 {*movsi_internal}
     (nil))
(insn 5768 5767 5769 630 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1813 D.5117 ] [1813])
            (reg:SI 0 ax [orig:1814 D.5117 ] [1814]))) nsichneu.c:3542 7 {*cmpsi_1}
     (nil))
(jump_insn 5769 5768 5770 630 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5806)
            (pc))) nsichneu.c:3542 495 {*jcc_1}
     (nil)
 -> 5806)
(note 5770 5769 5771 631 [bb 631] NOTE_INSN_BASIC_BLOCK)
(insn 5771 5770 5772 631 (set (reg:SI 0 ax [3409])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3549 83 {*movsi_internal}
     (nil))
(insn 5772 5771 5773 631 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1268 [0xfffffffffffffb0c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3409])) nsichneu.c:3549 83 {*movsi_internal}
     (nil))
(insn 5773 5772 5774 631 (set (reg:SI 0 ax [3410])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3550 83 {*movsi_internal}
     (nil))
(insn 5774 5773 5775 631 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1272 [0xfffffffffffffb08])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3410])) nsichneu.c:3550 83 {*movsi_internal}
     (nil))
(insn 5775 5774 5776 631 (set (reg:SI 0 ax [3411])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1272 [0xfffffffffffffb08])) [0 b+0 S4 A32])) nsichneu.c:3553 83 {*movsi_internal}
     (nil))
(insn 5776 5775 5777 631 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3411])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1268 [0xfffffffffffffb0c])) [0 a+0 S4 A32]))) nsichneu.c:3553 7 {*cmpsi_1}
     (nil))
(jump_insn 5777 5776 5778 631 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5806)
            (pc))) nsichneu.c:3553 495 {*jcc_1}
     (nil)
 -> 5806)
(note 5778 5777 5779 632 [bb 632] NOTE_INSN_BASIC_BLOCK)
(insn 5779 5778 5780 632 (set (reg:SI 0 ax [orig:1815 D.5117 ] [1815])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3556 83 {*movsi_internal}
     (nil))
(insn 5780 5779 5781 632 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1815 D.5117 ] [1815])) nsichneu.c:3556 83 {*movsi_internal}
     (nil))
(insn 5781 5780 5782 632 (set (reg:SI 0 ax [orig:1816 D.5116 ] [1816])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3557 83 {*movsi_internal}
     (nil))
(insn 5782 5781 5783 632 (parallel [
            (set (reg:SI 0 ax [orig:1817 D.5116 ] [1817])
                (plus:SI (reg:SI 0 ax [orig:1816 D.5116 ] [1816])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3557 197 {*addsi_1}
     (nil))
(insn 5783 5782 5788 632 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1817 D.5116 ] [1817])) nsichneu.c:3557 83 {*movsi_internal}
     (nil))
(insn 5788 5783 5789 632 (set (reg:SI 1 dx [3416])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1268 [0xfffffffffffffb0c])) [0 a+0 S4 A32])) nsichneu.c:3560 83 {*movsi_internal}
     (nil))
(insn 5789 5788 5790 632 (set (reg:SI 0 ax [3417])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1272 [0xfffffffffffffb08])) [0 b+0 S4 A32])) nsichneu.c:3560 83 {*movsi_internal}
     (nil))
(insn 5790 5789 5791 632 (parallel [
            (set (reg:SI 0 ax [3415])
                (plus:SI (reg:SI 0 ax [3417])
                    (reg:SI 1 dx [3416])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3560 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1268 [0xfffffffffffffb0c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1272 [0xfffffffffffffb08])) [0 b+0 S4 A32]))
        (nil)))
(insn 5791 5790 5792 632 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1276 [0xfffffffffffffb04])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3415])) nsichneu.c:3560 83 {*movsi_internal}
     (nil))
(insn 5792 5791 5793 632 (set (reg:SI 0 ax [orig:1818 D.5116 ] [1818])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3563 83 {*movsi_internal}
     (nil))
(insn 5793 5792 5794 632 (set (reg:SI 1 dx [3418])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1268 [0xfffffffffffffb0c])) [0 a+0 S4 A32])) nsichneu.c:3563 83 {*movsi_internal}
     (nil))
(insn 5794 5793 5795 632 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1818 D.5116 ] [1818])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3418])) nsichneu.c:3563 83 {*movsi_internal}
     (nil))
(insn 5795 5794 6974 632 (set (reg:SI 0 ax [orig:1819 D.5116 ] [1819])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3564 83 {*movsi_internal}
     (nil))
(insn 6974 5795 5797 632 (set (reg:SI 1 dx [orig:1820 D.5116 ] [1820])
        (plus:SI (reg:SI 0 ax [orig:1819 D.5116 ] [1819])
            (const_int 1 [0x1]))) nsichneu.c:3564 191 {*leasi}
     (nil))
(insn 5797 6974 5798 632 (set (reg:SI 0 ax [3419])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1272 [0xfffffffffffffb08])) [0 b+0 S4 A32])) nsichneu.c:3564 83 {*movsi_internal}
     (nil))
(insn 5798 5797 5799 632 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1820 D.5116 ] [1820])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3419])) nsichneu.c:3564 83 {*movsi_internal}
     (nil))
(insn 5799 5798 6975 632 (set (reg:SI 0 ax [orig:1821 D.5116 ] [1821])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3565 83 {*movsi_internal}
     (nil))
(insn 6975 5799 5801 632 (set (reg:SI 1 dx [orig:1822 D.5116 ] [1822])
        (plus:SI (reg:SI 0 ax [orig:1821 D.5116 ] [1821])
            (const_int 2 [0x2]))) nsichneu.c:3565 191 {*leasi}
     (nil))
(insn 5801 6975 5802 632 (set (reg:SI 0 ax [3420])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1276 [0xfffffffffffffb04])) [0 c+0 S4 A32])) nsichneu.c:3565 83 {*movsi_internal}
     (nil))
(insn 5802 5801 5803 632 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1822 D.5116 ] [1822])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3420])) nsichneu.c:3565 83 {*movsi_internal}
     (nil))
(insn 5803 5802 5804 632 (set (reg:SI 0 ax [orig:1823 D.5116 ] [1823])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3566 83 {*movsi_internal}
     (nil))
(insn 5804 5803 5805 632 (parallel [
            (set (reg:SI 0 ax [orig:1824 D.5116 ] [1824])
                (plus:SI (reg:SI 0 ax [orig:1823 D.5116 ] [1823])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3566 197 {*addsi_1}
     (nil))
(insn 5805 5804 5806 632 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1824 D.5116 ] [1824])) nsichneu.c:3566 83 {*movsi_internal}
     (nil))
(code_label 5806 5805 5807 633 110 "" [5 uses])
(note 5807 5806 5808 633 [bb 633] NOTE_INSN_BASIC_BLOCK)
(insn 5808 5807 5809 633 (set (reg:SI 0 ax [orig:1825 D.5116 ] [1825])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3574 83 {*movsi_internal}
     (nil))
(insn 5809 5808 5810 633 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1825 D.5116 ] [1825])
            (const_int 4 [0x4]))) nsichneu.c:3574 7 {*cmpsi_1}
     (nil))
(jump_insn 5810 5809 5811 633 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5862)
            (pc))) nsichneu.c:3574 495 {*jcc_1}
     (nil)
 -> 5862)
(note 5811 5810 5812 634 [bb 634] NOTE_INSN_BASIC_BLOCK)
(insn 5812 5811 5813 634 (set (reg:SI 0 ax [orig:1826 D.5116 ] [1826])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3575 83 {*movsi_internal}
     (nil))
(insn 5813 5812 5814 634 (parallel [
            (set (reg:SI 0 ax [orig:1827 D.5116 ] [1827])
                (plus:SI (reg:SI 0 ax [orig:1826 D.5116 ] [1826])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3575 197 {*addsi_1}
     (nil))
(insn 5814 5813 5815 634 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1827 D.5116 ] [1827])
            (const_int 6 [0x6]))) nsichneu.c:3574 7 {*cmpsi_1}
     (nil))
(jump_insn 5815 5814 5816 634 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5862)
            (pc))) nsichneu.c:3574 495 {*jcc_1}
     (nil)
 -> 5862)
(note 5816 5815 5817 635 [bb 635] NOTE_INSN_BASIC_BLOCK)
(insn 5817 5816 5818 635 (set (reg:SI 1 dx [orig:1828 D.5117 ] [1828])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3576 83 {*movsi_internal}
     (nil))
(insn 5818 5817 5819 635 (set (reg:SI 0 ax [orig:1829 D.5117 ] [1829])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3576 83 {*movsi_internal}
     (nil))
(insn 5819 5818 5820 635 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1828 D.5117 ] [1828])
            (reg:SI 0 ax [orig:1829 D.5117 ] [1829]))) nsichneu.c:3575 7 {*cmpsi_1}
     (nil))
(jump_insn 5820 5819 5821 635 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5862)
            (pc))) nsichneu.c:3575 495 {*jcc_1}
     (nil)
 -> 5862)
(note 5821 5820 5822 636 [bb 636] NOTE_INSN_BASIC_BLOCK)
(insn 5822 5821 5823 636 (set (reg:SI 1 dx [orig:1830 D.5117 ] [1830])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3577 83 {*movsi_internal}
     (nil))
(insn 5823 5822 5824 636 (set (reg:SI 0 ax [orig:1831 D.5117 ] [1831])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3577 83 {*movsi_internal}
     (nil))
(insn 5824 5823 5825 636 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1830 D.5117 ] [1830])
            (reg:SI 0 ax [orig:1831 D.5117 ] [1831]))) nsichneu.c:3576 7 {*cmpsi_1}
     (nil))
(jump_insn 5825 5824 5826 636 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5862)
            (pc))) nsichneu.c:3576 495 {*jcc_1}
     (nil)
 -> 5862)
(note 5826 5825 5827 637 [bb 637] NOTE_INSN_BASIC_BLOCK)
(insn 5827 5826 5828 637 (set (reg:SI 0 ax [3421])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3583 83 {*movsi_internal}
     (nil))
(insn 5828 5827 5829 637 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1280 [0xfffffffffffffb00])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3421])) nsichneu.c:3583 83 {*movsi_internal}
     (nil))
(insn 5829 5828 5830 637 (set (reg:SI 0 ax [3422])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3584 83 {*movsi_internal}
     (nil))
(insn 5830 5829 5831 637 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1284 [0xfffffffffffffafc])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3422])) nsichneu.c:3584 83 {*movsi_internal}
     (nil))
(insn 5831 5830 5832 637 (set (reg:SI 0 ax [3423])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1284 [0xfffffffffffffafc])) [0 b+0 S4 A32])) nsichneu.c:3587 83 {*movsi_internal}
     (nil))
(insn 5832 5831 5833 637 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3423])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1280 [0xfffffffffffffb00])) [0 a+0 S4 A32]))) nsichneu.c:3587 7 {*cmpsi_1}
     (nil))
(jump_insn 5833 5832 5834 637 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5862)
            (pc))) nsichneu.c:3587 495 {*jcc_1}
     (nil)
 -> 5862)
(note 5834 5833 5835 638 [bb 638] NOTE_INSN_BASIC_BLOCK)
(insn 5835 5834 5836 638 (set (reg:SI 0 ax [orig:1832 D.5117 ] [1832])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3590 83 {*movsi_internal}
     (nil))
(insn 5836 5835 5837 638 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1832 D.5117 ] [1832])) nsichneu.c:3590 83 {*movsi_internal}
     (nil))
(insn 5837 5836 5838 638 (set (reg:SI 0 ax [orig:1833 D.5116 ] [1833])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3591 83 {*movsi_internal}
     (nil))
(insn 5838 5837 5839 638 (parallel [
            (set (reg:SI 0 ax [orig:1834 D.5116 ] [1834])
                (plus:SI (reg:SI 0 ax [orig:1833 D.5116 ] [1833])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3591 197 {*addsi_1}
     (nil))
(insn 5839 5838 5844 638 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1834 D.5116 ] [1834])) nsichneu.c:3591 83 {*movsi_internal}
     (nil))
(insn 5844 5839 5845 638 (set (reg:SI 1 dx [3428])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1280 [0xfffffffffffffb00])) [0 a+0 S4 A32])) nsichneu.c:3594 83 {*movsi_internal}
     (nil))
(insn 5845 5844 5846 638 (set (reg:SI 0 ax [3429])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1284 [0xfffffffffffffafc])) [0 b+0 S4 A32])) nsichneu.c:3594 83 {*movsi_internal}
     (nil))
(insn 5846 5845 5847 638 (parallel [
            (set (reg:SI 0 ax [3427])
                (plus:SI (reg:SI 0 ax [3429])
                    (reg:SI 1 dx [3428])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3594 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1280 [0xfffffffffffffb00])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1284 [0xfffffffffffffafc])) [0 b+0 S4 A32]))
        (nil)))
(insn 5847 5846 5848 638 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1288 [0xfffffffffffffaf8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3427])) nsichneu.c:3594 83 {*movsi_internal}
     (nil))
(insn 5848 5847 5849 638 (set (reg:SI 0 ax [orig:1835 D.5116 ] [1835])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3597 83 {*movsi_internal}
     (nil))
(insn 5849 5848 5850 638 (set (reg:SI 1 dx [3430])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1280 [0xfffffffffffffb00])) [0 a+0 S4 A32])) nsichneu.c:3597 83 {*movsi_internal}
     (nil))
(insn 5850 5849 5851 638 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1835 D.5116 ] [1835])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3430])) nsichneu.c:3597 83 {*movsi_internal}
     (nil))
(insn 5851 5850 6972 638 (set (reg:SI 0 ax [orig:1836 D.5116 ] [1836])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3598 83 {*movsi_internal}
     (nil))
(insn 6972 5851 5853 638 (set (reg:SI 1 dx [orig:1837 D.5116 ] [1837])
        (plus:SI (reg:SI 0 ax [orig:1836 D.5116 ] [1836])
            (const_int 1 [0x1]))) nsichneu.c:3598 191 {*leasi}
     (nil))
(insn 5853 6972 5854 638 (set (reg:SI 0 ax [3431])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1284 [0xfffffffffffffafc])) [0 b+0 S4 A32])) nsichneu.c:3598 83 {*movsi_internal}
     (nil))
(insn 5854 5853 5855 638 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1837 D.5116 ] [1837])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3431])) nsichneu.c:3598 83 {*movsi_internal}
     (nil))
(insn 5855 5854 6973 638 (set (reg:SI 0 ax [orig:1838 D.5116 ] [1838])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3599 83 {*movsi_internal}
     (nil))
(insn 6973 5855 5857 638 (set (reg:SI 1 dx [orig:1839 D.5116 ] [1839])
        (plus:SI (reg:SI 0 ax [orig:1838 D.5116 ] [1838])
            (const_int 2 [0x2]))) nsichneu.c:3599 191 {*leasi}
     (nil))
(insn 5857 6973 5858 638 (set (reg:SI 0 ax [3432])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1288 [0xfffffffffffffaf8])) [0 c+0 S4 A32])) nsichneu.c:3599 83 {*movsi_internal}
     (nil))
(insn 5858 5857 5859 638 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1839 D.5116 ] [1839])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3432])) nsichneu.c:3599 83 {*movsi_internal}
     (nil))
(insn 5859 5858 5860 638 (set (reg:SI 0 ax [orig:1840 D.5116 ] [1840])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3600 83 {*movsi_internal}
     (nil))
(insn 5860 5859 5861 638 (parallel [
            (set (reg:SI 0 ax [orig:1841 D.5116 ] [1841])
                (plus:SI (reg:SI 0 ax [orig:1840 D.5116 ] [1840])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3600 197 {*addsi_1}
     (nil))
(insn 5861 5860 5862 638 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1841 D.5116 ] [1841])) nsichneu.c:3600 83 {*movsi_internal}
     (nil))
(code_label 5862 5861 5863 639 111 "" [5 uses])
(note 5863 5862 5864 639 [bb 639] NOTE_INSN_BASIC_BLOCK)
(insn 5864 5863 5865 639 (set (reg:SI 0 ax [orig:1842 D.5116 ] [1842])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3608 83 {*movsi_internal}
     (nil))
(insn 5865 5864 5866 639 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1842 D.5116 ] [1842])
            (const_int 4 [0x4]))) nsichneu.c:3608 7 {*cmpsi_1}
     (nil))
(jump_insn 5866 5865 5867 639 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5918)
            (pc))) nsichneu.c:3608 495 {*jcc_1}
     (nil)
 -> 5918)
(note 5867 5866 5868 640 [bb 640] NOTE_INSN_BASIC_BLOCK)
(insn 5868 5867 5869 640 (set (reg:SI 0 ax [orig:1843 D.5116 ] [1843])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3609 83 {*movsi_internal}
     (nil))
(insn 5869 5868 5870 640 (parallel [
            (set (reg:SI 0 ax [orig:1844 D.5116 ] [1844])
                (plus:SI (reg:SI 0 ax [orig:1843 D.5116 ] [1843])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3609 197 {*addsi_1}
     (nil))
(insn 5870 5869 5871 640 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1844 D.5116 ] [1844])
            (const_int 6 [0x6]))) nsichneu.c:3608 7 {*cmpsi_1}
     (nil))
(jump_insn 5871 5870 5872 640 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5918)
            (pc))) nsichneu.c:3608 495 {*jcc_1}
     (nil)
 -> 5918)
(note 5872 5871 5873 641 [bb 641] NOTE_INSN_BASIC_BLOCK)
(insn 5873 5872 5874 641 (set (reg:SI 1 dx [orig:1845 D.5117 ] [1845])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3610 83 {*movsi_internal}
     (nil))
(insn 5874 5873 5875 641 (set (reg:SI 0 ax [orig:1846 D.5117 ] [1846])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3610 83 {*movsi_internal}
     (nil))
(insn 5875 5874 5876 641 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1845 D.5117 ] [1845])
            (reg:SI 0 ax [orig:1846 D.5117 ] [1846]))) nsichneu.c:3609 7 {*cmpsi_1}
     (nil))
(jump_insn 5876 5875 5877 641 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5918)
            (pc))) nsichneu.c:3609 495 {*jcc_1}
     (nil)
 -> 5918)
(note 5877 5876 5878 642 [bb 642] NOTE_INSN_BASIC_BLOCK)
(insn 5878 5877 5879 642 (set (reg:SI 1 dx [orig:1847 D.5117 ] [1847])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3611 83 {*movsi_internal}
     (nil))
(insn 5879 5878 5880 642 (set (reg:SI 0 ax [orig:1848 D.5117 ] [1848])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3611 83 {*movsi_internal}
     (nil))
(insn 5880 5879 5881 642 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1847 D.5117 ] [1847])
            (reg:SI 0 ax [orig:1848 D.5117 ] [1848]))) nsichneu.c:3610 7 {*cmpsi_1}
     (nil))
(jump_insn 5881 5880 5882 642 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5918)
            (pc))) nsichneu.c:3610 495 {*jcc_1}
     (nil)
 -> 5918)
(note 5882 5881 5883 643 [bb 643] NOTE_INSN_BASIC_BLOCK)
(insn 5883 5882 5884 643 (set (reg:SI 0 ax [3433])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3617 83 {*movsi_internal}
     (nil))
(insn 5884 5883 5885 643 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1292 [0xfffffffffffffaf4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3433])) nsichneu.c:3617 83 {*movsi_internal}
     (nil))
(insn 5885 5884 5886 643 (set (reg:SI 0 ax [3434])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3618 83 {*movsi_internal}
     (nil))
(insn 5886 5885 5887 643 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1296 [0xfffffffffffffaf0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3434])) nsichneu.c:3618 83 {*movsi_internal}
     (nil))
(insn 5887 5886 5888 643 (set (reg:SI 0 ax [3435])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1296 [0xfffffffffffffaf0])) [0 b+0 S4 A32])) nsichneu.c:3621 83 {*movsi_internal}
     (nil))
(insn 5888 5887 5889 643 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3435])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1292 [0xfffffffffffffaf4])) [0 a+0 S4 A32]))) nsichneu.c:3621 7 {*cmpsi_1}
     (nil))
(jump_insn 5889 5888 5890 643 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5918)
            (pc))) nsichneu.c:3621 495 {*jcc_1}
     (nil)
 -> 5918)
(note 5890 5889 5891 644 [bb 644] NOTE_INSN_BASIC_BLOCK)
(insn 5891 5890 5892 644 (set (reg:SI 0 ax [orig:1849 D.5117 ] [1849])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3624 83 {*movsi_internal}
     (nil))
(insn 5892 5891 5893 644 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1849 D.5117 ] [1849])) nsichneu.c:3624 83 {*movsi_internal}
     (nil))
(insn 5893 5892 5894 644 (set (reg:SI 0 ax [orig:1850 D.5116 ] [1850])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3625 83 {*movsi_internal}
     (nil))
(insn 5894 5893 5895 644 (parallel [
            (set (reg:SI 0 ax [orig:1851 D.5116 ] [1851])
                (plus:SI (reg:SI 0 ax [orig:1850 D.5116 ] [1850])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3625 197 {*addsi_1}
     (nil))
(insn 5895 5894 5900 644 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1851 D.5116 ] [1851])) nsichneu.c:3625 83 {*movsi_internal}
     (nil))
(insn 5900 5895 5901 644 (set (reg:SI 1 dx [3440])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1292 [0xfffffffffffffaf4])) [0 a+0 S4 A32])) nsichneu.c:3628 83 {*movsi_internal}
     (nil))
(insn 5901 5900 5902 644 (set (reg:SI 0 ax [3441])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1296 [0xfffffffffffffaf0])) [0 b+0 S4 A32])) nsichneu.c:3628 83 {*movsi_internal}
     (nil))
(insn 5902 5901 5903 644 (parallel [
            (set (reg:SI 0 ax [3439])
                (plus:SI (reg:SI 0 ax [3441])
                    (reg:SI 1 dx [3440])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3628 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1292 [0xfffffffffffffaf4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1296 [0xfffffffffffffaf0])) [0 b+0 S4 A32]))
        (nil)))
(insn 5903 5902 5904 644 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1300 [0xfffffffffffffaec])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3439])) nsichneu.c:3628 83 {*movsi_internal}
     (nil))
(insn 5904 5903 5905 644 (set (reg:SI 0 ax [orig:1852 D.5116 ] [1852])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3631 83 {*movsi_internal}
     (nil))
(insn 5905 5904 5906 644 (set (reg:SI 1 dx [3442])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1292 [0xfffffffffffffaf4])) [0 a+0 S4 A32])) nsichneu.c:3631 83 {*movsi_internal}
     (nil))
(insn 5906 5905 5907 644 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1852 D.5116 ] [1852])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3442])) nsichneu.c:3631 83 {*movsi_internal}
     (nil))
(insn 5907 5906 6970 644 (set (reg:SI 0 ax [orig:1853 D.5116 ] [1853])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3632 83 {*movsi_internal}
     (nil))
(insn 6970 5907 5909 644 (set (reg:SI 1 dx [orig:1854 D.5116 ] [1854])
        (plus:SI (reg:SI 0 ax [orig:1853 D.5116 ] [1853])
            (const_int 1 [0x1]))) nsichneu.c:3632 191 {*leasi}
     (nil))
(insn 5909 6970 5910 644 (set (reg:SI 0 ax [3443])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1296 [0xfffffffffffffaf0])) [0 b+0 S4 A32])) nsichneu.c:3632 83 {*movsi_internal}
     (nil))
(insn 5910 5909 5911 644 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1854 D.5116 ] [1854])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3443])) nsichneu.c:3632 83 {*movsi_internal}
     (nil))
(insn 5911 5910 6971 644 (set (reg:SI 0 ax [orig:1855 D.5116 ] [1855])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3633 83 {*movsi_internal}
     (nil))
(insn 6971 5911 5913 644 (set (reg:SI 1 dx [orig:1856 D.5116 ] [1856])
        (plus:SI (reg:SI 0 ax [orig:1855 D.5116 ] [1855])
            (const_int 2 [0x2]))) nsichneu.c:3633 191 {*leasi}
     (nil))
(insn 5913 6971 5914 644 (set (reg:SI 0 ax [3444])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1300 [0xfffffffffffffaec])) [0 c+0 S4 A32])) nsichneu.c:3633 83 {*movsi_internal}
     (nil))
(insn 5914 5913 5915 644 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1856 D.5116 ] [1856])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3444])) nsichneu.c:3633 83 {*movsi_internal}
     (nil))
(insn 5915 5914 5916 644 (set (reg:SI 0 ax [orig:1857 D.5116 ] [1857])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3634 83 {*movsi_internal}
     (nil))
(insn 5916 5915 5917 644 (parallel [
            (set (reg:SI 0 ax [orig:1858 D.5116 ] [1858])
                (plus:SI (reg:SI 0 ax [orig:1857 D.5116 ] [1857])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3634 197 {*addsi_1}
     (nil))
(insn 5917 5916 5918 644 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1858 D.5116 ] [1858])) nsichneu.c:3634 83 {*movsi_internal}
     (nil))
(code_label 5918 5917 5919 645 112 "" [5 uses])
(note 5919 5918 5920 645 [bb 645] NOTE_INSN_BASIC_BLOCK)
(insn 5920 5919 5921 645 (set (reg:SI 0 ax [orig:1859 D.5116 ] [1859])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3642 83 {*movsi_internal}
     (nil))
(insn 5921 5920 5922 645 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1859 D.5116 ] [1859])
            (const_int 4 [0x4]))) nsichneu.c:3642 7 {*cmpsi_1}
     (nil))
(jump_insn 5922 5921 5923 645 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5974)
            (pc))) nsichneu.c:3642 495 {*jcc_1}
     (nil)
 -> 5974)
(note 5923 5922 5924 646 [bb 646] NOTE_INSN_BASIC_BLOCK)
(insn 5924 5923 5925 646 (set (reg:SI 0 ax [orig:1860 D.5116 ] [1860])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3643 83 {*movsi_internal}
     (nil))
(insn 5925 5924 5926 646 (parallel [
            (set (reg:SI 0 ax [orig:1861 D.5116 ] [1861])
                (plus:SI (reg:SI 0 ax [orig:1860 D.5116 ] [1860])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3643 197 {*addsi_1}
     (nil))
(insn 5926 5925 5927 646 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1861 D.5116 ] [1861])
            (const_int 6 [0x6]))) nsichneu.c:3642 7 {*cmpsi_1}
     (nil))
(jump_insn 5927 5926 5928 646 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5974)
            (pc))) nsichneu.c:3642 495 {*jcc_1}
     (nil)
 -> 5974)
(note 5928 5927 5929 647 [bb 647] NOTE_INSN_BASIC_BLOCK)
(insn 5929 5928 5930 647 (set (reg:SI 1 dx [orig:1862 D.5117 ] [1862])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3644 83 {*movsi_internal}
     (nil))
(insn 5930 5929 5931 647 (set (reg:SI 0 ax [orig:1863 D.5117 ] [1863])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3644 83 {*movsi_internal}
     (nil))
(insn 5931 5930 5932 647 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1862 D.5117 ] [1862])
            (reg:SI 0 ax [orig:1863 D.5117 ] [1863]))) nsichneu.c:3643 7 {*cmpsi_1}
     (nil))
(jump_insn 5932 5931 5933 647 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5974)
            (pc))) nsichneu.c:3643 495 {*jcc_1}
     (nil)
 -> 5974)
(note 5933 5932 5934 648 [bb 648] NOTE_INSN_BASIC_BLOCK)
(insn 5934 5933 5935 648 (set (reg:SI 1 dx [orig:1864 D.5117 ] [1864])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3645 83 {*movsi_internal}
     (nil))
(insn 5935 5934 5936 648 (set (reg:SI 0 ax [orig:1865 D.5117 ] [1865])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3645 83 {*movsi_internal}
     (nil))
(insn 5936 5935 5937 648 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1864 D.5117 ] [1864])
            (reg:SI 0 ax [orig:1865 D.5117 ] [1865]))) nsichneu.c:3644 7 {*cmpsi_1}
     (nil))
(jump_insn 5937 5936 5938 648 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 5974)
            (pc))) nsichneu.c:3644 495 {*jcc_1}
     (nil)
 -> 5974)
(note 5938 5937 5939 649 [bb 649] NOTE_INSN_BASIC_BLOCK)
(insn 5939 5938 5940 649 (set (reg:SI 0 ax [3445])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3651 83 {*movsi_internal}
     (nil))
(insn 5940 5939 5941 649 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1304 [0xfffffffffffffae8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3445])) nsichneu.c:3651 83 {*movsi_internal}
     (nil))
(insn 5941 5940 5942 649 (set (reg:SI 0 ax [3446])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3652 83 {*movsi_internal}
     (nil))
(insn 5942 5941 5943 649 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1308 [0xfffffffffffffae4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3446])) nsichneu.c:3652 83 {*movsi_internal}
     (nil))
(insn 5943 5942 5944 649 (set (reg:SI 0 ax [3447])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1308 [0xfffffffffffffae4])) [0 b+0 S4 A32])) nsichneu.c:3655 83 {*movsi_internal}
     (nil))
(insn 5944 5943 5945 649 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3447])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1304 [0xfffffffffffffae8])) [0 a+0 S4 A32]))) nsichneu.c:3655 7 {*cmpsi_1}
     (nil))
(jump_insn 5945 5944 5946 649 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 5974)
            (pc))) nsichneu.c:3655 495 {*jcc_1}
     (nil)
 -> 5974)
(note 5946 5945 5947 650 [bb 650] NOTE_INSN_BASIC_BLOCK)
(insn 5947 5946 5948 650 (set (reg:SI 0 ax [orig:1866 D.5117 ] [1866])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3658 83 {*movsi_internal}
     (nil))
(insn 5948 5947 5949 650 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1866 D.5117 ] [1866])) nsichneu.c:3658 83 {*movsi_internal}
     (nil))
(insn 5949 5948 5950 650 (set (reg:SI 0 ax [orig:1867 D.5116 ] [1867])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3659 83 {*movsi_internal}
     (nil))
(insn 5950 5949 5951 650 (parallel [
            (set (reg:SI 0 ax [orig:1868 D.5116 ] [1868])
                (plus:SI (reg:SI 0 ax [orig:1867 D.5116 ] [1867])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3659 197 {*addsi_1}
     (nil))
(insn 5951 5950 5956 650 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1868 D.5116 ] [1868])) nsichneu.c:3659 83 {*movsi_internal}
     (nil))
(insn 5956 5951 5957 650 (set (reg:SI 1 dx [3452])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1304 [0xfffffffffffffae8])) [0 a+0 S4 A32])) nsichneu.c:3662 83 {*movsi_internal}
     (nil))
(insn 5957 5956 5958 650 (set (reg:SI 0 ax [3453])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1308 [0xfffffffffffffae4])) [0 b+0 S4 A32])) nsichneu.c:3662 83 {*movsi_internal}
     (nil))
(insn 5958 5957 5959 650 (parallel [
            (set (reg:SI 0 ax [3451])
                (plus:SI (reg:SI 0 ax [3453])
                    (reg:SI 1 dx [3452])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3662 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1304 [0xfffffffffffffae8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1308 [0xfffffffffffffae4])) [0 b+0 S4 A32]))
        (nil)))
(insn 5959 5958 5960 650 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1312 [0xfffffffffffffae0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3451])) nsichneu.c:3662 83 {*movsi_internal}
     (nil))
(insn 5960 5959 5961 650 (set (reg:SI 0 ax [orig:1869 D.5116 ] [1869])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3665 83 {*movsi_internal}
     (nil))
(insn 5961 5960 5962 650 (set (reg:SI 1 dx [3454])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1304 [0xfffffffffffffae8])) [0 a+0 S4 A32])) nsichneu.c:3665 83 {*movsi_internal}
     (nil))
(insn 5962 5961 5963 650 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1869 D.5116 ] [1869])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3454])) nsichneu.c:3665 83 {*movsi_internal}
     (nil))
(insn 5963 5962 6968 650 (set (reg:SI 0 ax [orig:1870 D.5116 ] [1870])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3666 83 {*movsi_internal}
     (nil))
(insn 6968 5963 5965 650 (set (reg:SI 1 dx [orig:1871 D.5116 ] [1871])
        (plus:SI (reg:SI 0 ax [orig:1870 D.5116 ] [1870])
            (const_int 1 [0x1]))) nsichneu.c:3666 191 {*leasi}
     (nil))
(insn 5965 6968 5966 650 (set (reg:SI 0 ax [3455])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1308 [0xfffffffffffffae4])) [0 b+0 S4 A32])) nsichneu.c:3666 83 {*movsi_internal}
     (nil))
(insn 5966 5965 5967 650 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1871 D.5116 ] [1871])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3455])) nsichneu.c:3666 83 {*movsi_internal}
     (nil))
(insn 5967 5966 6969 650 (set (reg:SI 0 ax [orig:1872 D.5116 ] [1872])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3667 83 {*movsi_internal}
     (nil))
(insn 6969 5967 5969 650 (set (reg:SI 1 dx [orig:1873 D.5116 ] [1873])
        (plus:SI (reg:SI 0 ax [orig:1872 D.5116 ] [1872])
            (const_int 2 [0x2]))) nsichneu.c:3667 191 {*leasi}
     (nil))
(insn 5969 6969 5970 650 (set (reg:SI 0 ax [3456])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1312 [0xfffffffffffffae0])) [0 c+0 S4 A32])) nsichneu.c:3667 83 {*movsi_internal}
     (nil))
(insn 5970 5969 5971 650 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1873 D.5116 ] [1873])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3456])) nsichneu.c:3667 83 {*movsi_internal}
     (nil))
(insn 5971 5970 5972 650 (set (reg:SI 0 ax [orig:1874 D.5116 ] [1874])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3668 83 {*movsi_internal}
     (nil))
(insn 5972 5971 5973 650 (parallel [
            (set (reg:SI 0 ax [orig:1875 D.5116 ] [1875])
                (plus:SI (reg:SI 0 ax [orig:1874 D.5116 ] [1874])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3668 197 {*addsi_1}
     (nil))
(insn 5973 5972 5974 650 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1875 D.5116 ] [1875])) nsichneu.c:3668 83 {*movsi_internal}
     (nil))
(code_label 5974 5973 5975 651 113 "" [5 uses])
(note 5975 5974 5976 651 [bb 651] NOTE_INSN_BASIC_BLOCK)
(insn 5976 5975 5977 651 (set (reg:SI 0 ax [orig:1876 D.5116 ] [1876])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3676 83 {*movsi_internal}
     (nil))
(insn 5977 5976 5978 651 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1876 D.5116 ] [1876])
            (const_int 4 [0x4]))) nsichneu.c:3676 7 {*cmpsi_1}
     (nil))
(jump_insn 5978 5977 5979 651 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6030)
            (pc))) nsichneu.c:3676 495 {*jcc_1}
     (nil)
 -> 6030)
(note 5979 5978 5980 652 [bb 652] NOTE_INSN_BASIC_BLOCK)
(insn 5980 5979 5981 652 (set (reg:SI 0 ax [orig:1877 D.5116 ] [1877])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3677 83 {*movsi_internal}
     (nil))
(insn 5981 5980 5982 652 (parallel [
            (set (reg:SI 0 ax [orig:1878 D.5116 ] [1878])
                (plus:SI (reg:SI 0 ax [orig:1877 D.5116 ] [1877])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3677 197 {*addsi_1}
     (nil))
(insn 5982 5981 5983 652 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1878 D.5116 ] [1878])
            (const_int 6 [0x6]))) nsichneu.c:3676 7 {*cmpsi_1}
     (nil))
(jump_insn 5983 5982 5984 652 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6030)
            (pc))) nsichneu.c:3676 495 {*jcc_1}
     (nil)
 -> 6030)
(note 5984 5983 5985 653 [bb 653] NOTE_INSN_BASIC_BLOCK)
(insn 5985 5984 5986 653 (set (reg:SI 1 dx [orig:1879 D.5117 ] [1879])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3678 83 {*movsi_internal}
     (nil))
(insn 5986 5985 5987 653 (set (reg:SI 0 ax [orig:1880 D.5117 ] [1880])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3678 83 {*movsi_internal}
     (nil))
(insn 5987 5986 5988 653 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1879 D.5117 ] [1879])
            (reg:SI 0 ax [orig:1880 D.5117 ] [1880]))) nsichneu.c:3677 7 {*cmpsi_1}
     (nil))
(jump_insn 5988 5987 5989 653 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6030)
            (pc))) nsichneu.c:3677 495 {*jcc_1}
     (nil)
 -> 6030)
(note 5989 5988 5990 654 [bb 654] NOTE_INSN_BASIC_BLOCK)
(insn 5990 5989 5991 654 (set (reg:SI 1 dx [orig:1881 D.5117 ] [1881])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3679 83 {*movsi_internal}
     (nil))
(insn 5991 5990 5992 654 (set (reg:SI 0 ax [orig:1882 D.5117 ] [1882])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3679 83 {*movsi_internal}
     (nil))
(insn 5992 5991 5993 654 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1881 D.5117 ] [1881])
            (reg:SI 0 ax [orig:1882 D.5117 ] [1882]))) nsichneu.c:3678 7 {*cmpsi_1}
     (nil))
(jump_insn 5993 5992 5994 654 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6030)
            (pc))) nsichneu.c:3678 495 {*jcc_1}
     (nil)
 -> 6030)
(note 5994 5993 5995 655 [bb 655] NOTE_INSN_BASIC_BLOCK)
(insn 5995 5994 5996 655 (set (reg:SI 0 ax [3457])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3685 83 {*movsi_internal}
     (nil))
(insn 5996 5995 5997 655 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1316 [0xfffffffffffffadc])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3457])) nsichneu.c:3685 83 {*movsi_internal}
     (nil))
(insn 5997 5996 5998 655 (set (reg:SI 0 ax [3458])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3686 83 {*movsi_internal}
     (nil))
(insn 5998 5997 5999 655 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1320 [0xfffffffffffffad8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3458])) nsichneu.c:3686 83 {*movsi_internal}
     (nil))
(insn 5999 5998 6000 655 (set (reg:SI 0 ax [3459])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1320 [0xfffffffffffffad8])) [0 b+0 S4 A32])) nsichneu.c:3689 83 {*movsi_internal}
     (nil))
(insn 6000 5999 6001 655 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3459])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1316 [0xfffffffffffffadc])) [0 a+0 S4 A32]))) nsichneu.c:3689 7 {*cmpsi_1}
     (nil))
(jump_insn 6001 6000 6002 655 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6030)
            (pc))) nsichneu.c:3689 495 {*jcc_1}
     (nil)
 -> 6030)
(note 6002 6001 6003 656 [bb 656] NOTE_INSN_BASIC_BLOCK)
(insn 6003 6002 6004 656 (set (reg:SI 0 ax [orig:1883 D.5117 ] [1883])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3692 83 {*movsi_internal}
     (nil))
(insn 6004 6003 6005 656 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1883 D.5117 ] [1883])) nsichneu.c:3692 83 {*movsi_internal}
     (nil))
(insn 6005 6004 6006 656 (set (reg:SI 0 ax [orig:1884 D.5116 ] [1884])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3693 83 {*movsi_internal}
     (nil))
(insn 6006 6005 6007 656 (parallel [
            (set (reg:SI 0 ax [orig:1885 D.5116 ] [1885])
                (plus:SI (reg:SI 0 ax [orig:1884 D.5116 ] [1884])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3693 197 {*addsi_1}
     (nil))
(insn 6007 6006 6012 656 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1885 D.5116 ] [1885])) nsichneu.c:3693 83 {*movsi_internal}
     (nil))
(insn 6012 6007 6013 656 (set (reg:SI 1 dx [3464])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1316 [0xfffffffffffffadc])) [0 a+0 S4 A32])) nsichneu.c:3696 83 {*movsi_internal}
     (nil))
(insn 6013 6012 6014 656 (set (reg:SI 0 ax [3465])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1320 [0xfffffffffffffad8])) [0 b+0 S4 A32])) nsichneu.c:3696 83 {*movsi_internal}
     (nil))
(insn 6014 6013 6015 656 (parallel [
            (set (reg:SI 0 ax [3463])
                (plus:SI (reg:SI 0 ax [3465])
                    (reg:SI 1 dx [3464])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3696 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1316 [0xfffffffffffffadc])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1320 [0xfffffffffffffad8])) [0 b+0 S4 A32]))
        (nil)))
(insn 6015 6014 6016 656 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1324 [0xfffffffffffffad4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3463])) nsichneu.c:3696 83 {*movsi_internal}
     (nil))
(insn 6016 6015 6017 656 (set (reg:SI 0 ax [orig:1886 D.5116 ] [1886])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3699 83 {*movsi_internal}
     (nil))
(insn 6017 6016 6018 656 (set (reg:SI 1 dx [3466])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1316 [0xfffffffffffffadc])) [0 a+0 S4 A32])) nsichneu.c:3699 83 {*movsi_internal}
     (nil))
(insn 6018 6017 6019 656 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1886 D.5116 ] [1886])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3466])) nsichneu.c:3699 83 {*movsi_internal}
     (nil))
(insn 6019 6018 6966 656 (set (reg:SI 0 ax [orig:1887 D.5116 ] [1887])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3700 83 {*movsi_internal}
     (nil))
(insn 6966 6019 6021 656 (set (reg:SI 1 dx [orig:1888 D.5116 ] [1888])
        (plus:SI (reg:SI 0 ax [orig:1887 D.5116 ] [1887])
            (const_int 1 [0x1]))) nsichneu.c:3700 191 {*leasi}
     (nil))
(insn 6021 6966 6022 656 (set (reg:SI 0 ax [3467])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1320 [0xfffffffffffffad8])) [0 b+0 S4 A32])) nsichneu.c:3700 83 {*movsi_internal}
     (nil))
(insn 6022 6021 6023 656 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1888 D.5116 ] [1888])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3467])) nsichneu.c:3700 83 {*movsi_internal}
     (nil))
(insn 6023 6022 6967 656 (set (reg:SI 0 ax [orig:1889 D.5116 ] [1889])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3701 83 {*movsi_internal}
     (nil))
(insn 6967 6023 6025 656 (set (reg:SI 1 dx [orig:1890 D.5116 ] [1890])
        (plus:SI (reg:SI 0 ax [orig:1889 D.5116 ] [1889])
            (const_int 2 [0x2]))) nsichneu.c:3701 191 {*leasi}
     (nil))
(insn 6025 6967 6026 656 (set (reg:SI 0 ax [3468])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1324 [0xfffffffffffffad4])) [0 c+0 S4 A32])) nsichneu.c:3701 83 {*movsi_internal}
     (nil))
(insn 6026 6025 6027 656 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1890 D.5116 ] [1890])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3468])) nsichneu.c:3701 83 {*movsi_internal}
     (nil))
(insn 6027 6026 6028 656 (set (reg:SI 0 ax [orig:1891 D.5116 ] [1891])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3702 83 {*movsi_internal}
     (nil))
(insn 6028 6027 6029 656 (parallel [
            (set (reg:SI 0 ax [orig:1892 D.5116 ] [1892])
                (plus:SI (reg:SI 0 ax [orig:1891 D.5116 ] [1891])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3702 197 {*addsi_1}
     (nil))
(insn 6029 6028 6030 656 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1892 D.5116 ] [1892])) nsichneu.c:3702 83 {*movsi_internal}
     (nil))
(code_label 6030 6029 6031 657 114 "" [5 uses])
(note 6031 6030 6032 657 [bb 657] NOTE_INSN_BASIC_BLOCK)
(insn 6032 6031 6033 657 (set (reg:SI 0 ax [orig:1893 D.5116 ] [1893])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3710 83 {*movsi_internal}
     (nil))
(insn 6033 6032 6034 657 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1893 D.5116 ] [1893])
            (const_int 4 [0x4]))) nsichneu.c:3710 7 {*cmpsi_1}
     (nil))
(jump_insn 6034 6033 6035 657 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6086)
            (pc))) nsichneu.c:3710 495 {*jcc_1}
     (nil)
 -> 6086)
(note 6035 6034 6036 658 [bb 658] NOTE_INSN_BASIC_BLOCK)
(insn 6036 6035 6037 658 (set (reg:SI 0 ax [orig:1894 D.5116 ] [1894])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3711 83 {*movsi_internal}
     (nil))
(insn 6037 6036 6038 658 (parallel [
            (set (reg:SI 0 ax [orig:1895 D.5116 ] [1895])
                (plus:SI (reg:SI 0 ax [orig:1894 D.5116 ] [1894])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3711 197 {*addsi_1}
     (nil))
(insn 6038 6037 6039 658 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1895 D.5116 ] [1895])
            (const_int 6 [0x6]))) nsichneu.c:3710 7 {*cmpsi_1}
     (nil))
(jump_insn 6039 6038 6040 658 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6086)
            (pc))) nsichneu.c:3710 495 {*jcc_1}
     (nil)
 -> 6086)
(note 6040 6039 6041 659 [bb 659] NOTE_INSN_BASIC_BLOCK)
(insn 6041 6040 6042 659 (set (reg:SI 1 dx [orig:1896 D.5117 ] [1896])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3712 83 {*movsi_internal}
     (nil))
(insn 6042 6041 6043 659 (set (reg:SI 0 ax [orig:1897 D.5117 ] [1897])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3712 83 {*movsi_internal}
     (nil))
(insn 6043 6042 6044 659 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1896 D.5117 ] [1896])
            (reg:SI 0 ax [orig:1897 D.5117 ] [1897]))) nsichneu.c:3711 7 {*cmpsi_1}
     (nil))
(jump_insn 6044 6043 6045 659 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6086)
            (pc))) nsichneu.c:3711 495 {*jcc_1}
     (nil)
 -> 6086)
(note 6045 6044 6046 660 [bb 660] NOTE_INSN_BASIC_BLOCK)
(insn 6046 6045 6047 660 (set (reg:SI 1 dx [orig:1898 D.5117 ] [1898])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3713 83 {*movsi_internal}
     (nil))
(insn 6047 6046 6048 660 (set (reg:SI 0 ax [orig:1899 D.5117 ] [1899])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3713 83 {*movsi_internal}
     (nil))
(insn 6048 6047 6049 660 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1898 D.5117 ] [1898])
            (reg:SI 0 ax [orig:1899 D.5117 ] [1899]))) nsichneu.c:3712 7 {*cmpsi_1}
     (nil))
(jump_insn 6049 6048 6050 660 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6086)
            (pc))) nsichneu.c:3712 495 {*jcc_1}
     (nil)
 -> 6086)
(note 6050 6049 6051 661 [bb 661] NOTE_INSN_BASIC_BLOCK)
(insn 6051 6050 6052 661 (set (reg:SI 0 ax [3469])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3719 83 {*movsi_internal}
     (nil))
(insn 6052 6051 6053 661 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1328 [0xfffffffffffffad0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3469])) nsichneu.c:3719 83 {*movsi_internal}
     (nil))
(insn 6053 6052 6054 661 (set (reg:SI 0 ax [3470])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3720 83 {*movsi_internal}
     (nil))
(insn 6054 6053 6055 661 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1332 [0xfffffffffffffacc])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3470])) nsichneu.c:3720 83 {*movsi_internal}
     (nil))
(insn 6055 6054 6056 661 (set (reg:SI 0 ax [3471])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1332 [0xfffffffffffffacc])) [0 b+0 S4 A32])) nsichneu.c:3723 83 {*movsi_internal}
     (nil))
(insn 6056 6055 6057 661 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3471])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1328 [0xfffffffffffffad0])) [0 a+0 S4 A32]))) nsichneu.c:3723 7 {*cmpsi_1}
     (nil))
(jump_insn 6057 6056 6058 661 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6086)
            (pc))) nsichneu.c:3723 495 {*jcc_1}
     (nil)
 -> 6086)
(note 6058 6057 6059 662 [bb 662] NOTE_INSN_BASIC_BLOCK)
(insn 6059 6058 6060 662 (set (reg:SI 0 ax [orig:1900 D.5117 ] [1900])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3726 83 {*movsi_internal}
     (nil))
(insn 6060 6059 6061 662 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1900 D.5117 ] [1900])) nsichneu.c:3726 83 {*movsi_internal}
     (nil))
(insn 6061 6060 6062 662 (set (reg:SI 0 ax [orig:1901 D.5116 ] [1901])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3727 83 {*movsi_internal}
     (nil))
(insn 6062 6061 6063 662 (parallel [
            (set (reg:SI 0 ax [orig:1902 D.5116 ] [1902])
                (plus:SI (reg:SI 0 ax [orig:1901 D.5116 ] [1901])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3727 197 {*addsi_1}
     (nil))
(insn 6063 6062 6068 662 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1902 D.5116 ] [1902])) nsichneu.c:3727 83 {*movsi_internal}
     (nil))
(insn 6068 6063 6069 662 (set (reg:SI 1 dx [3476])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1328 [0xfffffffffffffad0])) [0 a+0 S4 A32])) nsichneu.c:3730 83 {*movsi_internal}
     (nil))
(insn 6069 6068 6070 662 (set (reg:SI 0 ax [3477])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1332 [0xfffffffffffffacc])) [0 b+0 S4 A32])) nsichneu.c:3730 83 {*movsi_internal}
     (nil))
(insn 6070 6069 6071 662 (parallel [
            (set (reg:SI 0 ax [3475])
                (plus:SI (reg:SI 0 ax [3477])
                    (reg:SI 1 dx [3476])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3730 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1328 [0xfffffffffffffad0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1332 [0xfffffffffffffacc])) [0 b+0 S4 A32]))
        (nil)))
(insn 6071 6070 6072 662 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1336 [0xfffffffffffffac8])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3475])) nsichneu.c:3730 83 {*movsi_internal}
     (nil))
(insn 6072 6071 6073 662 (set (reg:SI 0 ax [orig:1903 D.5116 ] [1903])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3733 83 {*movsi_internal}
     (nil))
(insn 6073 6072 6074 662 (set (reg:SI 1 dx [3478])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1328 [0xfffffffffffffad0])) [0 a+0 S4 A32])) nsichneu.c:3733 83 {*movsi_internal}
     (nil))
(insn 6074 6073 6075 662 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1903 D.5116 ] [1903])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3478])) nsichneu.c:3733 83 {*movsi_internal}
     (nil))
(insn 6075 6074 6964 662 (set (reg:SI 0 ax [orig:1904 D.5116 ] [1904])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3734 83 {*movsi_internal}
     (nil))
(insn 6964 6075 6077 662 (set (reg:SI 1 dx [orig:1905 D.5116 ] [1905])
        (plus:SI (reg:SI 0 ax [orig:1904 D.5116 ] [1904])
            (const_int 1 [0x1]))) nsichneu.c:3734 191 {*leasi}
     (nil))
(insn 6077 6964 6078 662 (set (reg:SI 0 ax [3479])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1332 [0xfffffffffffffacc])) [0 b+0 S4 A32])) nsichneu.c:3734 83 {*movsi_internal}
     (nil))
(insn 6078 6077 6079 662 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1905 D.5116 ] [1905])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3479])) nsichneu.c:3734 83 {*movsi_internal}
     (nil))
(insn 6079 6078 6965 662 (set (reg:SI 0 ax [orig:1906 D.5116 ] [1906])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3735 83 {*movsi_internal}
     (nil))
(insn 6965 6079 6081 662 (set (reg:SI 1 dx [orig:1907 D.5116 ] [1907])
        (plus:SI (reg:SI 0 ax [orig:1906 D.5116 ] [1906])
            (const_int 2 [0x2]))) nsichneu.c:3735 191 {*leasi}
     (nil))
(insn 6081 6965 6082 662 (set (reg:SI 0 ax [3480])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1336 [0xfffffffffffffac8])) [0 c+0 S4 A32])) nsichneu.c:3735 83 {*movsi_internal}
     (nil))
(insn 6082 6081 6083 662 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1907 D.5116 ] [1907])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3480])) nsichneu.c:3735 83 {*movsi_internal}
     (nil))
(insn 6083 6082 6084 662 (set (reg:SI 0 ax [orig:1908 D.5116 ] [1908])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3736 83 {*movsi_internal}
     (nil))
(insn 6084 6083 6085 662 (parallel [
            (set (reg:SI 0 ax [orig:1909 D.5116 ] [1909])
                (plus:SI (reg:SI 0 ax [orig:1908 D.5116 ] [1908])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3736 197 {*addsi_1}
     (nil))
(insn 6085 6084 6086 662 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1909 D.5116 ] [1909])) nsichneu.c:3736 83 {*movsi_internal}
     (nil))
(code_label 6086 6085 6087 663 115 "" [5 uses])
(note 6087 6086 6088 663 [bb 663] NOTE_INSN_BASIC_BLOCK)
(insn 6088 6087 6089 663 (set (reg:SI 0 ax [orig:1910 D.5116 ] [1910])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3744 83 {*movsi_internal}
     (nil))
(insn 6089 6088 6090 663 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1910 D.5116 ] [1910])
            (const_int 4 [0x4]))) nsichneu.c:3744 7 {*cmpsi_1}
     (nil))
(jump_insn 6090 6089 6091 663 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6140)
            (pc))) nsichneu.c:3744 495 {*jcc_1}
     (nil)
 -> 6140)
(note 6091 6090 6092 664 [bb 664] NOTE_INSN_BASIC_BLOCK)
(insn 6092 6091 6093 664 (set (reg:SI 0 ax [orig:1911 D.5116 ] [1911])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3745 83 {*movsi_internal}
     (nil))
(insn 6093 6092 6094 664 (parallel [
            (set (reg:SI 0 ax [orig:1912 D.5116 ] [1912])
                (plus:SI (reg:SI 0 ax [orig:1911 D.5116 ] [1911])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3745 197 {*addsi_1}
     (nil))
(insn 6094 6093 6095 664 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1912 D.5116 ] [1912])
            (const_int 6 [0x6]))) nsichneu.c:3744 7 {*cmpsi_1}
     (nil))
(jump_insn 6095 6094 6096 664 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6140)
            (pc))) nsichneu.c:3744 495 {*jcc_1}
     (nil)
 -> 6140)
(note 6096 6095 6097 665 [bb 665] NOTE_INSN_BASIC_BLOCK)
(insn 6097 6096 6098 665 (set (reg:SI 1 dx [orig:1913 D.5117 ] [1913])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3746 83 {*movsi_internal}
     (nil))
(insn 6098 6097 6099 665 (set (reg:SI 0 ax [orig:1914 D.5117 ] [1914])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3746 83 {*movsi_internal}
     (nil))
(insn 6099 6098 6100 665 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1913 D.5117 ] [1913])
            (reg:SI 0 ax [orig:1914 D.5117 ] [1914]))) nsichneu.c:3745 7 {*cmpsi_1}
     (nil))
(jump_insn 6100 6099 6101 665 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6140)
            (pc))) nsichneu.c:3745 495 {*jcc_1}
     (nil)
 -> 6140)
(note 6101 6100 6102 666 [bb 666] NOTE_INSN_BASIC_BLOCK)
(insn 6102 6101 6103 666 (set (reg:SI 1 dx [orig:1915 D.5117 ] [1915])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3747 83 {*movsi_internal}
     (nil))
(insn 6103 6102 6104 666 (set (reg:SI 0 ax [orig:1916 D.5117 ] [1916])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3747 83 {*movsi_internal}
     (nil))
(insn 6104 6103 6105 666 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1915 D.5117 ] [1915])
            (reg:SI 0 ax [orig:1916 D.5117 ] [1916]))) nsichneu.c:3746 7 {*cmpsi_1}
     (nil))
(jump_insn 6105 6104 6106 666 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6140)
            (pc))) nsichneu.c:3746 495 {*jcc_1}
     (nil)
 -> 6140)
(note 6106 6105 6107 667 [bb 667] NOTE_INSN_BASIC_BLOCK)
(insn 6107 6106 6108 667 (set (reg:SI 0 ax [3481])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3753 83 {*movsi_internal}
     (nil))
(insn 6108 6107 6109 667 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1340 [0xfffffffffffffac4])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3481])) nsichneu.c:3753 83 {*movsi_internal}
     (nil))
(insn 6109 6108 6110 667 (set (reg:SI 0 ax [3482])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3754 83 {*movsi_internal}
     (nil))
(insn 6110 6109 6111 667 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1344 [0xfffffffffffffac0])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3482])) nsichneu.c:3754 83 {*movsi_internal}
     (nil))
(insn 6111 6110 6112 667 (set (reg:SI 0 ax [3483])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1344 [0xfffffffffffffac0])) [0 b+0 S4 A32])) nsichneu.c:3757 83 {*movsi_internal}
     (nil))
(insn 6112 6111 6113 667 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3483])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1340 [0xfffffffffffffac4])) [0 a+0 S4 A32]))) nsichneu.c:3757 7 {*cmpsi_1}
     (nil))
(jump_insn 6113 6112 6114 667 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6140)
            (pc))) nsichneu.c:3757 495 {*jcc_1}
     (nil)
 -> 6140)
(note 6114 6113 6115 668 [bb 668] NOTE_INSN_BASIC_BLOCK)
(insn 6115 6114 6116 668 (set (reg:SI 0 ax [orig:1917 D.5116 ] [1917])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3760 83 {*movsi_internal}
     (nil))
(insn 6116 6115 6117 668 (parallel [
            (set (reg:SI 0 ax [orig:1918 D.5116 ] [1918])
                (plus:SI (reg:SI 0 ax [orig:1917 D.5116 ] [1917])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3760 197 {*addsi_1}
     (nil))
(insn 6117 6116 6122 668 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1918 D.5116 ] [1918])) nsichneu.c:3760 83 {*movsi_internal}
     (nil))
(insn 6122 6117 6123 668 (set (reg:SI 1 dx [3488])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1340 [0xfffffffffffffac4])) [0 a+0 S4 A32])) nsichneu.c:3763 83 {*movsi_internal}
     (nil))
(insn 6123 6122 6124 668 (set (reg:SI 0 ax [3489])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1344 [0xfffffffffffffac0])) [0 b+0 S4 A32])) nsichneu.c:3763 83 {*movsi_internal}
     (nil))
(insn 6124 6123 6125 668 (parallel [
            (set (reg:SI 0 ax [3487])
                (plus:SI (reg:SI 0 ax [3489])
                    (reg:SI 1 dx [3488])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3763 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1340 [0xfffffffffffffac4])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1344 [0xfffffffffffffac0])) [0 b+0 S4 A32]))
        (nil)))
(insn 6125 6124 6126 668 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1348 [0xfffffffffffffabc])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3487])) nsichneu.c:3763 83 {*movsi_internal}
     (nil))
(insn 6126 6125 6127 668 (set (reg:SI 0 ax [orig:1919 D.5116 ] [1919])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3766 83 {*movsi_internal}
     (nil))
(insn 6127 6126 6128 668 (set (reg:SI 1 dx [3490])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1340 [0xfffffffffffffac4])) [0 a+0 S4 A32])) nsichneu.c:3766 83 {*movsi_internal}
     (nil))
(insn 6128 6127 6129 668 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1919 D.5116 ] [1919])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3490])) nsichneu.c:3766 83 {*movsi_internal}
     (nil))
(insn 6129 6128 6962 668 (set (reg:SI 0 ax [orig:1920 D.5116 ] [1920])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3767 83 {*movsi_internal}
     (nil))
(insn 6962 6129 6131 668 (set (reg:SI 1 dx [orig:1921 D.5116 ] [1921])
        (plus:SI (reg:SI 0 ax [orig:1920 D.5116 ] [1920])
            (const_int 1 [0x1]))) nsichneu.c:3767 191 {*leasi}
     (nil))
(insn 6131 6962 6132 668 (set (reg:SI 0 ax [3491])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1344 [0xfffffffffffffac0])) [0 b+0 S4 A32])) nsichneu.c:3767 83 {*movsi_internal}
     (nil))
(insn 6132 6131 6133 668 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1921 D.5116 ] [1921])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3491])) nsichneu.c:3767 83 {*movsi_internal}
     (nil))
(insn 6133 6132 6963 668 (set (reg:SI 0 ax [orig:1922 D.5116 ] [1922])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3768 83 {*movsi_internal}
     (nil))
(insn 6963 6133 6135 668 (set (reg:SI 1 dx [orig:1923 D.5116 ] [1923])
        (plus:SI (reg:SI 0 ax [orig:1922 D.5116 ] [1922])
            (const_int 2 [0x2]))) nsichneu.c:3768 191 {*leasi}
     (nil))
(insn 6135 6963 6136 668 (set (reg:SI 0 ax [3492])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1348 [0xfffffffffffffabc])) [0 c+0 S4 A32])) nsichneu.c:3768 83 {*movsi_internal}
     (nil))
(insn 6136 6135 6137 668 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1923 D.5116 ] [1923])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3492])) nsichneu.c:3768 83 {*movsi_internal}
     (nil))
(insn 6137 6136 6138 668 (set (reg:SI 0 ax [orig:1924 D.5116 ] [1924])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3769 83 {*movsi_internal}
     (nil))
(insn 6138 6137 6139 668 (parallel [
            (set (reg:SI 0 ax [orig:1925 D.5116 ] [1925])
                (plus:SI (reg:SI 0 ax [orig:1924 D.5116 ] [1924])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3769 197 {*addsi_1}
     (nil))
(insn 6139 6138 6140 668 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1925 D.5116 ] [1925])) nsichneu.c:3769 83 {*movsi_internal}
     (nil))
(code_label 6140 6139 6141 669 116 "" [5 uses])
(note 6141 6140 6142 669 [bb 669] NOTE_INSN_BASIC_BLOCK)
(insn 6142 6141 6143 669 (set (reg:SI 0 ax [orig:1926 D.5116 ] [1926])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3777 83 {*movsi_internal}
     (nil))
(insn 6143 6142 6144 669 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1926 D.5116 ] [1926])
            (const_int 4 [0x4]))) nsichneu.c:3777 7 {*cmpsi_1}
     (nil))
(jump_insn 6144 6143 6145 669 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6196)
            (pc))) nsichneu.c:3777 495 {*jcc_1}
     (nil)
 -> 6196)
(note 6145 6144 6146 670 [bb 670] NOTE_INSN_BASIC_BLOCK)
(insn 6146 6145 6147 670 (set (reg:SI 0 ax [orig:1927 D.5116 ] [1927])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3778 83 {*movsi_internal}
     (nil))
(insn 6147 6146 6148 670 (parallel [
            (set (reg:SI 0 ax [orig:1928 D.5116 ] [1928])
                (plus:SI (reg:SI 0 ax [orig:1927 D.5116 ] [1927])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3778 197 {*addsi_1}
     (nil))
(insn 6148 6147 6149 670 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1928 D.5116 ] [1928])
            (const_int 6 [0x6]))) nsichneu.c:3777 7 {*cmpsi_1}
     (nil))
(jump_insn 6149 6148 6150 670 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6196)
            (pc))) nsichneu.c:3777 495 {*jcc_1}
     (nil)
 -> 6196)
(note 6150 6149 6151 671 [bb 671] NOTE_INSN_BASIC_BLOCK)
(insn 6151 6150 6152 671 (set (reg:SI 1 dx [orig:1929 D.5117 ] [1929])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3779 83 {*movsi_internal}
     (nil))
(insn 6152 6151 6153 671 (set (reg:SI 0 ax [orig:1930 D.5117 ] [1930])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3779 83 {*movsi_internal}
     (nil))
(insn 6153 6152 6154 671 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1929 D.5117 ] [1929])
            (reg:SI 0 ax [orig:1930 D.5117 ] [1930]))) nsichneu.c:3778 7 {*cmpsi_1}
     (nil))
(jump_insn 6154 6153 6155 671 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6196)
            (pc))) nsichneu.c:3778 495 {*jcc_1}
     (nil)
 -> 6196)
(note 6155 6154 6156 672 [bb 672] NOTE_INSN_BASIC_BLOCK)
(insn 6156 6155 6157 672 (set (reg:SI 1 dx [orig:1931 D.5117 ] [1931])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3780 83 {*movsi_internal}
     (nil))
(insn 6157 6156 6158 672 (set (reg:SI 0 ax [orig:1932 D.5117 ] [1932])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3780 83 {*movsi_internal}
     (nil))
(insn 6158 6157 6159 672 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1931 D.5117 ] [1931])
            (reg:SI 0 ax [orig:1932 D.5117 ] [1932]))) nsichneu.c:3779 7 {*cmpsi_1}
     (nil))
(jump_insn 6159 6158 6160 672 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6196)
            (pc))) nsichneu.c:3779 495 {*jcc_1}
     (nil)
 -> 6196)
(note 6160 6159 6161 673 [bb 673] NOTE_INSN_BASIC_BLOCK)
(insn 6161 6160 6162 673 (set (reg:SI 0 ax [3493])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3786 83 {*movsi_internal}
     (nil))
(insn 6162 6161 6163 673 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1352 [0xfffffffffffffab8])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3493])) nsichneu.c:3786 83 {*movsi_internal}
     (nil))
(insn 6163 6162 6164 673 (set (reg:SI 0 ax [3494])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3787 83 {*movsi_internal}
     (nil))
(insn 6164 6163 6165 673 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1356 [0xfffffffffffffab4])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3494])) nsichneu.c:3787 83 {*movsi_internal}
     (nil))
(insn 6165 6164 6166 673 (set (reg:SI 0 ax [3495])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1356 [0xfffffffffffffab4])) [0 b+0 S4 A32])) nsichneu.c:3790 83 {*movsi_internal}
     (nil))
(insn 6166 6165 6167 673 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3495])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1352 [0xfffffffffffffab8])) [0 a+0 S4 A32]))) nsichneu.c:3790 7 {*cmpsi_1}
     (nil))
(jump_insn 6167 6166 6168 673 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6196)
            (pc))) nsichneu.c:3790 495 {*jcc_1}
     (nil)
 -> 6196)
(note 6168 6167 6169 674 [bb 674] NOTE_INSN_BASIC_BLOCK)
(insn 6169 6168 6170 674 (set (reg:SI 0 ax [orig:1933 D.5117 ] [1933])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3793 83 {*movsi_internal}
     (nil))
(insn 6170 6169 6171 674 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1933 D.5117 ] [1933])) nsichneu.c:3793 83 {*movsi_internal}
     (nil))
(insn 6171 6170 6172 674 (set (reg:SI 0 ax [orig:1934 D.5116 ] [1934])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3794 83 {*movsi_internal}
     (nil))
(insn 6172 6171 6173 674 (parallel [
            (set (reg:SI 0 ax [orig:1935 D.5116 ] [1935])
                (plus:SI (reg:SI 0 ax [orig:1934 D.5116 ] [1934])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3794 197 {*addsi_1}
     (nil))
(insn 6173 6172 6178 674 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1935 D.5116 ] [1935])) nsichneu.c:3794 83 {*movsi_internal}
     (nil))
(insn 6178 6173 6179 674 (set (reg:SI 1 dx [3500])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1352 [0xfffffffffffffab8])) [0 a+0 S4 A32])) nsichneu.c:3797 83 {*movsi_internal}
     (nil))
(insn 6179 6178 6180 674 (set (reg:SI 0 ax [3501])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1356 [0xfffffffffffffab4])) [0 b+0 S4 A32])) nsichneu.c:3797 83 {*movsi_internal}
     (nil))
(insn 6180 6179 6181 674 (parallel [
            (set (reg:SI 0 ax [3499])
                (plus:SI (reg:SI 0 ax [3501])
                    (reg:SI 1 dx [3500])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3797 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1352 [0xfffffffffffffab8])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1356 [0xfffffffffffffab4])) [0 b+0 S4 A32]))
        (nil)))
(insn 6181 6180 6182 674 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1360 [0xfffffffffffffab0])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3499])) nsichneu.c:3797 83 {*movsi_internal}
     (nil))
(insn 6182 6181 6183 674 (set (reg:SI 0 ax [orig:1936 D.5116 ] [1936])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3800 83 {*movsi_internal}
     (nil))
(insn 6183 6182 6184 674 (set (reg:SI 1 dx [3502])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1352 [0xfffffffffffffab8])) [0 a+0 S4 A32])) nsichneu.c:3800 83 {*movsi_internal}
     (nil))
(insn 6184 6183 6185 674 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1936 D.5116 ] [1936])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3502])) nsichneu.c:3800 83 {*movsi_internal}
     (nil))
(insn 6185 6184 6960 674 (set (reg:SI 0 ax [orig:1937 D.5116 ] [1937])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3801 83 {*movsi_internal}
     (nil))
(insn 6960 6185 6187 674 (set (reg:SI 1 dx [orig:1938 D.5116 ] [1938])
        (plus:SI (reg:SI 0 ax [orig:1937 D.5116 ] [1937])
            (const_int 1 [0x1]))) nsichneu.c:3801 191 {*leasi}
     (nil))
(insn 6187 6960 6188 674 (set (reg:SI 0 ax [3503])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1356 [0xfffffffffffffab4])) [0 b+0 S4 A32])) nsichneu.c:3801 83 {*movsi_internal}
     (nil))
(insn 6188 6187 6189 674 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1938 D.5116 ] [1938])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3503])) nsichneu.c:3801 83 {*movsi_internal}
     (nil))
(insn 6189 6188 6961 674 (set (reg:SI 0 ax [orig:1939 D.5116 ] [1939])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3802 83 {*movsi_internal}
     (nil))
(insn 6961 6189 6191 674 (set (reg:SI 1 dx [orig:1940 D.5116 ] [1940])
        (plus:SI (reg:SI 0 ax [orig:1939 D.5116 ] [1939])
            (const_int 2 [0x2]))) nsichneu.c:3802 191 {*leasi}
     (nil))
(insn 6191 6961 6192 674 (set (reg:SI 0 ax [3504])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1360 [0xfffffffffffffab0])) [0 c+0 S4 A32])) nsichneu.c:3802 83 {*movsi_internal}
     (nil))
(insn 6192 6191 6193 674 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1940 D.5116 ] [1940])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3504])) nsichneu.c:3802 83 {*movsi_internal}
     (nil))
(insn 6193 6192 6194 674 (set (reg:SI 0 ax [orig:1941 D.5116 ] [1941])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3803 83 {*movsi_internal}
     (nil))
(insn 6194 6193 6195 674 (parallel [
            (set (reg:SI 0 ax [orig:1942 D.5116 ] [1942])
                (plus:SI (reg:SI 0 ax [orig:1941 D.5116 ] [1941])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3803 197 {*addsi_1}
     (nil))
(insn 6195 6194 6196 674 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1942 D.5116 ] [1942])) nsichneu.c:3803 83 {*movsi_internal}
     (nil))
(code_label 6196 6195 6197 675 117 "" [5 uses])
(note 6197 6196 6198 675 [bb 675] NOTE_INSN_BASIC_BLOCK)
(insn 6198 6197 6199 675 (set (reg:SI 0 ax [orig:1943 D.5116 ] [1943])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3811 83 {*movsi_internal}
     (nil))
(insn 6199 6198 6200 675 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1943 D.5116 ] [1943])
            (const_int 4 [0x4]))) nsichneu.c:3811 7 {*cmpsi_1}
     (nil))
(jump_insn 6200 6199 6201 675 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6250)
            (pc))) nsichneu.c:3811 495 {*jcc_1}
     (nil)
 -> 6250)
(note 6201 6200 6202 676 [bb 676] NOTE_INSN_BASIC_BLOCK)
(insn 6202 6201 6203 676 (set (reg:SI 0 ax [orig:1944 D.5116 ] [1944])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3812 83 {*movsi_internal}
     (nil))
(insn 6203 6202 6204 676 (parallel [
            (set (reg:SI 0 ax [orig:1945 D.5116 ] [1945])
                (plus:SI (reg:SI 0 ax [orig:1944 D.5116 ] [1944])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3812 197 {*addsi_1}
     (nil))
(insn 6204 6203 6205 676 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1945 D.5116 ] [1945])
            (const_int 6 [0x6]))) nsichneu.c:3811 7 {*cmpsi_1}
     (nil))
(jump_insn 6205 6204 6206 676 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6250)
            (pc))) nsichneu.c:3811 495 {*jcc_1}
     (nil)
 -> 6250)
(note 6206 6205 6207 677 [bb 677] NOTE_INSN_BASIC_BLOCK)
(insn 6207 6206 6208 677 (set (reg:SI 1 dx [orig:1946 D.5117 ] [1946])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3813 83 {*movsi_internal}
     (nil))
(insn 6208 6207 6209 677 (set (reg:SI 0 ax [orig:1947 D.5117 ] [1947])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3813 83 {*movsi_internal}
     (nil))
(insn 6209 6208 6210 677 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1946 D.5117 ] [1946])
            (reg:SI 0 ax [orig:1947 D.5117 ] [1947]))) nsichneu.c:3812 7 {*cmpsi_1}
     (nil))
(jump_insn 6210 6209 6211 677 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6250)
            (pc))) nsichneu.c:3812 495 {*jcc_1}
     (nil)
 -> 6250)
(note 6211 6210 6212 678 [bb 678] NOTE_INSN_BASIC_BLOCK)
(insn 6212 6211 6213 678 (set (reg:SI 1 dx [orig:1948 D.5117 ] [1948])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3814 83 {*movsi_internal}
     (nil))
(insn 6213 6212 6214 678 (set (reg:SI 0 ax [orig:1949 D.5117 ] [1949])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3814 83 {*movsi_internal}
     (nil))
(insn 6214 6213 6215 678 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1948 D.5117 ] [1948])
            (reg:SI 0 ax [orig:1949 D.5117 ] [1949]))) nsichneu.c:3813 7 {*cmpsi_1}
     (nil))
(jump_insn 6215 6214 6216 678 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6250)
            (pc))) nsichneu.c:3813 495 {*jcc_1}
     (nil)
 -> 6250)
(note 6216 6215 6217 679 [bb 679] NOTE_INSN_BASIC_BLOCK)
(insn 6217 6216 6218 679 (set (reg:SI 0 ax [3505])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3820 83 {*movsi_internal}
     (nil))
(insn 6218 6217 6219 679 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1364 [0xfffffffffffffaac])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3505])) nsichneu.c:3820 83 {*movsi_internal}
     (nil))
(insn 6219 6218 6220 679 (set (reg:SI 0 ax [3506])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3821 83 {*movsi_internal}
     (nil))
(insn 6220 6219 6221 679 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1368 [0xfffffffffffffaa8])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3506])) nsichneu.c:3821 83 {*movsi_internal}
     (nil))
(insn 6221 6220 6222 679 (set (reg:SI 0 ax [3507])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1368 [0xfffffffffffffaa8])) [0 b+0 S4 A32])) nsichneu.c:3824 83 {*movsi_internal}
     (nil))
(insn 6222 6221 6223 679 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3507])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1364 [0xfffffffffffffaac])) [0 a+0 S4 A32]))) nsichneu.c:3824 7 {*cmpsi_1}
     (nil))
(jump_insn 6223 6222 6224 679 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6250)
            (pc))) nsichneu.c:3824 495 {*jcc_1}
     (nil)
 -> 6250)
(note 6224 6223 6225 680 [bb 680] NOTE_INSN_BASIC_BLOCK)
(insn 6225 6224 6226 680 (set (reg:SI 0 ax [orig:1950 D.5116 ] [1950])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3827 83 {*movsi_internal}
     (nil))
(insn 6226 6225 6227 680 (parallel [
            (set (reg:SI 0 ax [orig:1951 D.5116 ] [1951])
                (plus:SI (reg:SI 0 ax [orig:1950 D.5116 ] [1950])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3827 197 {*addsi_1}
     (nil))
(insn 6227 6226 6232 680 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1951 D.5116 ] [1951])) nsichneu.c:3827 83 {*movsi_internal}
     (nil))
(insn 6232 6227 6233 680 (set (reg:SI 1 dx [3512])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1364 [0xfffffffffffffaac])) [0 a+0 S4 A32])) nsichneu.c:3830 83 {*movsi_internal}
     (nil))
(insn 6233 6232 6234 680 (set (reg:SI 0 ax [3513])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1368 [0xfffffffffffffaa8])) [0 b+0 S4 A32])) nsichneu.c:3830 83 {*movsi_internal}
     (nil))
(insn 6234 6233 6235 680 (parallel [
            (set (reg:SI 0 ax [3511])
                (plus:SI (reg:SI 0 ax [3513])
                    (reg:SI 1 dx [3512])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3830 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1364 [0xfffffffffffffaac])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1368 [0xfffffffffffffaa8])) [0 b+0 S4 A32]))
        (nil)))
(insn 6235 6234 6236 680 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1372 [0xfffffffffffffaa4])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3511])) nsichneu.c:3830 83 {*movsi_internal}
     (nil))
(insn 6236 6235 6237 680 (set (reg:SI 0 ax [orig:1952 D.5116 ] [1952])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3833 83 {*movsi_internal}
     (nil))
(insn 6237 6236 6238 680 (set (reg:SI 1 dx [3514])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1364 [0xfffffffffffffaac])) [0 a+0 S4 A32])) nsichneu.c:3833 83 {*movsi_internal}
     (nil))
(insn 6238 6237 6239 680 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1952 D.5116 ] [1952])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3514])) nsichneu.c:3833 83 {*movsi_internal}
     (nil))
(insn 6239 6238 6958 680 (set (reg:SI 0 ax [orig:1953 D.5116 ] [1953])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3834 83 {*movsi_internal}
     (nil))
(insn 6958 6239 6241 680 (set (reg:SI 1 dx [orig:1954 D.5116 ] [1954])
        (plus:SI (reg:SI 0 ax [orig:1953 D.5116 ] [1953])
            (const_int 1 [0x1]))) nsichneu.c:3834 191 {*leasi}
     (nil))
(insn 6241 6958 6242 680 (set (reg:SI 0 ax [3515])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1368 [0xfffffffffffffaa8])) [0 b+0 S4 A32])) nsichneu.c:3834 83 {*movsi_internal}
     (nil))
(insn 6242 6241 6243 680 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1954 D.5116 ] [1954])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3515])) nsichneu.c:3834 83 {*movsi_internal}
     (nil))
(insn 6243 6242 6959 680 (set (reg:SI 0 ax [orig:1955 D.5116 ] [1955])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3835 83 {*movsi_internal}
     (nil))
(insn 6959 6243 6245 680 (set (reg:SI 1 dx [orig:1956 D.5116 ] [1956])
        (plus:SI (reg:SI 0 ax [orig:1955 D.5116 ] [1955])
            (const_int 2 [0x2]))) nsichneu.c:3835 191 {*leasi}
     (nil))
(insn 6245 6959 6246 680 (set (reg:SI 0 ax [3516])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1372 [0xfffffffffffffaa4])) [0 c+0 S4 A32])) nsichneu.c:3835 83 {*movsi_internal}
     (nil))
(insn 6246 6245 6247 680 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1956 D.5116 ] [1956])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3516])) nsichneu.c:3835 83 {*movsi_internal}
     (nil))
(insn 6247 6246 6248 680 (set (reg:SI 0 ax [orig:1957 D.5116 ] [1957])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3836 83 {*movsi_internal}
     (nil))
(insn 6248 6247 6249 680 (parallel [
            (set (reg:SI 0 ax [orig:1958 D.5116 ] [1958])
                (plus:SI (reg:SI 0 ax [orig:1957 D.5116 ] [1957])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3836 197 {*addsi_1}
     (nil))
(insn 6249 6248 6250 680 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1958 D.5116 ] [1958])) nsichneu.c:3836 83 {*movsi_internal}
     (nil))
(code_label 6250 6249 6251 681 118 "" [5 uses])
(note 6251 6250 6252 681 [bb 681] NOTE_INSN_BASIC_BLOCK)
(insn 6252 6251 6253 681 (set (reg:SI 0 ax [orig:1959 D.5116 ] [1959])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3844 83 {*movsi_internal}
     (nil))
(insn 6253 6252 6254 681 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1959 D.5116 ] [1959])
            (const_int 4 [0x4]))) nsichneu.c:3844 7 {*cmpsi_1}
     (nil))
(jump_insn 6254 6253 6255 681 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6306)
            (pc))) nsichneu.c:3844 495 {*jcc_1}
     (nil)
 -> 6306)
(note 6255 6254 6256 682 [bb 682] NOTE_INSN_BASIC_BLOCK)
(insn 6256 6255 6257 682 (set (reg:SI 0 ax [orig:1960 D.5116 ] [1960])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3845 83 {*movsi_internal}
     (nil))
(insn 6257 6256 6258 682 (parallel [
            (set (reg:SI 0 ax [orig:1961 D.5116 ] [1961])
                (plus:SI (reg:SI 0 ax [orig:1960 D.5116 ] [1960])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3845 197 {*addsi_1}
     (nil))
(insn 6258 6257 6259 682 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1961 D.5116 ] [1961])
            (const_int 6 [0x6]))) nsichneu.c:3844 7 {*cmpsi_1}
     (nil))
(jump_insn 6259 6258 6260 682 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6306)
            (pc))) nsichneu.c:3844 495 {*jcc_1}
     (nil)
 -> 6306)
(note 6260 6259 6261 683 [bb 683] NOTE_INSN_BASIC_BLOCK)
(insn 6261 6260 6262 683 (set (reg:SI 1 dx [orig:1962 D.5117 ] [1962])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3846 83 {*movsi_internal}
     (nil))
(insn 6262 6261 6263 683 (set (reg:SI 0 ax [orig:1963 D.5117 ] [1963])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3846 83 {*movsi_internal}
     (nil))
(insn 6263 6262 6264 683 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1962 D.5117 ] [1962])
            (reg:SI 0 ax [orig:1963 D.5117 ] [1963]))) nsichneu.c:3845 7 {*cmpsi_1}
     (nil))
(jump_insn 6264 6263 6265 683 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6306)
            (pc))) nsichneu.c:3845 495 {*jcc_1}
     (nil)
 -> 6306)
(note 6265 6264 6266 684 [bb 684] NOTE_INSN_BASIC_BLOCK)
(insn 6266 6265 6267 684 (set (reg:SI 1 dx [orig:1964 D.5117 ] [1964])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3847 83 {*movsi_internal}
     (nil))
(insn 6267 6266 6268 684 (set (reg:SI 0 ax [orig:1965 D.5117 ] [1965])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3847 83 {*movsi_internal}
     (nil))
(insn 6268 6267 6269 684 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1964 D.5117 ] [1964])
            (reg:SI 0 ax [orig:1965 D.5117 ] [1965]))) nsichneu.c:3846 7 {*cmpsi_1}
     (nil))
(jump_insn 6269 6268 6270 684 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6306)
            (pc))) nsichneu.c:3846 495 {*jcc_1}
     (nil)
 -> 6306)
(note 6270 6269 6271 685 [bb 685] NOTE_INSN_BASIC_BLOCK)
(insn 6271 6270 6272 685 (set (reg:SI 0 ax [3517])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3853 83 {*movsi_internal}
     (nil))
(insn 6272 6271 6273 685 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1376 [0xfffffffffffffaa0])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3517])) nsichneu.c:3853 83 {*movsi_internal}
     (nil))
(insn 6273 6272 6274 685 (set (reg:SI 0 ax [3518])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3854 83 {*movsi_internal}
     (nil))
(insn 6274 6273 6275 685 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1380 [0xfffffffffffffa9c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3518])) nsichneu.c:3854 83 {*movsi_internal}
     (nil))
(insn 6275 6274 6276 685 (set (reg:SI 0 ax [3519])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1380 [0xfffffffffffffa9c])) [0 b+0 S4 A32])) nsichneu.c:3857 83 {*movsi_internal}
     (nil))
(insn 6276 6275 6277 685 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3519])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1376 [0xfffffffffffffaa0])) [0 a+0 S4 A32]))) nsichneu.c:3857 7 {*cmpsi_1}
     (nil))
(jump_insn 6277 6276 6278 685 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6306)
            (pc))) nsichneu.c:3857 495 {*jcc_1}
     (nil)
 -> 6306)
(note 6278 6277 6279 686 [bb 686] NOTE_INSN_BASIC_BLOCK)
(insn 6279 6278 6280 686 (set (reg:SI 0 ax [orig:1966 D.5117 ] [1966])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3860 83 {*movsi_internal}
     (nil))
(insn 6280 6279 6281 686 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1966 D.5117 ] [1966])) nsichneu.c:3860 83 {*movsi_internal}
     (nil))
(insn 6281 6280 6282 686 (set (reg:SI 0 ax [orig:1967 D.5116 ] [1967])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3861 83 {*movsi_internal}
     (nil))
(insn 6282 6281 6283 686 (parallel [
            (set (reg:SI 0 ax [orig:1968 D.5116 ] [1968])
                (plus:SI (reg:SI 0 ax [orig:1967 D.5116 ] [1967])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3861 197 {*addsi_1}
     (nil))
(insn 6283 6282 6288 686 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1968 D.5116 ] [1968])) nsichneu.c:3861 83 {*movsi_internal}
     (nil))
(insn 6288 6283 6289 686 (set (reg:SI 1 dx [3524])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1376 [0xfffffffffffffaa0])) [0 a+0 S4 A32])) nsichneu.c:3864 83 {*movsi_internal}
     (nil))
(insn 6289 6288 6290 686 (set (reg:SI 0 ax [3525])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1380 [0xfffffffffffffa9c])) [0 b+0 S4 A32])) nsichneu.c:3864 83 {*movsi_internal}
     (nil))
(insn 6290 6289 6291 686 (parallel [
            (set (reg:SI 0 ax [3523])
                (plus:SI (reg:SI 0 ax [3525])
                    (reg:SI 1 dx [3524])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3864 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1376 [0xfffffffffffffaa0])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1380 [0xfffffffffffffa9c])) [0 b+0 S4 A32]))
        (nil)))
(insn 6291 6290 6292 686 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1384 [0xfffffffffffffa98])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3523])) nsichneu.c:3864 83 {*movsi_internal}
     (nil))
(insn 6292 6291 6293 686 (set (reg:SI 0 ax [orig:1969 D.5116 ] [1969])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3867 83 {*movsi_internal}
     (nil))
(insn 6293 6292 6294 686 (set (reg:SI 1 dx [3526])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1376 [0xfffffffffffffaa0])) [0 a+0 S4 A32])) nsichneu.c:3867 83 {*movsi_internal}
     (nil))
(insn 6294 6293 6295 686 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1969 D.5116 ] [1969])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3526])) nsichneu.c:3867 83 {*movsi_internal}
     (nil))
(insn 6295 6294 6956 686 (set (reg:SI 0 ax [orig:1970 D.5116 ] [1970])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3868 83 {*movsi_internal}
     (nil))
(insn 6956 6295 6297 686 (set (reg:SI 1 dx [orig:1971 D.5116 ] [1971])
        (plus:SI (reg:SI 0 ax [orig:1970 D.5116 ] [1970])
            (const_int 1 [0x1]))) nsichneu.c:3868 191 {*leasi}
     (nil))
(insn 6297 6956 6298 686 (set (reg:SI 0 ax [3527])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1380 [0xfffffffffffffa9c])) [0 b+0 S4 A32])) nsichneu.c:3868 83 {*movsi_internal}
     (nil))
(insn 6298 6297 6299 686 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1971 D.5116 ] [1971])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3527])) nsichneu.c:3868 83 {*movsi_internal}
     (nil))
(insn 6299 6298 6957 686 (set (reg:SI 0 ax [orig:1972 D.5116 ] [1972])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3869 83 {*movsi_internal}
     (nil))
(insn 6957 6299 6301 686 (set (reg:SI 1 dx [orig:1973 D.5116 ] [1973])
        (plus:SI (reg:SI 0 ax [orig:1972 D.5116 ] [1972])
            (const_int 2 [0x2]))) nsichneu.c:3869 191 {*leasi}
     (nil))
(insn 6301 6957 6302 686 (set (reg:SI 0 ax [3528])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1384 [0xfffffffffffffa98])) [0 c+0 S4 A32])) nsichneu.c:3869 83 {*movsi_internal}
     (nil))
(insn 6302 6301 6303 686 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1973 D.5116 ] [1973])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3528])) nsichneu.c:3869 83 {*movsi_internal}
     (nil))
(insn 6303 6302 6304 686 (set (reg:SI 0 ax [orig:1974 D.5116 ] [1974])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3870 83 {*movsi_internal}
     (nil))
(insn 6304 6303 6305 686 (parallel [
            (set (reg:SI 0 ax [orig:1975 D.5116 ] [1975])
                (plus:SI (reg:SI 0 ax [orig:1974 D.5116 ] [1974])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3870 197 {*addsi_1}
     (nil))
(insn 6305 6304 6306 686 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1975 D.5116 ] [1975])) nsichneu.c:3870 83 {*movsi_internal}
     (nil))
(code_label 6306 6305 6307 687 119 "" [5 uses])
(note 6307 6306 6308 687 [bb 687] NOTE_INSN_BASIC_BLOCK)
(insn 6308 6307 6309 687 (set (reg:SI 0 ax [orig:1976 D.5116 ] [1976])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3878 83 {*movsi_internal}
     (nil))
(insn 6309 6308 6310 687 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1976 D.5116 ] [1976])
            (const_int 4 [0x4]))) nsichneu.c:3878 7 {*cmpsi_1}
     (nil))
(jump_insn 6310 6309 6311 687 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6362)
            (pc))) nsichneu.c:3878 495 {*jcc_1}
     (nil)
 -> 6362)
(note 6311 6310 6312 688 [bb 688] NOTE_INSN_BASIC_BLOCK)
(insn 6312 6311 6313 688 (set (reg:SI 0 ax [orig:1977 D.5116 ] [1977])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3879 83 {*movsi_internal}
     (nil))
(insn 6313 6312 6314 688 (parallel [
            (set (reg:SI 0 ax [orig:1978 D.5116 ] [1978])
                (plus:SI (reg:SI 0 ax [orig:1977 D.5116 ] [1977])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3879 197 {*addsi_1}
     (nil))
(insn 6314 6313 6315 688 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1978 D.5116 ] [1978])
            (const_int 6 [0x6]))) nsichneu.c:3878 7 {*cmpsi_1}
     (nil))
(jump_insn 6315 6314 6316 688 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6362)
            (pc))) nsichneu.c:3878 495 {*jcc_1}
     (nil)
 -> 6362)
(note 6316 6315 6317 689 [bb 689] NOTE_INSN_BASIC_BLOCK)
(insn 6317 6316 6318 689 (set (reg:SI 1 dx [orig:1979 D.5117 ] [1979])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3880 83 {*movsi_internal}
     (nil))
(insn 6318 6317 6319 689 (set (reg:SI 0 ax [orig:1980 D.5117 ] [1980])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3880 83 {*movsi_internal}
     (nil))
(insn 6319 6318 6320 689 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1979 D.5117 ] [1979])
            (reg:SI 0 ax [orig:1980 D.5117 ] [1980]))) nsichneu.c:3879 7 {*cmpsi_1}
     (nil))
(jump_insn 6320 6319 6321 689 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6362)
            (pc))) nsichneu.c:3879 495 {*jcc_1}
     (nil)
 -> 6362)
(note 6321 6320 6322 690 [bb 690] NOTE_INSN_BASIC_BLOCK)
(insn 6322 6321 6323 690 (set (reg:SI 1 dx [orig:1981 D.5117 ] [1981])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3881 83 {*movsi_internal}
     (nil))
(insn 6323 6322 6324 690 (set (reg:SI 0 ax [orig:1982 D.5117 ] [1982])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3881 83 {*movsi_internal}
     (nil))
(insn 6324 6323 6325 690 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1981 D.5117 ] [1981])
            (reg:SI 0 ax [orig:1982 D.5117 ] [1982]))) nsichneu.c:3880 7 {*cmpsi_1}
     (nil))
(jump_insn 6325 6324 6326 690 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6362)
            (pc))) nsichneu.c:3880 495 {*jcc_1}
     (nil)
 -> 6362)
(note 6326 6325 6327 691 [bb 691] NOTE_INSN_BASIC_BLOCK)
(insn 6327 6326 6328 691 (set (reg:SI 0 ax [3529])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3887 83 {*movsi_internal}
     (nil))
(insn 6328 6327 6329 691 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1388 [0xfffffffffffffa94])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3529])) nsichneu.c:3887 83 {*movsi_internal}
     (nil))
(insn 6329 6328 6330 691 (set (reg:SI 0 ax [3530])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3888 83 {*movsi_internal}
     (nil))
(insn 6330 6329 6331 691 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1392 [0xfffffffffffffa90])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3530])) nsichneu.c:3888 83 {*movsi_internal}
     (nil))
(insn 6331 6330 6332 691 (set (reg:SI 0 ax [3531])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1392 [0xfffffffffffffa90])) [0 b+0 S4 A32])) nsichneu.c:3891 83 {*movsi_internal}
     (nil))
(insn 6332 6331 6333 691 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3531])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1388 [0xfffffffffffffa94])) [0 a+0 S4 A32]))) nsichneu.c:3891 7 {*cmpsi_1}
     (nil))
(jump_insn 6333 6332 6334 691 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6362)
            (pc))) nsichneu.c:3891 495 {*jcc_1}
     (nil)
 -> 6362)
(note 6334 6333 6335 692 [bb 692] NOTE_INSN_BASIC_BLOCK)
(insn 6335 6334 6336 692 (set (reg:SI 0 ax [orig:1983 D.5117 ] [1983])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3894 83 {*movsi_internal}
     (nil))
(insn 6336 6335 6337 692 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:1983 D.5117 ] [1983])) nsichneu.c:3894 83 {*movsi_internal}
     (nil))
(insn 6337 6336 6338 692 (set (reg:SI 0 ax [orig:1984 D.5116 ] [1984])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3895 83 {*movsi_internal}
     (nil))
(insn 6338 6337 6339 692 (parallel [
            (set (reg:SI 0 ax [orig:1985 D.5116 ] [1985])
                (plus:SI (reg:SI 0 ax [orig:1984 D.5116 ] [1984])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3895 197 {*addsi_1}
     (nil))
(insn 6339 6338 6344 692 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1985 D.5116 ] [1985])) nsichneu.c:3895 83 {*movsi_internal}
     (nil))
(insn 6344 6339 6345 692 (set (reg:SI 1 dx [3536])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1388 [0xfffffffffffffa94])) [0 a+0 S4 A32])) nsichneu.c:3898 83 {*movsi_internal}
     (nil))
(insn 6345 6344 6346 692 (set (reg:SI 0 ax [3537])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1392 [0xfffffffffffffa90])) [0 b+0 S4 A32])) nsichneu.c:3898 83 {*movsi_internal}
     (nil))
(insn 6346 6345 6347 692 (parallel [
            (set (reg:SI 0 ax [3535])
                (plus:SI (reg:SI 0 ax [3537])
                    (reg:SI 1 dx [3536])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3898 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1388 [0xfffffffffffffa94])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1392 [0xfffffffffffffa90])) [0 b+0 S4 A32]))
        (nil)))
(insn 6347 6346 6348 692 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1396 [0xfffffffffffffa8c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3535])) nsichneu.c:3898 83 {*movsi_internal}
     (nil))
(insn 6348 6347 6349 692 (set (reg:SI 0 ax [orig:1986 D.5116 ] [1986])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3901 83 {*movsi_internal}
     (nil))
(insn 6349 6348 6350 692 (set (reg:SI 1 dx [3538])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1388 [0xfffffffffffffa94])) [0 a+0 S4 A32])) nsichneu.c:3901 83 {*movsi_internal}
     (nil))
(insn 6350 6349 6351 692 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:1986 D.5116 ] [1986])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3538])) nsichneu.c:3901 83 {*movsi_internal}
     (nil))
(insn 6351 6350 6954 692 (set (reg:SI 0 ax [orig:1987 D.5116 ] [1987])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3902 83 {*movsi_internal}
     (nil))
(insn 6954 6351 6353 692 (set (reg:SI 1 dx [orig:1988 D.5116 ] [1988])
        (plus:SI (reg:SI 0 ax [orig:1987 D.5116 ] [1987])
            (const_int 1 [0x1]))) nsichneu.c:3902 191 {*leasi}
     (nil))
(insn 6353 6954 6354 692 (set (reg:SI 0 ax [3539])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1392 [0xfffffffffffffa90])) [0 b+0 S4 A32])) nsichneu.c:3902 83 {*movsi_internal}
     (nil))
(insn 6354 6353 6355 692 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1988 D.5116 ] [1988])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3539])) nsichneu.c:3902 83 {*movsi_internal}
     (nil))
(insn 6355 6354 6955 692 (set (reg:SI 0 ax [orig:1989 D.5116 ] [1989])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3903 83 {*movsi_internal}
     (nil))
(insn 6955 6355 6357 692 (set (reg:SI 1 dx [orig:1990 D.5116 ] [1990])
        (plus:SI (reg:SI 0 ax [orig:1989 D.5116 ] [1989])
            (const_int 2 [0x2]))) nsichneu.c:3903 191 {*leasi}
     (nil))
(insn 6357 6955 6358 692 (set (reg:SI 0 ax [3540])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1396 [0xfffffffffffffa8c])) [0 c+0 S4 A32])) nsichneu.c:3903 83 {*movsi_internal}
     (nil))
(insn 6358 6357 6359 692 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:1990 D.5116 ] [1990])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3540])) nsichneu.c:3903 83 {*movsi_internal}
     (nil))
(insn 6359 6358 6360 692 (set (reg:SI 0 ax [orig:1991 D.5116 ] [1991])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3904 83 {*movsi_internal}
     (nil))
(insn 6360 6359 6361 692 (parallel [
            (set (reg:SI 0 ax [orig:1992 D.5116 ] [1992])
                (plus:SI (reg:SI 0 ax [orig:1991 D.5116 ] [1991])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3904 197 {*addsi_1}
     (nil))
(insn 6361 6360 6362 692 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:1992 D.5116 ] [1992])) nsichneu.c:3904 83 {*movsi_internal}
     (nil))
(code_label 6362 6361 6363 693 120 "" [5 uses])
(note 6363 6362 6364 693 [bb 693] NOTE_INSN_BASIC_BLOCK)
(insn 6364 6363 6365 693 (set (reg:SI 0 ax [orig:1993 D.5116 ] [1993])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3912 83 {*movsi_internal}
     (nil))
(insn 6365 6364 6366 693 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1993 D.5116 ] [1993])
            (const_int 4 [0x4]))) nsichneu.c:3912 7 {*cmpsi_1}
     (nil))
(jump_insn 6366 6365 6367 693 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6418)
            (pc))) nsichneu.c:3912 495 {*jcc_1}
     (nil)
 -> 6418)
(note 6367 6366 6368 694 [bb 694] NOTE_INSN_BASIC_BLOCK)
(insn 6368 6367 6369 694 (set (reg:SI 0 ax [orig:1994 D.5116 ] [1994])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3913 83 {*movsi_internal}
     (nil))
(insn 6369 6368 6370 694 (parallel [
            (set (reg:SI 0 ax [orig:1995 D.5116 ] [1995])
                (plus:SI (reg:SI 0 ax [orig:1994 D.5116 ] [1994])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3913 197 {*addsi_1}
     (nil))
(insn 6370 6369 6371 694 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:1995 D.5116 ] [1995])
            (const_int 6 [0x6]))) nsichneu.c:3912 7 {*cmpsi_1}
     (nil))
(jump_insn 6371 6370 6372 694 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6418)
            (pc))) nsichneu.c:3912 495 {*jcc_1}
     (nil)
 -> 6418)
(note 6372 6371 6373 695 [bb 695] NOTE_INSN_BASIC_BLOCK)
(insn 6373 6372 6374 695 (set (reg:SI 1 dx [orig:1996 D.5117 ] [1996])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3914 83 {*movsi_internal}
     (nil))
(insn 6374 6373 6375 695 (set (reg:SI 0 ax [orig:1997 D.5117 ] [1997])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3914 83 {*movsi_internal}
     (nil))
(insn 6375 6374 6376 695 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1996 D.5117 ] [1996])
            (reg:SI 0 ax [orig:1997 D.5117 ] [1997]))) nsichneu.c:3913 7 {*cmpsi_1}
     (nil))
(jump_insn 6376 6375 6377 695 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6418)
            (pc))) nsichneu.c:3913 495 {*jcc_1}
     (nil)
 -> 6418)
(note 6377 6376 6378 696 [bb 696] NOTE_INSN_BASIC_BLOCK)
(insn 6378 6377 6379 696 (set (reg:SI 1 dx [orig:1998 D.5117 ] [1998])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3915 83 {*movsi_internal}
     (nil))
(insn 6379 6378 6380 696 (set (reg:SI 0 ax [orig:1999 D.5117 ] [1999])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3915 83 {*movsi_internal}
     (nil))
(insn 6380 6379 6381 696 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:1998 D.5117 ] [1998])
            (reg:SI 0 ax [orig:1999 D.5117 ] [1999]))) nsichneu.c:3914 7 {*cmpsi_1}
     (nil))
(jump_insn 6381 6380 6382 696 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6418)
            (pc))) nsichneu.c:3914 495 {*jcc_1}
     (nil)
 -> 6418)
(note 6382 6381 6383 697 [bb 697] NOTE_INSN_BASIC_BLOCK)
(insn 6383 6382 6384 697 (set (reg:SI 0 ax [3541])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3921 83 {*movsi_internal}
     (nil))
(insn 6384 6383 6385 697 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1400 [0xfffffffffffffa88])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3541])) nsichneu.c:3921 83 {*movsi_internal}
     (nil))
(insn 6385 6384 6386 697 (set (reg:SI 0 ax [3542])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3922 83 {*movsi_internal}
     (nil))
(insn 6386 6385 6387 697 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1404 [0xfffffffffffffa84])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3542])) nsichneu.c:3922 83 {*movsi_internal}
     (nil))
(insn 6387 6386 6388 697 (set (reg:SI 0 ax [3543])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1404 [0xfffffffffffffa84])) [0 b+0 S4 A32])) nsichneu.c:3925 83 {*movsi_internal}
     (nil))
(insn 6388 6387 6389 697 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3543])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1400 [0xfffffffffffffa88])) [0 a+0 S4 A32]))) nsichneu.c:3925 7 {*cmpsi_1}
     (nil))
(jump_insn 6389 6388 6390 697 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6418)
            (pc))) nsichneu.c:3925 495 {*jcc_1}
     (nil)
 -> 6418)
(note 6390 6389 6391 698 [bb 698] NOTE_INSN_BASIC_BLOCK)
(insn 6391 6390 6392 698 (set (reg:SI 0 ax [orig:2000 D.5117 ] [2000])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3928 83 {*movsi_internal}
     (nil))
(insn 6392 6391 6393 698 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:2000 D.5117 ] [2000])) nsichneu.c:3928 83 {*movsi_internal}
     (nil))
(insn 6393 6392 6394 698 (set (reg:SI 0 ax [orig:2001 D.5116 ] [2001])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3929 83 {*movsi_internal}
     (nil))
(insn 6394 6393 6395 698 (parallel [
            (set (reg:SI 0 ax [orig:2002 D.5116 ] [2002])
                (plus:SI (reg:SI 0 ax [orig:2001 D.5116 ] [2001])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3929 197 {*addsi_1}
     (nil))
(insn 6395 6394 6400 698 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2002 D.5116 ] [2002])) nsichneu.c:3929 83 {*movsi_internal}
     (nil))
(insn 6400 6395 6401 698 (set (reg:SI 1 dx [3548])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1400 [0xfffffffffffffa88])) [0 a+0 S4 A32])) nsichneu.c:3932 83 {*movsi_internal}
     (nil))
(insn 6401 6400 6402 698 (set (reg:SI 0 ax [3549])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1404 [0xfffffffffffffa84])) [0 b+0 S4 A32])) nsichneu.c:3932 83 {*movsi_internal}
     (nil))
(insn 6402 6401 6403 698 (parallel [
            (set (reg:SI 0 ax [3547])
                (plus:SI (reg:SI 0 ax [3549])
                    (reg:SI 1 dx [3548])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3932 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1400 [0xfffffffffffffa88])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1404 [0xfffffffffffffa84])) [0 b+0 S4 A32]))
        (nil)))
(insn 6403 6402 6404 698 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1408 [0xfffffffffffffa80])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3547])) nsichneu.c:3932 83 {*movsi_internal}
     (nil))
(insn 6404 6403 6405 698 (set (reg:SI 0 ax [orig:2003 D.5116 ] [2003])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3935 83 {*movsi_internal}
     (nil))
(insn 6405 6404 6406 698 (set (reg:SI 1 dx [3550])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1400 [0xfffffffffffffa88])) [0 a+0 S4 A32])) nsichneu.c:3935 83 {*movsi_internal}
     (nil))
(insn 6406 6405 6407 698 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2003 D.5116 ] [2003])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3550])) nsichneu.c:3935 83 {*movsi_internal}
     (nil))
(insn 6407 6406 6952 698 (set (reg:SI 0 ax [orig:2004 D.5116 ] [2004])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3936 83 {*movsi_internal}
     (nil))
(insn 6952 6407 6409 698 (set (reg:SI 1 dx [orig:2005 D.5116 ] [2005])
        (plus:SI (reg:SI 0 ax [orig:2004 D.5116 ] [2004])
            (const_int 1 [0x1]))) nsichneu.c:3936 191 {*leasi}
     (nil))
(insn 6409 6952 6410 698 (set (reg:SI 0 ax [3551])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1404 [0xfffffffffffffa84])) [0 b+0 S4 A32])) nsichneu.c:3936 83 {*movsi_internal}
     (nil))
(insn 6410 6409 6411 698 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2005 D.5116 ] [2005])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3551])) nsichneu.c:3936 83 {*movsi_internal}
     (nil))
(insn 6411 6410 6953 698 (set (reg:SI 0 ax [orig:2006 D.5116 ] [2006])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3937 83 {*movsi_internal}
     (nil))
(insn 6953 6411 6413 698 (set (reg:SI 1 dx [orig:2007 D.5116 ] [2007])
        (plus:SI (reg:SI 0 ax [orig:2006 D.5116 ] [2006])
            (const_int 2 [0x2]))) nsichneu.c:3937 191 {*leasi}
     (nil))
(insn 6413 6953 6414 698 (set (reg:SI 0 ax [3552])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1408 [0xfffffffffffffa80])) [0 c+0 S4 A32])) nsichneu.c:3937 83 {*movsi_internal}
     (nil))
(insn 6414 6413 6415 698 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2007 D.5116 ] [2007])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3552])) nsichneu.c:3937 83 {*movsi_internal}
     (nil))
(insn 6415 6414 6416 698 (set (reg:SI 0 ax [orig:2008 D.5116 ] [2008])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3938 83 {*movsi_internal}
     (nil))
(insn 6416 6415 6417 698 (parallel [
            (set (reg:SI 0 ax [orig:2009 D.5116 ] [2009])
                (plus:SI (reg:SI 0 ax [orig:2008 D.5116 ] [2008])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3938 197 {*addsi_1}
     (nil))
(insn 6417 6416 6418 698 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2009 D.5116 ] [2009])) nsichneu.c:3938 83 {*movsi_internal}
     (nil))
(code_label 6418 6417 6419 699 121 "" [5 uses])
(note 6419 6418 6420 699 [bb 699] NOTE_INSN_BASIC_BLOCK)
(insn 6420 6419 6421 699 (set (reg:SI 0 ax [orig:2010 D.5116 ] [2010])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3946 83 {*movsi_internal}
     (nil))
(insn 6421 6420 6422 699 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2010 D.5116 ] [2010])
            (const_int 4 [0x4]))) nsichneu.c:3946 7 {*cmpsi_1}
     (nil))
(jump_insn 6422 6421 6423 699 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6472)
            (pc))) nsichneu.c:3946 495 {*jcc_1}
     (nil)
 -> 6472)
(note 6423 6422 6424 700 [bb 700] NOTE_INSN_BASIC_BLOCK)
(insn 6424 6423 6425 700 (set (reg:SI 0 ax [orig:2011 D.5116 ] [2011])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3947 83 {*movsi_internal}
     (nil))
(insn 6425 6424 6426 700 (parallel [
            (set (reg:SI 0 ax [orig:2012 D.5116 ] [2012])
                (plus:SI (reg:SI 0 ax [orig:2011 D.5116 ] [2011])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3947 197 {*addsi_1}
     (nil))
(insn 6426 6425 6427 700 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2012 D.5116 ] [2012])
            (const_int 6 [0x6]))) nsichneu.c:3946 7 {*cmpsi_1}
     (nil))
(jump_insn 6427 6426 6428 700 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6472)
            (pc))) nsichneu.c:3946 495 {*jcc_1}
     (nil)
 -> 6472)
(note 6428 6427 6429 701 [bb 701] NOTE_INSN_BASIC_BLOCK)
(insn 6429 6428 6430 701 (set (reg:SI 1 dx [orig:2013 D.5117 ] [2013])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3948 83 {*movsi_internal}
     (nil))
(insn 6430 6429 6431 701 (set (reg:SI 0 ax [orig:2014 D.5117 ] [2014])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3948 83 {*movsi_internal}
     (nil))
(insn 6431 6430 6432 701 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2013 D.5117 ] [2013])
            (reg:SI 0 ax [orig:2014 D.5117 ] [2014]))) nsichneu.c:3947 7 {*cmpsi_1}
     (nil))
(jump_insn 6432 6431 6433 701 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6472)
            (pc))) nsichneu.c:3947 495 {*jcc_1}
     (nil)
 -> 6472)
(note 6433 6432 6434 702 [bb 702] NOTE_INSN_BASIC_BLOCK)
(insn 6434 6433 6435 702 (set (reg:SI 1 dx [orig:2015 D.5117 ] [2015])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3949 83 {*movsi_internal}
     (nil))
(insn 6435 6434 6436 702 (set (reg:SI 0 ax [orig:2016 D.5117 ] [2016])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3949 83 {*movsi_internal}
     (nil))
(insn 6436 6435 6437 702 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2015 D.5117 ] [2015])
            (reg:SI 0 ax [orig:2016 D.5117 ] [2016]))) nsichneu.c:3948 7 {*cmpsi_1}
     (nil))
(jump_insn 6437 6436 6438 702 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6472)
            (pc))) nsichneu.c:3948 495 {*jcc_1}
     (nil)
 -> 6472)
(note 6438 6437 6439 703 [bb 703] NOTE_INSN_BASIC_BLOCK)
(insn 6439 6438 6440 703 (set (reg:SI 0 ax [3553])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3955 83 {*movsi_internal}
     (nil))
(insn 6440 6439 6441 703 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1412 [0xfffffffffffffa7c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3553])) nsichneu.c:3955 83 {*movsi_internal}
     (nil))
(insn 6441 6440 6442 703 (set (reg:SI 0 ax [3554])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3956 83 {*movsi_internal}
     (nil))
(insn 6442 6441 6443 703 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1416 [0xfffffffffffffa78])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3554])) nsichneu.c:3956 83 {*movsi_internal}
     (nil))
(insn 6443 6442 6444 703 (set (reg:SI 0 ax [3555])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1416 [0xfffffffffffffa78])) [0 b+0 S4 A32])) nsichneu.c:3959 83 {*movsi_internal}
     (nil))
(insn 6444 6443 6445 703 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3555])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1412 [0xfffffffffffffa7c])) [0 a+0 S4 A32]))) nsichneu.c:3959 7 {*cmpsi_1}
     (nil))
(jump_insn 6445 6444 6446 703 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6472)
            (pc))) nsichneu.c:3959 495 {*jcc_1}
     (nil)
 -> 6472)
(note 6446 6445 6447 704 [bb 704] NOTE_INSN_BASIC_BLOCK)
(insn 6447 6446 6448 704 (set (reg:SI 0 ax [orig:2017 D.5116 ] [2017])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3962 83 {*movsi_internal}
     (nil))
(insn 6448 6447 6449 704 (parallel [
            (set (reg:SI 0 ax [orig:2018 D.5116 ] [2018])
                (plus:SI (reg:SI 0 ax [orig:2017 D.5116 ] [2017])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3962 197 {*addsi_1}
     (nil))
(insn 6449 6448 6454 704 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2018 D.5116 ] [2018])) nsichneu.c:3962 83 {*movsi_internal}
     (nil))
(insn 6454 6449 6455 704 (set (reg:SI 1 dx [3560])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1412 [0xfffffffffffffa7c])) [0 a+0 S4 A32])) nsichneu.c:3965 83 {*movsi_internal}
     (nil))
(insn 6455 6454 6456 704 (set (reg:SI 0 ax [3561])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1416 [0xfffffffffffffa78])) [0 b+0 S4 A32])) nsichneu.c:3965 83 {*movsi_internal}
     (nil))
(insn 6456 6455 6457 704 (parallel [
            (set (reg:SI 0 ax [3559])
                (plus:SI (reg:SI 0 ax [3561])
                    (reg:SI 1 dx [3560])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3965 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1412 [0xfffffffffffffa7c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1416 [0xfffffffffffffa78])) [0 b+0 S4 A32]))
        (nil)))
(insn 6457 6456 6458 704 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1420 [0xfffffffffffffa74])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3559])) nsichneu.c:3965 83 {*movsi_internal}
     (nil))
(insn 6458 6457 6459 704 (set (reg:SI 0 ax [orig:2019 D.5116 ] [2019])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3968 83 {*movsi_internal}
     (nil))
(insn 6459 6458 6460 704 (set (reg:SI 1 dx [3562])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1412 [0xfffffffffffffa7c])) [0 a+0 S4 A32])) nsichneu.c:3968 83 {*movsi_internal}
     (nil))
(insn 6460 6459 6461 704 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2019 D.5116 ] [2019])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3562])) nsichneu.c:3968 83 {*movsi_internal}
     (nil))
(insn 6461 6460 6950 704 (set (reg:SI 0 ax [orig:2020 D.5116 ] [2020])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3969 83 {*movsi_internal}
     (nil))
(insn 6950 6461 6463 704 (set (reg:SI 1 dx [orig:2021 D.5116 ] [2021])
        (plus:SI (reg:SI 0 ax [orig:2020 D.5116 ] [2020])
            (const_int 1 [0x1]))) nsichneu.c:3969 191 {*leasi}
     (nil))
(insn 6463 6950 6464 704 (set (reg:SI 0 ax [3563])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1416 [0xfffffffffffffa78])) [0 b+0 S4 A32])) nsichneu.c:3969 83 {*movsi_internal}
     (nil))
(insn 6464 6463 6465 704 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2021 D.5116 ] [2021])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3563])) nsichneu.c:3969 83 {*movsi_internal}
     (nil))
(insn 6465 6464 6951 704 (set (reg:SI 0 ax [orig:2022 D.5116 ] [2022])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3970 83 {*movsi_internal}
     (nil))
(insn 6951 6465 6467 704 (set (reg:SI 1 dx [orig:2023 D.5116 ] [2023])
        (plus:SI (reg:SI 0 ax [orig:2022 D.5116 ] [2022])
            (const_int 2 [0x2]))) nsichneu.c:3970 191 {*leasi}
     (nil))
(insn 6467 6951 6468 704 (set (reg:SI 0 ax [3564])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1420 [0xfffffffffffffa74])) [0 c+0 S4 A32])) nsichneu.c:3970 83 {*movsi_internal}
     (nil))
(insn 6468 6467 6469 704 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2023 D.5116 ] [2023])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3564])) nsichneu.c:3970 83 {*movsi_internal}
     (nil))
(insn 6469 6468 6470 704 (set (reg:SI 0 ax [orig:2024 D.5116 ] [2024])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3971 83 {*movsi_internal}
     (nil))
(insn 6470 6469 6471 704 (parallel [
            (set (reg:SI 0 ax [orig:2025 D.5116 ] [2025])
                (plus:SI (reg:SI 0 ax [orig:2024 D.5116 ] [2024])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3971 197 {*addsi_1}
     (nil))
(insn 6471 6470 6472 704 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2025 D.5116 ] [2025])) nsichneu.c:3971 83 {*movsi_internal}
     (nil))
(code_label 6472 6471 6473 705 122 "" [5 uses])
(note 6473 6472 6474 705 [bb 705] NOTE_INSN_BASIC_BLOCK)
(insn 6474 6473 6475 705 (set (reg:SI 0 ax [orig:2026 D.5116 ] [2026])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3979 83 {*movsi_internal}
     (nil))
(insn 6475 6474 6476 705 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2026 D.5116 ] [2026])
            (const_int 4 [0x4]))) nsichneu.c:3979 7 {*cmpsi_1}
     (nil))
(jump_insn 6476 6475 6477 705 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6528)
            (pc))) nsichneu.c:3979 495 {*jcc_1}
     (nil)
 -> 6528)
(note 6477 6476 6478 706 [bb 706] NOTE_INSN_BASIC_BLOCK)
(insn 6478 6477 6479 706 (set (reg:SI 0 ax [orig:2027 D.5116 ] [2027])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:3980 83 {*movsi_internal}
     (nil))
(insn 6479 6478 6480 706 (parallel [
            (set (reg:SI 0 ax [orig:2028 D.5116 ] [2028])
                (plus:SI (reg:SI 0 ax [orig:2027 D.5116 ] [2027])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3980 197 {*addsi_1}
     (nil))
(insn 6480 6479 6481 706 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2028 D.5116 ] [2028])
            (const_int 6 [0x6]))) nsichneu.c:3979 7 {*cmpsi_1}
     (nil))
(jump_insn 6481 6480 6482 706 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6528)
            (pc))) nsichneu.c:3979 495 {*jcc_1}
     (nil)
 -> 6528)
(note 6482 6481 6483 707 [bb 707] NOTE_INSN_BASIC_BLOCK)
(insn 6483 6482 6484 707 (set (reg:SI 1 dx [orig:2029 D.5117 ] [2029])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3981 83 {*movsi_internal}
     (nil))
(insn 6484 6483 6485 707 (set (reg:SI 0 ax [orig:2030 D.5117 ] [2030])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:3981 83 {*movsi_internal}
     (nil))
(insn 6485 6484 6486 707 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2029 D.5117 ] [2029])
            (reg:SI 0 ax [orig:2030 D.5117 ] [2030]))) nsichneu.c:3980 7 {*cmpsi_1}
     (nil))
(jump_insn 6486 6485 6487 707 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6528)
            (pc))) nsichneu.c:3980 495 {*jcc_1}
     (nil)
 -> 6528)
(note 6487 6486 6488 708 [bb 708] NOTE_INSN_BASIC_BLOCK)
(insn 6488 6487 6489 708 (set (reg:SI 1 dx [orig:2031 D.5117 ] [2031])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3982 83 {*movsi_internal}
     (nil))
(insn 6489 6488 6490 708 (set (reg:SI 0 ax [orig:2032 D.5117 ] [2032])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:3982 83 {*movsi_internal}
     (nil))
(insn 6490 6489 6491 708 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2031 D.5117 ] [2031])
            (reg:SI 0 ax [orig:2032 D.5117 ] [2032]))) nsichneu.c:3981 7 {*cmpsi_1}
     (nil))
(jump_insn 6491 6490 6492 708 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6528)
            (pc))) nsichneu.c:3981 495 {*jcc_1}
     (nil)
 -> 6528)
(note 6492 6491 6493 709 [bb 709] NOTE_INSN_BASIC_BLOCK)
(insn 6493 6492 6494 709 (set (reg:SI 0 ax [3565])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:3988 83 {*movsi_internal}
     (nil))
(insn 6494 6493 6495 709 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1424 [0xfffffffffffffa70])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3565])) nsichneu.c:3988 83 {*movsi_internal}
     (nil))
(insn 6495 6494 6496 709 (set (reg:SI 0 ax [3566])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:3989 83 {*movsi_internal}
     (nil))
(insn 6496 6495 6497 709 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1428 [0xfffffffffffffa6c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3566])) nsichneu.c:3989 83 {*movsi_internal}
     (nil))
(insn 6497 6496 6498 709 (set (reg:SI 0 ax [3567])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1428 [0xfffffffffffffa6c])) [0 b+0 S4 A32])) nsichneu.c:3992 83 {*movsi_internal}
     (nil))
(insn 6498 6497 6499 709 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3567])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1424 [0xfffffffffffffa70])) [0 a+0 S4 A32]))) nsichneu.c:3992 7 {*cmpsi_1}
     (nil))
(jump_insn 6499 6498 6500 709 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6528)
            (pc))) nsichneu.c:3992 495 {*jcc_1}
     (nil)
 -> 6528)
(note 6500 6499 6501 710 [bb 710] NOTE_INSN_BASIC_BLOCK)
(insn 6501 6500 6502 710 (set (reg:SI 0 ax [orig:2033 D.5117 ] [2033])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:3995 83 {*movsi_internal}
     (nil))
(insn 6502 6501 6503 710 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:2033 D.5117 ] [2033])) nsichneu.c:3995 83 {*movsi_internal}
     (nil))
(insn 6503 6502 6504 710 (set (reg:SI 0 ax [orig:2034 D.5116 ] [2034])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:3996 83 {*movsi_internal}
     (nil))
(insn 6504 6503 6505 710 (parallel [
            (set (reg:SI 0 ax [orig:2035 D.5116 ] [2035])
                (plus:SI (reg:SI 0 ax [orig:2034 D.5116 ] [2034])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3996 197 {*addsi_1}
     (nil))
(insn 6505 6504 6510 710 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2035 D.5116 ] [2035])) nsichneu.c:3996 83 {*movsi_internal}
     (nil))
(insn 6510 6505 6511 710 (set (reg:SI 1 dx [3572])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1424 [0xfffffffffffffa70])) [0 a+0 S4 A32])) nsichneu.c:3999 83 {*movsi_internal}
     (nil))
(insn 6511 6510 6512 710 (set (reg:SI 0 ax [3573])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1428 [0xfffffffffffffa6c])) [0 b+0 S4 A32])) nsichneu.c:3999 83 {*movsi_internal}
     (nil))
(insn 6512 6511 6513 710 (parallel [
            (set (reg:SI 0 ax [3571])
                (plus:SI (reg:SI 0 ax [3573])
                    (reg:SI 1 dx [3572])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:3999 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1424 [0xfffffffffffffa70])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1428 [0xfffffffffffffa6c])) [0 b+0 S4 A32]))
        (nil)))
(insn 6513 6512 6514 710 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1432 [0xfffffffffffffa68])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3571])) nsichneu.c:3999 83 {*movsi_internal}
     (nil))
(insn 6514 6513 6515 710 (set (reg:SI 0 ax [orig:2036 D.5116 ] [2036])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4002 83 {*movsi_internal}
     (nil))
(insn 6515 6514 6516 710 (set (reg:SI 1 dx [3574])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1424 [0xfffffffffffffa70])) [0 a+0 S4 A32])) nsichneu.c:4002 83 {*movsi_internal}
     (nil))
(insn 6516 6515 6517 710 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2036 D.5116 ] [2036])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3574])) nsichneu.c:4002 83 {*movsi_internal}
     (nil))
(insn 6517 6516 6948 710 (set (reg:SI 0 ax [orig:2037 D.5116 ] [2037])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4003 83 {*movsi_internal}
     (nil))
(insn 6948 6517 6519 710 (set (reg:SI 1 dx [orig:2038 D.5116 ] [2038])
        (plus:SI (reg:SI 0 ax [orig:2037 D.5116 ] [2037])
            (const_int 1 [0x1]))) nsichneu.c:4003 191 {*leasi}
     (nil))
(insn 6519 6948 6520 710 (set (reg:SI 0 ax [3575])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1428 [0xfffffffffffffa6c])) [0 b+0 S4 A32])) nsichneu.c:4003 83 {*movsi_internal}
     (nil))
(insn 6520 6519 6521 710 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2038 D.5116 ] [2038])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3575])) nsichneu.c:4003 83 {*movsi_internal}
     (nil))
(insn 6521 6520 6949 710 (set (reg:SI 0 ax [orig:2039 D.5116 ] [2039])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4004 83 {*movsi_internal}
     (nil))
(insn 6949 6521 6523 710 (set (reg:SI 1 dx [orig:2040 D.5116 ] [2040])
        (plus:SI (reg:SI 0 ax [orig:2039 D.5116 ] [2039])
            (const_int 2 [0x2]))) nsichneu.c:4004 191 {*leasi}
     (nil))
(insn 6523 6949 6524 710 (set (reg:SI 0 ax [3576])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1432 [0xfffffffffffffa68])) [0 c+0 S4 A32])) nsichneu.c:4004 83 {*movsi_internal}
     (nil))
(insn 6524 6523 6525 710 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2040 D.5116 ] [2040])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3576])) nsichneu.c:4004 83 {*movsi_internal}
     (nil))
(insn 6525 6524 6526 710 (set (reg:SI 0 ax [orig:2041 D.5116 ] [2041])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4005 83 {*movsi_internal}
     (nil))
(insn 6526 6525 6527 710 (parallel [
            (set (reg:SI 0 ax [orig:2042 D.5116 ] [2042])
                (plus:SI (reg:SI 0 ax [orig:2041 D.5116 ] [2041])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4005 197 {*addsi_1}
     (nil))
(insn 6527 6526 6528 710 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2042 D.5116 ] [2042])) nsichneu.c:4005 83 {*movsi_internal}
     (nil))
(code_label 6528 6527 6529 711 123 "" [5 uses])
(note 6529 6528 6530 711 [bb 711] NOTE_INSN_BASIC_BLOCK)
(insn 6530 6529 6531 711 (set (reg:SI 0 ax [orig:2043 D.5116 ] [2043])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4013 83 {*movsi_internal}
     (nil))
(insn 6531 6530 6532 711 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2043 D.5116 ] [2043])
            (const_int 4 [0x4]))) nsichneu.c:4013 7 {*cmpsi_1}
     (nil))
(jump_insn 6532 6531 6533 711 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6582)
            (pc))) nsichneu.c:4013 495 {*jcc_1}
     (nil)
 -> 6582)
(note 6533 6532 6534 712 [bb 712] NOTE_INSN_BASIC_BLOCK)
(insn 6534 6533 6535 712 (set (reg:SI 0 ax [orig:2044 D.5116 ] [2044])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4014 83 {*movsi_internal}
     (nil))
(insn 6535 6534 6536 712 (parallel [
            (set (reg:SI 0 ax [orig:2045 D.5116 ] [2045])
                (plus:SI (reg:SI 0 ax [orig:2044 D.5116 ] [2044])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4014 197 {*addsi_1}
     (nil))
(insn 6536 6535 6537 712 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2045 D.5116 ] [2045])
            (const_int 6 [0x6]))) nsichneu.c:4013 7 {*cmpsi_1}
     (nil))
(jump_insn 6537 6536 6538 712 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6582)
            (pc))) nsichneu.c:4013 495 {*jcc_1}
     (nil)
 -> 6582)
(note 6538 6537 6539 713 [bb 713] NOTE_INSN_BASIC_BLOCK)
(insn 6539 6538 6540 713 (set (reg:SI 1 dx [orig:2046 D.5117 ] [2046])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4015 83 {*movsi_internal}
     (nil))
(insn 6540 6539 6541 713 (set (reg:SI 0 ax [orig:2047 D.5117 ] [2047])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4015 83 {*movsi_internal}
     (nil))
(insn 6541 6540 6542 713 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2046 D.5117 ] [2046])
            (reg:SI 0 ax [orig:2047 D.5117 ] [2047]))) nsichneu.c:4014 7 {*cmpsi_1}
     (nil))
(jump_insn 6542 6541 6543 713 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6582)
            (pc))) nsichneu.c:4014 495 {*jcc_1}
     (nil)
 -> 6582)
(note 6543 6542 6544 714 [bb 714] NOTE_INSN_BASIC_BLOCK)
(insn 6544 6543 6545 714 (set (reg:SI 1 dx [orig:2048 D.5117 ] [2048])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4016 83 {*movsi_internal}
     (nil))
(insn 6545 6544 6546 714 (set (reg:SI 0 ax [orig:2049 D.5117 ] [2049])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:4016 83 {*movsi_internal}
     (nil))
(insn 6546 6545 6547 714 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2048 D.5117 ] [2048])
            (reg:SI 0 ax [orig:2049 D.5117 ] [2049]))) nsichneu.c:4015 7 {*cmpsi_1}
     (nil))
(jump_insn 6547 6546 6548 714 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6582)
            (pc))) nsichneu.c:4015 495 {*jcc_1}
     (nil)
 -> 6582)
(note 6548 6547 6549 715 [bb 715] NOTE_INSN_BASIC_BLOCK)
(insn 6549 6548 6550 715 (set (reg:SI 0 ax [3577])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:4022 83 {*movsi_internal}
     (nil))
(insn 6550 6549 6551 715 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1436 [0xfffffffffffffa64])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3577])) nsichneu.c:4022 83 {*movsi_internal}
     (nil))
(insn 6551 6550 6552 715 (set (reg:SI 0 ax [3578])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4023 83 {*movsi_internal}
     (nil))
(insn 6552 6551 6553 715 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1440 [0xfffffffffffffa60])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3578])) nsichneu.c:4023 83 {*movsi_internal}
     (nil))
(insn 6553 6552 6554 715 (set (reg:SI 0 ax [3579])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1440 [0xfffffffffffffa60])) [0 b+0 S4 A32])) nsichneu.c:4026 83 {*movsi_internal}
     (nil))
(insn 6554 6553 6555 715 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3579])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1436 [0xfffffffffffffa64])) [0 a+0 S4 A32]))) nsichneu.c:4026 7 {*cmpsi_1}
     (nil))
(jump_insn 6555 6554 6556 715 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6582)
            (pc))) nsichneu.c:4026 495 {*jcc_1}
     (nil)
 -> 6582)
(note 6556 6555 6557 716 [bb 716] NOTE_INSN_BASIC_BLOCK)
(insn 6557 6556 6558 716 (set (reg:SI 0 ax [orig:2050 D.5116 ] [2050])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4029 83 {*movsi_internal}
     (nil))
(insn 6558 6557 6559 716 (parallel [
            (set (reg:SI 0 ax [orig:2051 D.5116 ] [2051])
                (plus:SI (reg:SI 0 ax [orig:2050 D.5116 ] [2050])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4029 197 {*addsi_1}
     (nil))
(insn 6559 6558 6564 716 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2051 D.5116 ] [2051])) nsichneu.c:4029 83 {*movsi_internal}
     (nil))
(insn 6564 6559 6565 716 (set (reg:SI 1 dx [3584])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1436 [0xfffffffffffffa64])) [0 a+0 S4 A32])) nsichneu.c:4032 83 {*movsi_internal}
     (nil))
(insn 6565 6564 6566 716 (set (reg:SI 0 ax [3585])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1440 [0xfffffffffffffa60])) [0 b+0 S4 A32])) nsichneu.c:4032 83 {*movsi_internal}
     (nil))
(insn 6566 6565 6567 716 (parallel [
            (set (reg:SI 0 ax [3583])
                (plus:SI (reg:SI 0 ax [3585])
                    (reg:SI 1 dx [3584])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4032 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1436 [0xfffffffffffffa64])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1440 [0xfffffffffffffa60])) [0 b+0 S4 A32]))
        (nil)))
(insn 6567 6566 6568 716 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1444 [0xfffffffffffffa5c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3583])) nsichneu.c:4032 83 {*movsi_internal}
     (nil))
(insn 6568 6567 6569 716 (set (reg:SI 0 ax [orig:2052 D.5116 ] [2052])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4035 83 {*movsi_internal}
     (nil))
(insn 6569 6568 6570 716 (set (reg:SI 1 dx [3586])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1436 [0xfffffffffffffa64])) [0 a+0 S4 A32])) nsichneu.c:4035 83 {*movsi_internal}
     (nil))
(insn 6570 6569 6571 716 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2052 D.5116 ] [2052])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3586])) nsichneu.c:4035 83 {*movsi_internal}
     (nil))
(insn 6571 6570 6946 716 (set (reg:SI 0 ax [orig:2053 D.5116 ] [2053])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4036 83 {*movsi_internal}
     (nil))
(insn 6946 6571 6573 716 (set (reg:SI 1 dx [orig:2054 D.5116 ] [2054])
        (plus:SI (reg:SI 0 ax [orig:2053 D.5116 ] [2053])
            (const_int 1 [0x1]))) nsichneu.c:4036 191 {*leasi}
     (nil))
(insn 6573 6946 6574 716 (set (reg:SI 0 ax [3587])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1440 [0xfffffffffffffa60])) [0 b+0 S4 A32])) nsichneu.c:4036 83 {*movsi_internal}
     (nil))
(insn 6574 6573 6575 716 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2054 D.5116 ] [2054])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3587])) nsichneu.c:4036 83 {*movsi_internal}
     (nil))
(insn 6575 6574 6947 716 (set (reg:SI 0 ax [orig:2055 D.5116 ] [2055])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4037 83 {*movsi_internal}
     (nil))
(insn 6947 6575 6577 716 (set (reg:SI 1 dx [orig:2056 D.5116 ] [2056])
        (plus:SI (reg:SI 0 ax [orig:2055 D.5116 ] [2055])
            (const_int 2 [0x2]))) nsichneu.c:4037 191 {*leasi}
     (nil))
(insn 6577 6947 6578 716 (set (reg:SI 0 ax [3588])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1444 [0xfffffffffffffa5c])) [0 c+0 S4 A32])) nsichneu.c:4037 83 {*movsi_internal}
     (nil))
(insn 6578 6577 6579 716 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2056 D.5116 ] [2056])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3588])) nsichneu.c:4037 83 {*movsi_internal}
     (nil))
(insn 6579 6578 6580 716 (set (reg:SI 0 ax [orig:2057 D.5116 ] [2057])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4038 83 {*movsi_internal}
     (nil))
(insn 6580 6579 6581 716 (parallel [
            (set (reg:SI 0 ax [orig:2058 D.5116 ] [2058])
                (plus:SI (reg:SI 0 ax [orig:2057 D.5116 ] [2057])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4038 197 {*addsi_1}
     (nil))
(insn 6581 6580 6582 716 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2058 D.5116 ] [2058])) nsichneu.c:4038 83 {*movsi_internal}
     (nil))
(code_label 6582 6581 6583 717 124 "" [5 uses])
(note 6583 6582 6584 717 [bb 717] NOTE_INSN_BASIC_BLOCK)
(insn 6584 6583 6585 717 (set (reg:SI 0 ax [orig:2059 D.5116 ] [2059])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4046 83 {*movsi_internal}
     (nil))
(insn 6585 6584 6586 717 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2059 D.5116 ] [2059])
            (const_int 4 [0x4]))) nsichneu.c:4046 7 {*cmpsi_1}
     (nil))
(jump_insn 6586 6585 6587 717 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6638)
            (pc))) nsichneu.c:4046 495 {*jcc_1}
     (nil)
 -> 6638)
(note 6587 6586 6588 718 [bb 718] NOTE_INSN_BASIC_BLOCK)
(insn 6588 6587 6589 718 (set (reg:SI 0 ax [orig:2060 D.5116 ] [2060])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4047 83 {*movsi_internal}
     (nil))
(insn 6589 6588 6590 718 (parallel [
            (set (reg:SI 0 ax [orig:2061 D.5116 ] [2061])
                (plus:SI (reg:SI 0 ax [orig:2060 D.5116 ] [2060])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4047 197 {*addsi_1}
     (nil))
(insn 6590 6589 6591 718 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2061 D.5116 ] [2061])
            (const_int 6 [0x6]))) nsichneu.c:4046 7 {*cmpsi_1}
     (nil))
(jump_insn 6591 6590 6592 718 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6638)
            (pc))) nsichneu.c:4046 495 {*jcc_1}
     (nil)
 -> 6638)
(note 6592 6591 6593 719 [bb 719] NOTE_INSN_BASIC_BLOCK)
(insn 6593 6592 6594 719 (set (reg:SI 1 dx [orig:2062 D.5117 ] [2062])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4048 83 {*movsi_internal}
     (nil))
(insn 6594 6593 6595 719 (set (reg:SI 0 ax [orig:2063 D.5117 ] [2063])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:4048 83 {*movsi_internal}
     (nil))
(insn 6595 6594 6596 719 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2062 D.5117 ] [2062])
            (reg:SI 0 ax [orig:2063 D.5117 ] [2063]))) nsichneu.c:4047 7 {*cmpsi_1}
     (nil))
(jump_insn 6596 6595 6597 719 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6638)
            (pc))) nsichneu.c:4047 495 {*jcc_1}
     (nil)
 -> 6638)
(note 6597 6596 6598 720 [bb 720] NOTE_INSN_BASIC_BLOCK)
(insn 6598 6597 6599 720 (set (reg:SI 1 dx [orig:2064 D.5117 ] [2064])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4049 83 {*movsi_internal}
     (nil))
(insn 6599 6598 6600 720 (set (reg:SI 0 ax [orig:2065 D.5117 ] [2065])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:4049 83 {*movsi_internal}
     (nil))
(insn 6600 6599 6601 720 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2064 D.5117 ] [2064])
            (reg:SI 0 ax [orig:2065 D.5117 ] [2065]))) nsichneu.c:4048 7 {*cmpsi_1}
     (nil))
(jump_insn 6601 6600 6602 720 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6638)
            (pc))) nsichneu.c:4048 495 {*jcc_1}
     (nil)
 -> 6638)
(note 6602 6601 6603 721 [bb 721] NOTE_INSN_BASIC_BLOCK)
(insn 6603 6602 6604 721 (set (reg:SI 0 ax [3589])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:4055 83 {*movsi_internal}
     (nil))
(insn 6604 6603 6605 721 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1448 [0xfffffffffffffa58])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3589])) nsichneu.c:4055 83 {*movsi_internal}
     (nil))
(insn 6605 6604 6606 721 (set (reg:SI 0 ax [3590])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4056 83 {*movsi_internal}
     (nil))
(insn 6606 6605 6607 721 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1452 [0xfffffffffffffa54])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3590])) nsichneu.c:4056 83 {*movsi_internal}
     (nil))
(insn 6607 6606 6608 721 (set (reg:SI 0 ax [3591])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1452 [0xfffffffffffffa54])) [0 b+0 S4 A32])) nsichneu.c:4059 83 {*movsi_internal}
     (nil))
(insn 6608 6607 6609 721 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3591])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1448 [0xfffffffffffffa58])) [0 a+0 S4 A32]))) nsichneu.c:4059 7 {*cmpsi_1}
     (nil))
(jump_insn 6609 6608 6610 721 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6638)
            (pc))) nsichneu.c:4059 495 {*jcc_1}
     (nil)
 -> 6638)
(note 6610 6609 6611 722 [bb 722] NOTE_INSN_BASIC_BLOCK)
(insn 6611 6610 6612 722 (set (reg:SI 0 ax [orig:2066 D.5117 ] [2066])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4062 83 {*movsi_internal}
     (nil))
(insn 6612 6611 6613 722 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:2066 D.5117 ] [2066])) nsichneu.c:4062 83 {*movsi_internal}
     (nil))
(insn 6613 6612 6614 722 (set (reg:SI 0 ax [orig:2067 D.5116 ] [2067])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4063 83 {*movsi_internal}
     (nil))
(insn 6614 6613 6615 722 (parallel [
            (set (reg:SI 0 ax [orig:2068 D.5116 ] [2068])
                (plus:SI (reg:SI 0 ax [orig:2067 D.5116 ] [2067])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4063 197 {*addsi_1}
     (nil))
(insn 6615 6614 6620 722 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2068 D.5116 ] [2068])) nsichneu.c:4063 83 {*movsi_internal}
     (nil))
(insn 6620 6615 6621 722 (set (reg:SI 1 dx [3596])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1448 [0xfffffffffffffa58])) [0 a+0 S4 A32])) nsichneu.c:4066 83 {*movsi_internal}
     (nil))
(insn 6621 6620 6622 722 (set (reg:SI 0 ax [3597])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1452 [0xfffffffffffffa54])) [0 b+0 S4 A32])) nsichneu.c:4066 83 {*movsi_internal}
     (nil))
(insn 6622 6621 6623 722 (parallel [
            (set (reg:SI 0 ax [3595])
                (plus:SI (reg:SI 0 ax [3597])
                    (reg:SI 1 dx [3596])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4066 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1448 [0xfffffffffffffa58])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1452 [0xfffffffffffffa54])) [0 b+0 S4 A32]))
        (nil)))
(insn 6623 6622 6624 722 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1456 [0xfffffffffffffa50])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3595])) nsichneu.c:4066 83 {*movsi_internal}
     (nil))
(insn 6624 6623 6625 722 (set (reg:SI 0 ax [orig:2069 D.5116 ] [2069])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4069 83 {*movsi_internal}
     (nil))
(insn 6625 6624 6626 722 (set (reg:SI 1 dx [3598])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1448 [0xfffffffffffffa58])) [0 a+0 S4 A32])) nsichneu.c:4069 83 {*movsi_internal}
     (nil))
(insn 6626 6625 6627 722 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2069 D.5116 ] [2069])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3598])) nsichneu.c:4069 83 {*movsi_internal}
     (nil))
(insn 6627 6626 6944 722 (set (reg:SI 0 ax [orig:2070 D.5116 ] [2070])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4070 83 {*movsi_internal}
     (nil))
(insn 6944 6627 6629 722 (set (reg:SI 1 dx [orig:2071 D.5116 ] [2071])
        (plus:SI (reg:SI 0 ax [orig:2070 D.5116 ] [2070])
            (const_int 1 [0x1]))) nsichneu.c:4070 191 {*leasi}
     (nil))
(insn 6629 6944 6630 722 (set (reg:SI 0 ax [3599])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1452 [0xfffffffffffffa54])) [0 b+0 S4 A32])) nsichneu.c:4070 83 {*movsi_internal}
     (nil))
(insn 6630 6629 6631 722 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2071 D.5116 ] [2071])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3599])) nsichneu.c:4070 83 {*movsi_internal}
     (nil))
(insn 6631 6630 6945 722 (set (reg:SI 0 ax [orig:2072 D.5116 ] [2072])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4071 83 {*movsi_internal}
     (nil))
(insn 6945 6631 6633 722 (set (reg:SI 1 dx [orig:2073 D.5116 ] [2073])
        (plus:SI (reg:SI 0 ax [orig:2072 D.5116 ] [2072])
            (const_int 2 [0x2]))) nsichneu.c:4071 191 {*leasi}
     (nil))
(insn 6633 6945 6634 722 (set (reg:SI 0 ax [3600])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1456 [0xfffffffffffffa50])) [0 c+0 S4 A32])) nsichneu.c:4071 83 {*movsi_internal}
     (nil))
(insn 6634 6633 6635 722 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2073 D.5116 ] [2073])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3600])) nsichneu.c:4071 83 {*movsi_internal}
     (nil))
(insn 6635 6634 6636 722 (set (reg:SI 0 ax [orig:2074 D.5116 ] [2074])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4072 83 {*movsi_internal}
     (nil))
(insn 6636 6635 6637 722 (parallel [
            (set (reg:SI 0 ax [orig:2075 D.5116 ] [2075])
                (plus:SI (reg:SI 0 ax [orig:2074 D.5116 ] [2074])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4072 197 {*addsi_1}
     (nil))
(insn 6637 6636 6638 722 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2075 D.5116 ] [2075])) nsichneu.c:4072 83 {*movsi_internal}
     (nil))
(code_label 6638 6637 6639 723 125 "" [5 uses])
(note 6639 6638 6640 723 [bb 723] NOTE_INSN_BASIC_BLOCK)
(insn 6640 6639 6641 723 (set (reg:SI 0 ax [orig:2076 D.5116 ] [2076])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4080 83 {*movsi_internal}
     (nil))
(insn 6641 6640 6642 723 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2076 D.5116 ] [2076])
            (const_int 4 [0x4]))) nsichneu.c:4080 7 {*cmpsi_1}
     (nil))
(jump_insn 6642 6641 6643 723 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6694)
            (pc))) nsichneu.c:4080 495 {*jcc_1}
     (nil)
 -> 6694)
(note 6643 6642 6644 724 [bb 724] NOTE_INSN_BASIC_BLOCK)
(insn 6644 6643 6645 724 (set (reg:SI 0 ax [orig:2077 D.5116 ] [2077])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4081 83 {*movsi_internal}
     (nil))
(insn 6645 6644 6646 724 (parallel [
            (set (reg:SI 0 ax [orig:2078 D.5116 ] [2078])
                (plus:SI (reg:SI 0 ax [orig:2077 D.5116 ] [2077])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4081 197 {*addsi_1}
     (nil))
(insn 6646 6645 6647 724 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2078 D.5116 ] [2078])
            (const_int 6 [0x6]))) nsichneu.c:4080 7 {*cmpsi_1}
     (nil))
(jump_insn 6647 6646 6648 724 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6694)
            (pc))) nsichneu.c:4080 495 {*jcc_1}
     (nil)
 -> 6694)
(note 6648 6647 6649 725 [bb 725] NOTE_INSN_BASIC_BLOCK)
(insn 6649 6648 6650 725 (set (reg:SI 1 dx [orig:2079 D.5117 ] [2079])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4082 83 {*movsi_internal}
     (nil))
(insn 6650 6649 6651 725 (set (reg:SI 0 ax [orig:2080 D.5117 ] [2080])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:4082 83 {*movsi_internal}
     (nil))
(insn 6651 6650 6652 725 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2079 D.5117 ] [2079])
            (reg:SI 0 ax [orig:2080 D.5117 ] [2080]))) nsichneu.c:4081 7 {*cmpsi_1}
     (nil))
(jump_insn 6652 6651 6653 725 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6694)
            (pc))) nsichneu.c:4081 495 {*jcc_1}
     (nil)
 -> 6694)
(note 6653 6652 6654 726 [bb 726] NOTE_INSN_BASIC_BLOCK)
(insn 6654 6653 6655 726 (set (reg:SI 1 dx [orig:2081 D.5117 ] [2081])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4083 83 {*movsi_internal}
     (nil))
(insn 6655 6654 6656 726 (set (reg:SI 0 ax [orig:2082 D.5117 ] [2082])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4083 83 {*movsi_internal}
     (nil))
(insn 6656 6655 6657 726 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2081 D.5117 ] [2081])
            (reg:SI 0 ax [orig:2082 D.5117 ] [2082]))) nsichneu.c:4082 7 {*cmpsi_1}
     (nil))
(jump_insn 6657 6656 6658 726 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6694)
            (pc))) nsichneu.c:4082 495 {*jcc_1}
     (nil)
 -> 6694)
(note 6658 6657 6659 727 [bb 727] NOTE_INSN_BASIC_BLOCK)
(insn 6659 6658 6660 727 (set (reg:SI 0 ax [3601])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:4089 83 {*movsi_internal}
     (nil))
(insn 6660 6659 6661 727 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1460 [0xfffffffffffffa4c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3601])) nsichneu.c:4089 83 {*movsi_internal}
     (nil))
(insn 6661 6660 6662 727 (set (reg:SI 0 ax [3602])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4090 83 {*movsi_internal}
     (nil))
(insn 6662 6661 6663 727 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1464 [0xfffffffffffffa48])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3602])) nsichneu.c:4090 83 {*movsi_internal}
     (nil))
(insn 6663 6662 6664 727 (set (reg:SI 0 ax [3603])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1464 [0xfffffffffffffa48])) [0 b+0 S4 A32])) nsichneu.c:4093 83 {*movsi_internal}
     (nil))
(insn 6664 6663 6665 727 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3603])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1460 [0xfffffffffffffa4c])) [0 a+0 S4 A32]))) nsichneu.c:4093 7 {*cmpsi_1}
     (nil))
(jump_insn 6665 6664 6666 727 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6694)
            (pc))) nsichneu.c:4093 495 {*jcc_1}
     (nil)
 -> 6694)
(note 6666 6665 6667 728 [bb 728] NOTE_INSN_BASIC_BLOCK)
(insn 6667 6666 6668 728 (set (reg:SI 0 ax [orig:2083 D.5117 ] [2083])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:4096 83 {*movsi_internal}
     (nil))
(insn 6668 6667 6669 728 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:2083 D.5117 ] [2083])) nsichneu.c:4096 83 {*movsi_internal}
     (nil))
(insn 6669 6668 6670 728 (set (reg:SI 0 ax [orig:2084 D.5116 ] [2084])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4097 83 {*movsi_internal}
     (nil))
(insn 6670 6669 6671 728 (parallel [
            (set (reg:SI 0 ax [orig:2085 D.5116 ] [2085])
                (plus:SI (reg:SI 0 ax [orig:2084 D.5116 ] [2084])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4097 197 {*addsi_1}
     (nil))
(insn 6671 6670 6676 728 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2085 D.5116 ] [2085])) nsichneu.c:4097 83 {*movsi_internal}
     (nil))
(insn 6676 6671 6677 728 (set (reg:SI 1 dx [3608])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1460 [0xfffffffffffffa4c])) [0 a+0 S4 A32])) nsichneu.c:4100 83 {*movsi_internal}
     (nil))
(insn 6677 6676 6678 728 (set (reg:SI 0 ax [3609])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1464 [0xfffffffffffffa48])) [0 b+0 S4 A32])) nsichneu.c:4100 83 {*movsi_internal}
     (nil))
(insn 6678 6677 6679 728 (parallel [
            (set (reg:SI 0 ax [3607])
                (plus:SI (reg:SI 0 ax [3609])
                    (reg:SI 1 dx [3608])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4100 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1460 [0xfffffffffffffa4c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1464 [0xfffffffffffffa48])) [0 b+0 S4 A32]))
        (nil)))
(insn 6679 6678 6680 728 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1468 [0xfffffffffffffa44])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3607])) nsichneu.c:4100 83 {*movsi_internal}
     (nil))
(insn 6680 6679 6681 728 (set (reg:SI 0 ax [orig:2086 D.5116 ] [2086])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4103 83 {*movsi_internal}
     (nil))
(insn 6681 6680 6682 728 (set (reg:SI 1 dx [3610])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1460 [0xfffffffffffffa4c])) [0 a+0 S4 A32])) nsichneu.c:4103 83 {*movsi_internal}
     (nil))
(insn 6682 6681 6683 728 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2086 D.5116 ] [2086])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3610])) nsichneu.c:4103 83 {*movsi_internal}
     (nil))
(insn 6683 6682 6942 728 (set (reg:SI 0 ax [orig:2087 D.5116 ] [2087])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4104 83 {*movsi_internal}
     (nil))
(insn 6942 6683 6685 728 (set (reg:SI 1 dx [orig:2088 D.5116 ] [2088])
        (plus:SI (reg:SI 0 ax [orig:2087 D.5116 ] [2087])
            (const_int 1 [0x1]))) nsichneu.c:4104 191 {*leasi}
     (nil))
(insn 6685 6942 6686 728 (set (reg:SI 0 ax [3611])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1464 [0xfffffffffffffa48])) [0 b+0 S4 A32])) nsichneu.c:4104 83 {*movsi_internal}
     (nil))
(insn 6686 6685 6687 728 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2088 D.5116 ] [2088])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3611])) nsichneu.c:4104 83 {*movsi_internal}
     (nil))
(insn 6687 6686 6943 728 (set (reg:SI 0 ax [orig:2089 D.5116 ] [2089])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4105 83 {*movsi_internal}
     (nil))
(insn 6943 6687 6689 728 (set (reg:SI 1 dx [orig:2090 D.5116 ] [2090])
        (plus:SI (reg:SI 0 ax [orig:2089 D.5116 ] [2089])
            (const_int 2 [0x2]))) nsichneu.c:4105 191 {*leasi}
     (nil))
(insn 6689 6943 6690 728 (set (reg:SI 0 ax [3612])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1468 [0xfffffffffffffa44])) [0 c+0 S4 A32])) nsichneu.c:4105 83 {*movsi_internal}
     (nil))
(insn 6690 6689 6691 728 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2090 D.5116 ] [2090])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3612])) nsichneu.c:4105 83 {*movsi_internal}
     (nil))
(insn 6691 6690 6692 728 (set (reg:SI 0 ax [orig:2091 D.5116 ] [2091])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4106 83 {*movsi_internal}
     (nil))
(insn 6692 6691 6693 728 (parallel [
            (set (reg:SI 0 ax [orig:2092 D.5116 ] [2092])
                (plus:SI (reg:SI 0 ax [orig:2091 D.5116 ] [2091])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4106 197 {*addsi_1}
     (nil))
(insn 6693 6692 6694 728 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2092 D.5116 ] [2092])) nsichneu.c:4106 83 {*movsi_internal}
     (nil))
(code_label 6694 6693 6695 729 126 "" [5 uses])
(note 6695 6694 6696 729 [bb 729] NOTE_INSN_BASIC_BLOCK)
(insn 6696 6695 6697 729 (set (reg:SI 0 ax [orig:2093 D.5116 ] [2093])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4114 83 {*movsi_internal}
     (nil))
(insn 6697 6696 6698 729 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2093 D.5116 ] [2093])
            (const_int 4 [0x4]))) nsichneu.c:4114 7 {*cmpsi_1}
     (nil))
(jump_insn 6698 6697 6699 729 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6750)
            (pc))) nsichneu.c:4114 495 {*jcc_1}
     (nil)
 -> 6750)
(note 6699 6698 6700 730 [bb 730] NOTE_INSN_BASIC_BLOCK)
(insn 6700 6699 6701 730 (set (reg:SI 0 ax [orig:2094 D.5116 ] [2094])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4115 83 {*movsi_internal}
     (nil))
(insn 6701 6700 6702 730 (parallel [
            (set (reg:SI 0 ax [orig:2095 D.5116 ] [2095])
                (plus:SI (reg:SI 0 ax [orig:2094 D.5116 ] [2094])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4115 197 {*addsi_1}
     (nil))
(insn 6702 6701 6703 730 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2095 D.5116 ] [2095])
            (const_int 6 [0x6]))) nsichneu.c:4114 7 {*cmpsi_1}
     (nil))
(jump_insn 6703 6702 6704 730 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6750)
            (pc))) nsichneu.c:4114 495 {*jcc_1}
     (nil)
 -> 6750)
(note 6704 6703 6705 731 [bb 731] NOTE_INSN_BASIC_BLOCK)
(insn 6705 6704 6706 731 (set (reg:SI 1 dx [orig:2096 D.5117 ] [2096])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4116 83 {*movsi_internal}
     (nil))
(insn 6706 6705 6707 731 (set (reg:SI 0 ax [orig:2097 D.5117 ] [2097])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:4116 83 {*movsi_internal}
     (nil))
(insn 6707 6706 6708 731 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2096 D.5117 ] [2096])
            (reg:SI 0 ax [orig:2097 D.5117 ] [2097]))) nsichneu.c:4115 7 {*cmpsi_1}
     (nil))
(jump_insn 6708 6707 6709 731 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6750)
            (pc))) nsichneu.c:4115 495 {*jcc_1}
     (nil)
 -> 6750)
(note 6709 6708 6710 732 [bb 732] NOTE_INSN_BASIC_BLOCK)
(insn 6710 6709 6711 732 (set (reg:SI 1 dx [orig:2098 D.5117 ] [2098])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4117 83 {*movsi_internal}
     (nil))
(insn 6711 6710 6712 732 (set (reg:SI 0 ax [orig:2099 D.5117 ] [2099])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:4117 83 {*movsi_internal}
     (nil))
(insn 6712 6711 6713 732 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2098 D.5117 ] [2098])
            (reg:SI 0 ax [orig:2099 D.5117 ] [2099]))) nsichneu.c:4116 7 {*cmpsi_1}
     (nil))
(jump_insn 6713 6712 6714 732 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6750)
            (pc))) nsichneu.c:4116 495 {*jcc_1}
     (nil)
 -> 6750)
(note 6714 6713 6715 733 [bb 733] NOTE_INSN_BASIC_BLOCK)
(insn 6715 6714 6716 733 (set (reg:SI 0 ax [3613])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:4123 83 {*movsi_internal}
     (nil))
(insn 6716 6715 6717 733 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1472 [0xfffffffffffffa40])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3613])) nsichneu.c:4123 83 {*movsi_internal}
     (nil))
(insn 6717 6716 6718 733 (set (reg:SI 0 ax [3614])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4124 83 {*movsi_internal}
     (nil))
(insn 6718 6717 6719 733 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1476 [0xfffffffffffffa3c])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3614])) nsichneu.c:4124 83 {*movsi_internal}
     (nil))
(insn 6719 6718 6720 733 (set (reg:SI 0 ax [3615])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1476 [0xfffffffffffffa3c])) [0 b+0 S4 A32])) nsichneu.c:4127 83 {*movsi_internal}
     (nil))
(insn 6720 6719 6721 733 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3615])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1472 [0xfffffffffffffa40])) [0 a+0 S4 A32]))) nsichneu.c:4127 7 {*cmpsi_1}
     (nil))
(jump_insn 6721 6720 6722 733 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6750)
            (pc))) nsichneu.c:4127 495 {*jcc_1}
     (nil)
 -> 6750)
(note 6722 6721 6723 734 [bb 734] NOTE_INSN_BASIC_BLOCK)
(insn 6723 6722 6724 734 (set (reg:SI 0 ax [orig:2100 D.5117 ] [2100])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4130 83 {*movsi_internal}
     (nil))
(insn 6724 6723 6725 734 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:2100 D.5117 ] [2100])) nsichneu.c:4130 83 {*movsi_internal}
     (nil))
(insn 6725 6724 6726 734 (set (reg:SI 0 ax [orig:2101 D.5116 ] [2101])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4131 83 {*movsi_internal}
     (nil))
(insn 6726 6725 6727 734 (parallel [
            (set (reg:SI 0 ax [orig:2102 D.5116 ] [2102])
                (plus:SI (reg:SI 0 ax [orig:2101 D.5116 ] [2101])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4131 197 {*addsi_1}
     (nil))
(insn 6727 6726 6732 734 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2102 D.5116 ] [2102])) nsichneu.c:4131 83 {*movsi_internal}
     (nil))
(insn 6732 6727 6733 734 (set (reg:SI 1 dx [3620])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1472 [0xfffffffffffffa40])) [0 a+0 S4 A32])) nsichneu.c:4134 83 {*movsi_internal}
     (nil))
(insn 6733 6732 6734 734 (set (reg:SI 0 ax [3621])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1476 [0xfffffffffffffa3c])) [0 b+0 S4 A32])) nsichneu.c:4134 83 {*movsi_internal}
     (nil))
(insn 6734 6733 6735 734 (parallel [
            (set (reg:SI 0 ax [3619])
                (plus:SI (reg:SI 0 ax [3621])
                    (reg:SI 1 dx [3620])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4134 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1472 [0xfffffffffffffa40])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1476 [0xfffffffffffffa3c])) [0 b+0 S4 A32]))
        (nil)))
(insn 6735 6734 6736 734 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1480 [0xfffffffffffffa38])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3619])) nsichneu.c:4134 83 {*movsi_internal}
     (nil))
(insn 6736 6735 6737 734 (set (reg:SI 0 ax [orig:2103 D.5116 ] [2103])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4137 83 {*movsi_internal}
     (nil))
(insn 6737 6736 6738 734 (set (reg:SI 1 dx [3622])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1472 [0xfffffffffffffa40])) [0 a+0 S4 A32])) nsichneu.c:4137 83 {*movsi_internal}
     (nil))
(insn 6738 6737 6739 734 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2103 D.5116 ] [2103])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3622])) nsichneu.c:4137 83 {*movsi_internal}
     (nil))
(insn 6739 6738 6940 734 (set (reg:SI 0 ax [orig:2104 D.5116 ] [2104])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4138 83 {*movsi_internal}
     (nil))
(insn 6940 6739 6741 734 (set (reg:SI 1 dx [orig:2105 D.5116 ] [2105])
        (plus:SI (reg:SI 0 ax [orig:2104 D.5116 ] [2104])
            (const_int 1 [0x1]))) nsichneu.c:4138 191 {*leasi}
     (nil))
(insn 6741 6940 6742 734 (set (reg:SI 0 ax [3623])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1476 [0xfffffffffffffa3c])) [0 b+0 S4 A32])) nsichneu.c:4138 83 {*movsi_internal}
     (nil))
(insn 6742 6741 6743 734 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2105 D.5116 ] [2105])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3623])) nsichneu.c:4138 83 {*movsi_internal}
     (nil))
(insn 6743 6742 6941 734 (set (reg:SI 0 ax [orig:2106 D.5116 ] [2106])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4139 83 {*movsi_internal}
     (nil))
(insn 6941 6743 6745 734 (set (reg:SI 1 dx [orig:2107 D.5116 ] [2107])
        (plus:SI (reg:SI 0 ax [orig:2106 D.5116 ] [2106])
            (const_int 2 [0x2]))) nsichneu.c:4139 191 {*leasi}
     (nil))
(insn 6745 6941 6746 734 (set (reg:SI 0 ax [3624])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1480 [0xfffffffffffffa38])) [0 c+0 S4 A32])) nsichneu.c:4139 83 {*movsi_internal}
     (nil))
(insn 6746 6745 6747 734 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2107 D.5116 ] [2107])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3624])) nsichneu.c:4139 83 {*movsi_internal}
     (nil))
(insn 6747 6746 6748 734 (set (reg:SI 0 ax [orig:2108 D.5116 ] [2108])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4140 83 {*movsi_internal}
     (nil))
(insn 6748 6747 6749 734 (parallel [
            (set (reg:SI 0 ax [orig:2109 D.5116 ] [2109])
                (plus:SI (reg:SI 0 ax [orig:2108 D.5116 ] [2108])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4140 197 {*addsi_1}
     (nil))
(insn 6749 6748 6750 734 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2109 D.5116 ] [2109])) nsichneu.c:4140 83 {*movsi_internal}
     (nil))
(code_label 6750 6749 6751 735 127 "" [5 uses])
(note 6751 6750 6752 735 [bb 735] NOTE_INSN_BASIC_BLOCK)
(insn 6752 6751 6753 735 (set (reg:SI 0 ax [orig:2110 D.5116 ] [2110])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4148 83 {*movsi_internal}
     (nil))
(insn 6753 6752 6754 735 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2110 D.5116 ] [2110])
            (const_int 4 [0x4]))) nsichneu.c:4148 7 {*cmpsi_1}
     (nil))
(jump_insn 6754 6753 6755 735 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6804)
            (pc))) nsichneu.c:4148 495 {*jcc_1}
     (nil)
 -> 6804)
(note 6755 6754 6756 736 [bb 736] NOTE_INSN_BASIC_BLOCK)
(insn 6756 6755 6757 736 (set (reg:SI 0 ax [orig:2111 D.5116 ] [2111])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4149 83 {*movsi_internal}
     (nil))
(insn 6757 6756 6758 736 (parallel [
            (set (reg:SI 0 ax [orig:2112 D.5116 ] [2112])
                (plus:SI (reg:SI 0 ax [orig:2111 D.5116 ] [2111])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4149 197 {*addsi_1}
     (nil))
(insn 6758 6757 6759 736 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2112 D.5116 ] [2112])
            (const_int 6 [0x6]))) nsichneu.c:4148 7 {*cmpsi_1}
     (nil))
(jump_insn 6759 6758 6760 736 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6804)
            (pc))) nsichneu.c:4148 495 {*jcc_1}
     (nil)
 -> 6804)
(note 6760 6759 6761 737 [bb 737] NOTE_INSN_BASIC_BLOCK)
(insn 6761 6760 6762 737 (set (reg:SI 1 dx [orig:2113 D.5117 ] [2113])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4150 83 {*movsi_internal}
     (nil))
(insn 6762 6761 6763 737 (set (reg:SI 0 ax [orig:2114 D.5117 ] [2114])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:4150 83 {*movsi_internal}
     (nil))
(insn 6763 6762 6764 737 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2113 D.5117 ] [2113])
            (reg:SI 0 ax [orig:2114 D.5117 ] [2114]))) nsichneu.c:4149 7 {*cmpsi_1}
     (nil))
(jump_insn 6764 6763 6765 737 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6804)
            (pc))) nsichneu.c:4149 495 {*jcc_1}
     (nil)
 -> 6804)
(note 6765 6764 6766 738 [bb 738] NOTE_INSN_BASIC_BLOCK)
(insn 6766 6765 6767 738 (set (reg:SI 1 dx [orig:2115 D.5117 ] [2115])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4151 83 {*movsi_internal}
     (nil))
(insn 6767 6766 6768 738 (set (reg:SI 0 ax [orig:2116 D.5117 ] [2116])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4151 83 {*movsi_internal}
     (nil))
(insn 6768 6767 6769 738 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2115 D.5117 ] [2115])
            (reg:SI 0 ax [orig:2116 D.5117 ] [2116]))) nsichneu.c:4150 7 {*cmpsi_1}
     (nil))
(jump_insn 6769 6768 6770 738 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6804)
            (pc))) nsichneu.c:4150 495 {*jcc_1}
     (nil)
 -> 6804)
(note 6770 6769 6771 739 [bb 739] NOTE_INSN_BASIC_BLOCK)
(insn 6771 6770 6772 739 (set (reg:SI 0 ax [3625])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:4157 83 {*movsi_internal}
     (nil))
(insn 6772 6771 6773 739 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1484 [0xfffffffffffffa34])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3625])) nsichneu.c:4157 83 {*movsi_internal}
     (nil))
(insn 6773 6772 6774 739 (set (reg:SI 0 ax [3626])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4158 83 {*movsi_internal}
     (nil))
(insn 6774 6773 6775 739 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1488 [0xfffffffffffffa30])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3626])) nsichneu.c:4158 83 {*movsi_internal}
     (nil))
(insn 6775 6774 6776 739 (set (reg:SI 0 ax [3627])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1488 [0xfffffffffffffa30])) [0 b+0 S4 A32])) nsichneu.c:4161 83 {*movsi_internal}
     (nil))
(insn 6776 6775 6777 739 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3627])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1484 [0xfffffffffffffa34])) [0 a+0 S4 A32]))) nsichneu.c:4161 7 {*cmpsi_1}
     (nil))
(jump_insn 6777 6776 6778 739 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6804)
            (pc))) nsichneu.c:4161 495 {*jcc_1}
     (nil)
 -> 6804)
(note 6778 6777 6779 740 [bb 740] NOTE_INSN_BASIC_BLOCK)
(insn 6779 6778 6780 740 (set (reg:SI 0 ax [orig:2117 D.5116 ] [2117])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4164 83 {*movsi_internal}
     (nil))
(insn 6780 6779 6781 740 (parallel [
            (set (reg:SI 0 ax [orig:2118 D.5116 ] [2118])
                (plus:SI (reg:SI 0 ax [orig:2117 D.5116 ] [2117])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4164 197 {*addsi_1}
     (nil))
(insn 6781 6780 6786 740 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2118 D.5116 ] [2118])) nsichneu.c:4164 83 {*movsi_internal}
     (nil))
(insn 6786 6781 6787 740 (set (reg:SI 1 dx [3632])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1484 [0xfffffffffffffa34])) [0 a+0 S4 A32])) nsichneu.c:4167 83 {*movsi_internal}
     (nil))
(insn 6787 6786 6788 740 (set (reg:SI 0 ax [3633])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1488 [0xfffffffffffffa30])) [0 b+0 S4 A32])) nsichneu.c:4167 83 {*movsi_internal}
     (nil))
(insn 6788 6787 6789 740 (parallel [
            (set (reg:SI 0 ax [3631])
                (plus:SI (reg:SI 0 ax [3633])
                    (reg:SI 1 dx [3632])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4167 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1484 [0xfffffffffffffa34])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1488 [0xfffffffffffffa30])) [0 b+0 S4 A32]))
        (nil)))
(insn 6789 6788 6790 740 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1492 [0xfffffffffffffa2c])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3631])) nsichneu.c:4167 83 {*movsi_internal}
     (nil))
(insn 6790 6789 6791 740 (set (reg:SI 0 ax [orig:2119 D.5116 ] [2119])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4170 83 {*movsi_internal}
     (nil))
(insn 6791 6790 6792 740 (set (reg:SI 1 dx [3634])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1484 [0xfffffffffffffa34])) [0 a+0 S4 A32])) nsichneu.c:4170 83 {*movsi_internal}
     (nil))
(insn 6792 6791 6793 740 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2119 D.5116 ] [2119])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3634])) nsichneu.c:4170 83 {*movsi_internal}
     (nil))
(insn 6793 6792 6938 740 (set (reg:SI 0 ax [orig:2120 D.5116 ] [2120])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4171 83 {*movsi_internal}
     (nil))
(insn 6938 6793 6795 740 (set (reg:SI 1 dx [orig:2121 D.5116 ] [2121])
        (plus:SI (reg:SI 0 ax [orig:2120 D.5116 ] [2120])
            (const_int 1 [0x1]))) nsichneu.c:4171 191 {*leasi}
     (nil))
(insn 6795 6938 6796 740 (set (reg:SI 0 ax [3635])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1488 [0xfffffffffffffa30])) [0 b+0 S4 A32])) nsichneu.c:4171 83 {*movsi_internal}
     (nil))
(insn 6796 6795 6797 740 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2121 D.5116 ] [2121])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3635])) nsichneu.c:4171 83 {*movsi_internal}
     (nil))
(insn 6797 6796 6939 740 (set (reg:SI 0 ax [orig:2122 D.5116 ] [2122])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4172 83 {*movsi_internal}
     (nil))
(insn 6939 6797 6799 740 (set (reg:SI 1 dx [orig:2123 D.5116 ] [2123])
        (plus:SI (reg:SI 0 ax [orig:2122 D.5116 ] [2122])
            (const_int 2 [0x2]))) nsichneu.c:4172 191 {*leasi}
     (nil))
(insn 6799 6939 6800 740 (set (reg:SI 0 ax [3636])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1492 [0xfffffffffffffa2c])) [0 c+0 S4 A32])) nsichneu.c:4172 83 {*movsi_internal}
     (nil))
(insn 6800 6799 6801 740 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2123 D.5116 ] [2123])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3636])) nsichneu.c:4172 83 {*movsi_internal}
     (nil))
(insn 6801 6800 6802 740 (set (reg:SI 0 ax [orig:2124 D.5116 ] [2124])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4173 83 {*movsi_internal}
     (nil))
(insn 6802 6801 6803 740 (parallel [
            (set (reg:SI 0 ax [orig:2125 D.5116 ] [2125])
                (plus:SI (reg:SI 0 ax [orig:2124 D.5116 ] [2124])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4173 197 {*addsi_1}
     (nil))
(insn 6803 6802 6804 740 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2125 D.5116 ] [2125])) nsichneu.c:4173 83 {*movsi_internal}
     (nil))
(code_label 6804 6803 6805 741 128 "" [5 uses])
(note 6805 6804 6806 741 [bb 741] NOTE_INSN_BASIC_BLOCK)
(insn 6806 6805 6807 741 (set (reg:SI 0 ax [orig:2126 D.5116 ] [2126])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4181 83 {*movsi_internal}
     (nil))
(insn 6807 6806 6808 741 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2126 D.5116 ] [2126])
            (const_int 4 [0x4]))) nsichneu.c:4181 7 {*cmpsi_1}
     (nil))
(jump_insn 6808 6807 6809 741 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6860)
            (pc))) nsichneu.c:4181 495 {*jcc_1}
     (nil)
 -> 6860)
(note 6809 6808 6810 742 [bb 742] NOTE_INSN_BASIC_BLOCK)
(insn 6810 6809 6811 742 (set (reg:SI 0 ax [orig:2127 D.5116 ] [2127])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4182 83 {*movsi_internal}
     (nil))
(insn 6811 6810 6812 742 (parallel [
            (set (reg:SI 0 ax [orig:2128 D.5116 ] [2128])
                (plus:SI (reg:SI 0 ax [orig:2127 D.5116 ] [2127])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4182 197 {*addsi_1}
     (nil))
(insn 6812 6811 6813 742 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2128 D.5116 ] [2128])
            (const_int 6 [0x6]))) nsichneu.c:4181 7 {*cmpsi_1}
     (nil))
(jump_insn 6813 6812 6814 742 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6860)
            (pc))) nsichneu.c:4181 495 {*jcc_1}
     (nil)
 -> 6860)
(note 6814 6813 6815 743 [bb 743] NOTE_INSN_BASIC_BLOCK)
(insn 6815 6814 6816 743 (set (reg:SI 1 dx [orig:2129 D.5117 ] [2129])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4183 83 {*movsi_internal}
     (nil))
(insn 6816 6815 6817 743 (set (reg:SI 0 ax [orig:2130 D.5117 ] [2130])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4183 83 {*movsi_internal}
     (nil))
(insn 6817 6816 6818 743 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2129 D.5117 ] [2129])
            (reg:SI 0 ax [orig:2130 D.5117 ] [2130]))) nsichneu.c:4182 7 {*cmpsi_1}
     (nil))
(jump_insn 6818 6817 6819 743 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6860)
            (pc))) nsichneu.c:4182 495 {*jcc_1}
     (nil)
 -> 6860)
(note 6819 6818 6820 744 [bb 744] NOTE_INSN_BASIC_BLOCK)
(insn 6820 6819 6821 744 (set (reg:SI 1 dx [orig:2131 D.5117 ] [2131])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4184 83 {*movsi_internal}
     (nil))
(insn 6821 6820 6822 744 (set (reg:SI 0 ax [orig:2132 D.5117 ] [2132])
        (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])) nsichneu.c:4184 83 {*movsi_internal}
     (nil))
(insn 6822 6821 6823 744 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2131 D.5117 ] [2131])
            (reg:SI 0 ax [orig:2132 D.5117 ] [2132]))) nsichneu.c:4183 7 {*cmpsi_1}
     (nil))
(jump_insn 6823 6822 6824 744 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6860)
            (pc))) nsichneu.c:4183 495 {*jcc_1}
     (nil)
 -> 6860)
(note 6824 6823 6825 745 [bb 745] NOTE_INSN_BASIC_BLOCK)
(insn 6825 6824 6826 745 (set (reg:SI 0 ax [3637])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:4190 83 {*movsi_internal}
     (nil))
(insn 6826 6825 6827 745 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1496 [0xfffffffffffffa28])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3637])) nsichneu.c:4190 83 {*movsi_internal}
     (nil))
(insn 6827 6826 6828 745 (set (reg:SI 0 ax [3638])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4191 83 {*movsi_internal}
     (nil))
(insn 6828 6827 6829 745 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1500 [0xfffffffffffffa24])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3638])) nsichneu.c:4191 83 {*movsi_internal}
     (nil))
(insn 6829 6828 6830 745 (set (reg:SI 0 ax [3639])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1500 [0xfffffffffffffa24])) [0 b+0 S4 A32])) nsichneu.c:4194 83 {*movsi_internal}
     (nil))
(insn 6830 6829 6831 745 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3639])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1496 [0xfffffffffffffa28])) [0 a+0 S4 A32]))) nsichneu.c:4194 7 {*cmpsi_1}
     (nil))
(jump_insn 6831 6830 6832 745 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6860)
            (pc))) nsichneu.c:4194 495 {*jcc_1}
     (nil)
 -> 6860)
(note 6832 6831 6833 746 [bb 746] NOTE_INSN_BASIC_BLOCK)
(insn 6833 6832 6834 746 (set (reg:SI 0 ax [orig:2133 D.5117 ] [2133])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:4197 83 {*movsi_internal}
     (nil))
(insn 6834 6833 6835 746 (set (mem/v/j/c:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>) [0 P2_marking_member_0+0 S4 A32])
        (reg:SI 0 ax [orig:2133 D.5117 ] [2133])) nsichneu.c:4197 83 {*movsi_internal}
     (nil))
(insn 6835 6834 6836 746 (set (reg:SI 0 ax [orig:2134 D.5116 ] [2134])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4198 83 {*movsi_internal}
     (nil))
(insn 6836 6835 6837 746 (parallel [
            (set (reg:SI 0 ax [orig:2135 D.5116 ] [2135])
                (plus:SI (reg:SI 0 ax [orig:2134 D.5116 ] [2134])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4198 197 {*addsi_1}
     (nil))
(insn 6837 6836 6842 746 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2135 D.5116 ] [2135])) nsichneu.c:4198 83 {*movsi_internal}
     (nil))
(insn 6842 6837 6843 746 (set (reg:SI 1 dx [3644])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1496 [0xfffffffffffffa28])) [0 a+0 S4 A32])) nsichneu.c:4201 83 {*movsi_internal}
     (nil))
(insn 6843 6842 6844 746 (set (reg:SI 0 ax [3645])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1500 [0xfffffffffffffa24])) [0 b+0 S4 A32])) nsichneu.c:4201 83 {*movsi_internal}
     (nil))
(insn 6844 6843 6845 746 (parallel [
            (set (reg:SI 0 ax [3643])
                (plus:SI (reg:SI 0 ax [3645])
                    (reg:SI 1 dx [3644])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4201 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1496 [0xfffffffffffffa28])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1500 [0xfffffffffffffa24])) [0 b+0 S4 A32]))
        (nil)))
(insn 6845 6844 6846 746 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1504 [0xfffffffffffffa20])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3643])) nsichneu.c:4201 83 {*movsi_internal}
     (nil))
(insn 6846 6845 6847 746 (set (reg:SI 0 ax [orig:2136 D.5116 ] [2136])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4204 83 {*movsi_internal}
     (nil))
(insn 6847 6846 6848 746 (set (reg:SI 1 dx [3646])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1496 [0xfffffffffffffa28])) [0 a+0 S4 A32])) nsichneu.c:4204 83 {*movsi_internal}
     (nil))
(insn 6848 6847 6849 746 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2136 D.5116 ] [2136])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3646])) nsichneu.c:4204 83 {*movsi_internal}
     (nil))
(insn 6849 6848 6936 746 (set (reg:SI 0 ax [orig:2137 D.5116 ] [2137])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4205 83 {*movsi_internal}
     (nil))
(insn 6936 6849 6851 746 (set (reg:SI 1 dx [orig:2138 D.5116 ] [2138])
        (plus:SI (reg:SI 0 ax [orig:2137 D.5116 ] [2137])
            (const_int 1 [0x1]))) nsichneu.c:4205 191 {*leasi}
     (nil))
(insn 6851 6936 6852 746 (set (reg:SI 0 ax [3647])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1500 [0xfffffffffffffa24])) [0 b+0 S4 A32])) nsichneu.c:4205 83 {*movsi_internal}
     (nil))
(insn 6852 6851 6853 746 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2138 D.5116 ] [2138])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3647])) nsichneu.c:4205 83 {*movsi_internal}
     (nil))
(insn 6853 6852 6937 746 (set (reg:SI 0 ax [orig:2139 D.5116 ] [2139])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4206 83 {*movsi_internal}
     (nil))
(insn 6937 6853 6855 746 (set (reg:SI 1 dx [orig:2140 D.5116 ] [2140])
        (plus:SI (reg:SI 0 ax [orig:2139 D.5116 ] [2139])
            (const_int 2 [0x2]))) nsichneu.c:4206 191 {*leasi}
     (nil))
(insn 6855 6937 6856 746 (set (reg:SI 0 ax [3648])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1504 [0xfffffffffffffa20])) [0 c+0 S4 A32])) nsichneu.c:4206 83 {*movsi_internal}
     (nil))
(insn 6856 6855 6857 746 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2140 D.5116 ] [2140])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3648])) nsichneu.c:4206 83 {*movsi_internal}
     (nil))
(insn 6857 6856 6858 746 (set (reg:SI 0 ax [orig:2141 D.5116 ] [2141])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4207 83 {*movsi_internal}
     (nil))
(insn 6858 6857 6859 746 (parallel [
            (set (reg:SI 0 ax [orig:2142 D.5116 ] [2142])
                (plus:SI (reg:SI 0 ax [orig:2141 D.5116 ] [2141])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4207 197 {*addsi_1}
     (nil))
(insn 6859 6858 6860 746 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2142 D.5116 ] [2142])) nsichneu.c:4207 83 {*movsi_internal}
     (nil))
(code_label 6860 6859 6861 747 129 "" [5 uses])
(note 6861 6860 6862 747 [bb 747] NOTE_INSN_BASIC_BLOCK)
(insn 6862 6861 6863 747 (set (reg:SI 0 ax [orig:2143 D.5116 ] [2143])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4215 83 {*movsi_internal}
     (nil))
(insn 6863 6862 6864 747 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2143 D.5116 ] [2143])
            (const_int 4 [0x4]))) nsichneu.c:4215 7 {*cmpsi_1}
     (nil))
(jump_insn 6864 6863 6865 747 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6914)
            (pc))) nsichneu.c:4215 495 {*jcc_1}
     (nil)
 -> 6914)
(note 6865 6864 6866 748 [bb 748] NOTE_INSN_BASIC_BLOCK)
(insn 6866 6865 6867 748 (set (reg:SI 0 ax [orig:2144 D.5116 ] [2144])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4216 83 {*movsi_internal}
     (nil))
(insn 6867 6866 6868 748 (parallel [
            (set (reg:SI 0 ax [orig:2145 D.5116 ] [2145])
                (plus:SI (reg:SI 0 ax [orig:2144 D.5116 ] [2144])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4216 197 {*addsi_1}
     (nil))
(insn 6868 6867 6869 748 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [orig:2145 D.5116 ] [2145])
            (const_int 6 [0x6]))) nsichneu.c:4215 7 {*cmpsi_1}
     (nil))
(jump_insn 6869 6868 6870 748 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6914)
            (pc))) nsichneu.c:4215 495 {*jcc_1}
     (nil)
 -> 6914)
(note 6870 6869 6871 749 [bb 749] NOTE_INSN_BASIC_BLOCK)
(insn 6871 6870 6872 749 (set (reg:SI 1 dx [orig:2146 D.5117 ] [2146])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4217 83 {*movsi_internal}
     (nil))
(insn 6872 6871 6873 749 (set (reg:SI 0 ax [orig:2147 D.5117 ] [2147])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 8 [0x8]))) [0 P2_marking_member_0+8 S4 A32])) nsichneu.c:4217 83 {*movsi_internal}
     (nil))
(insn 6873 6872 6874 749 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2146 D.5117 ] [2146])
            (reg:SI 0 ax [orig:2147 D.5117 ] [2147]))) nsichneu.c:4216 7 {*cmpsi_1}
     (nil))
(jump_insn 6874 6873 6875 749 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6914)
            (pc))) nsichneu.c:4216 495 {*jcc_1}
     (nil)
 -> 6914)
(note 6875 6874 6876 750 [bb 750] NOTE_INSN_BASIC_BLOCK)
(insn 6876 6875 6877 750 (set (reg:SI 1 dx [orig:2148 D.5117 ] [2148])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4218 83 {*movsi_internal}
     (nil))
(insn 6877 6876 6878 750 (set (reg:SI 0 ax [orig:2149 D.5117 ] [2149])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 4 [0x4]))) [0 P2_marking_member_0+4 S4 A32])) nsichneu.c:4218 83 {*movsi_internal}
     (nil))
(insn 6878 6877 6879 750 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 1 dx [orig:2148 D.5117 ] [2148])
            (reg:SI 0 ax [orig:2149 D.5117 ] [2149]))) nsichneu.c:4217 7 {*cmpsi_1}
     (nil))
(jump_insn 6879 6878 6880 750 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 6914)
            (pc))) nsichneu.c:4217 495 {*jcc_1}
     (nil)
 -> 6914)
(note 6880 6879 6881 751 [bb 751] NOTE_INSN_BASIC_BLOCK)
(insn 6881 6880 6882 751 (set (reg:SI 0 ax [3649])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 16 [0x10]))) [0 P2_marking_member_0+16 S4 A32])) nsichneu.c:4224 83 {*movsi_internal}
     (nil))
(insn 6882 6881 6883 751 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1508 [0xfffffffffffffa1c])) [0 a+0 S4 A32])
        (reg:SI 0 ax [3649])) nsichneu.c:4224 83 {*movsi_internal}
     (nil))
(insn 6883 6882 6884 751 (set (reg:SI 0 ax [3650])
        (mem/v/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("P2_marking_member_0")  <var_decl 0x7fdf0fc0 P2_marking_member_0>)
                    (const_int 12 [0xc]))) [0 P2_marking_member_0+12 S4 A32])) nsichneu.c:4225 83 {*movsi_internal}
     (nil))
(insn 6884 6883 6885 751 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1512 [0xfffffffffffffa18])) [0 b+0 S4 A32])
        (reg:SI 0 ax [3650])) nsichneu.c:4225 83 {*movsi_internal}
     (nil))
(insn 6885 6884 6886 751 (set (reg:SI 0 ax [3651])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1512 [0xfffffffffffffa18])) [0 b+0 S4 A32])) nsichneu.c:4228 83 {*movsi_internal}
     (nil))
(insn 6886 6885 6887 751 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 0 ax [3651])
            (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -1508 [0xfffffffffffffa1c])) [0 a+0 S4 A32]))) nsichneu.c:4228 7 {*cmpsi_1}
     (nil))
(jump_insn 6887 6886 6888 751 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 6914)
            (pc))) nsichneu.c:4228 495 {*jcc_1}
     (nil)
 -> 6914)
(note 6888 6887 6889 752 [bb 752] NOTE_INSN_BASIC_BLOCK)
(insn 6889 6888 6890 752 (set (reg:SI 0 ax [orig:2150 D.5116 ] [2150])
        (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])) nsichneu.c:4231 83 {*movsi_internal}
     (nil))
(insn 6890 6889 6891 752 (parallel [
            (set (reg:SI 0 ax [orig:2151 D.5116 ] [2151])
                (plus:SI (reg:SI 0 ax [orig:2150 D.5116 ] [2150])
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4231 197 {*addsi_1}
     (nil))
(insn 6891 6890 6896 752 (set (mem/v/c:SI (symbol_ref:SI ("P2_is_marked") [flags 0x2]  <var_decl 0x7fdf0e40 P2_is_marked>) [0 P2_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2151 D.5116 ] [2151])) nsichneu.c:4231 83 {*movsi_internal}
     (nil))
(insn 6896 6891 6897 752 (set (reg:SI 1 dx [3656])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1508 [0xfffffffffffffa1c])) [0 a+0 S4 A32])) nsichneu.c:4234 83 {*movsi_internal}
     (nil))
(insn 6897 6896 6898 752 (set (reg:SI 0 ax [3657])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1512 [0xfffffffffffffa18])) [0 b+0 S4 A32])) nsichneu.c:4234 83 {*movsi_internal}
     (nil))
(insn 6898 6897 6899 752 (parallel [
            (set (reg:SI 0 ax [3655])
                (plus:SI (reg:SI 0 ax [3657])
                    (reg:SI 1 dx [3656])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4234 197 {*addsi_1}
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1508 [0xfffffffffffffa1c])) [0 a+0 S4 A32])
            (mem/c:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -1512 [0xfffffffffffffa18])) [0 b+0 S4 A32]))
        (nil)))
(insn 6899 6898 6900 752 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1516 [0xfffffffffffffa14])) [0 c+0 S4 A32])
        (reg:SI 0 ax [3655])) nsichneu.c:4234 83 {*movsi_internal}
     (nil))
(insn 6900 6899 6901 752 (set (reg:SI 0 ax [orig:2152 D.5116 ] [2152])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4237 83 {*movsi_internal}
     (nil))
(insn 6901 6900 6902 752 (set (reg:SI 1 dx [3658])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1508 [0xfffffffffffffa1c])) [0 a+0 S4 A32])) nsichneu.c:4237 83 {*movsi_internal}
     (nil))
(insn 6902 6901 6903 752 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 0 ax [orig:2152 D.5116 ] [2152])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 1 dx [3658])) nsichneu.c:4237 83 {*movsi_internal}
     (nil))
(insn 6903 6902 6934 752 (set (reg:SI 0 ax [orig:2153 D.5116 ] [2153])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4238 83 {*movsi_internal}
     (nil))
(insn 6934 6903 6905 752 (set (reg:SI 1 dx [orig:2154 D.5116 ] [2154])
        (plus:SI (reg:SI 0 ax [orig:2153 D.5116 ] [2153])
            (const_int 1 [0x1]))) nsichneu.c:4238 191 {*leasi}
     (nil))
(insn 6905 6934 6906 752 (set (reg:SI 0 ax [3659])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1512 [0xfffffffffffffa18])) [0 b+0 S4 A32])) nsichneu.c:4238 83 {*movsi_internal}
     (nil))
(insn 6906 6905 6907 752 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2154 D.5116 ] [2154])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3659])) nsichneu.c:4238 83 {*movsi_internal}
     (nil))
(insn 6907 6906 6935 752 (set (reg:SI 0 ax [orig:2155 D.5116 ] [2155])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4239 83 {*movsi_internal}
     (nil))
(insn 6935 6907 6909 752 (set (reg:SI 1 dx [orig:2156 D.5116 ] [2156])
        (plus:SI (reg:SI 0 ax [orig:2155 D.5116 ] [2155])
            (const_int 2 [0x2]))) nsichneu.c:4239 191 {*leasi}
     (nil))
(insn 6909 6935 6910 752 (set (reg:SI 0 ax [3660])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -1516 [0xfffffffffffffa14])) [0 c+0 S4 A32])) nsichneu.c:4239 83 {*movsi_internal}
     (nil))
(insn 6910 6909 6911 752 (set (mem/v/j:SI (plus:SI (mult:SI (reg:SI 1 dx [orig:2156 D.5116 ] [2156])
                    (const_int 4 [0x4]))
                (symbol_ref:SI ("P3_marking_member_0")  <var_decl 0x7fdf11a0 P3_marking_member_0>)) [0 P3_marking_member_0 S4 A32])
        (reg:SI 0 ax [3660])) nsichneu.c:4239 83 {*movsi_internal}
     (nil))
(insn 6911 6910 6912 752 (set (reg:SI 0 ax [orig:2157 D.5116 ] [2157])
        (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])) nsichneu.c:4240 83 {*movsi_internal}
     (nil))
(insn 6912 6911 6913 752 (parallel [
            (set (reg:SI 0 ax [orig:2158 D.5116 ] [2158])
                (plus:SI (reg:SI 0 ax [orig:2157 D.5116 ] [2157])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) nsichneu.c:4240 197 {*addsi_1}
     (nil))
(insn 6913 6912 6914 752 (set (mem/v/c:SI (symbol_ref:SI ("P3_is_marked") [flags 0x2]  <var_decl 0x7fdf1020 P3_is_marked>) [0 P3_is_marked+0 S4 A32])
        (reg:SI 0 ax [orig:2158 D.5116 ] [2158])) nsichneu.c:4240 83 {*movsi_internal}
     (nil))
(code_label 6914 6913 6915 753 4 "" [6 uses])
(note 6915 6914 6917 753 [bb 753] NOTE_INSN_BASIC_BLOCK)
(insn 6917 6915 6918 753 (set (reg:CCNO 17 flags)
        (compare:CCNO (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                    (const_int -4 [0xfffffffffffffffc])) [0 dummy_i+0 S4 A32])
            (const_int 0 [0]))) nsichneu.c:67 3 {*cmpsi_ccno_1}
     (nil))
(jump_insn 6918 6917 6919 753 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 6916)
            (pc))) nsichneu.c:67 495 {*jcc_1}
     (nil)
 -> 6916)
(note 6919 6918 6920 754 [bb 754] NOTE_INSN_BASIC_BLOCK)
(insn 6920 6919 6921 754 (set (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 dummy_i+0 S4 A32])
        (const_int 77 [0x4d])) nsichneu.c:4247 83 {*movsi_internal}
     (nil))
(insn 6921 6920 6929 754 (set (reg:SI 0 ax [orig:2159 D.5116 ] [2159])
        (mem/c:SI (plus:SI (reg/f:SI 6 bp)
                (const_int -4 [0xfffffffffffffffc])) [0 dummy_i+0 S4 A32])) nsichneu.c:4249 83 {*movsi_internal}
     (nil))
(insn 6929 6921 7190 754 (use (reg/i:SI 0 ax)) nsichneu.c:4252 -1
     (nil))
(note 7190 6929 7191 754 NOTE_INSN_EPILOGUE_BEG)
(insn/f 7191 7190 7192 754 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 6 bp)
                    (const_int 4 [0x4])))
            (set (reg/f:SI 6 bp)
                (mem:SI (reg/f:SI 6 bp) [0  S4 A8]))
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) nsichneu.c:4252 566 {leave}
     (expr_list:REG_CFA_RESTORE (reg/f:SI 6 bp)
        (expr_list:REG_CFA_DEF_CFA (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4]))
            (nil))))
(jump_insn 7192 7191 7193 754 (simple_return) nsichneu.c:4252 555 {simple_return_internal}
     (nil)
 -> simple_return)
(barrier 7193 7192 6933)
(note 6933 7193 0 NOTE_INSN_DELETED)
