Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 17:19:47 2025
| Host         : burger running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_BullCow_Game_NexysA7_timing_summary_routed.rpt -pb top_BullCow_Game_NexysA7_timing_summary_routed.pb -rpx top_BullCow_Game_NexysA7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_BullCow_Game_NexysA7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (18)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: game_display/ck_1KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.003        0.000                      0                  171        0.163        0.000                      0                  171        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.003        0.000                      0                  171        0.163        0.000                      0                  171        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J2_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.366ns (22.940%)  route 4.589ns (77.060%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.236    game_logic/CLK
    SLICE_X10Y71         FDCE                                         r  game_logic/magic_J1_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  game_logic/magic_J1_reg[1][0]/Q
                         net (fo=7, routed)           0.827     6.580    game_logic/magic_J1_reg[1][0]
    SLICE_X11Y71         LUT4 (Prop_lut4_I2_O)        0.150     6.730 r  game_logic/reg_J2_cow_count[1]_i_10/O
                         net (fo=3, routed)           0.802     7.532    game_logic/reg_J2_cow_count[1]_i_10_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.326     7.858 r  game_logic/reg_J2_cow_count[2]_i_25/O
                         net (fo=2, routed)           0.995     8.853    game_logic/reg_J2_cow_count[2]_i_25_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.977 r  game_logic/reg_J2_cow_count[2]_i_10/O
                         net (fo=6, routed)           0.923     9.899    game_logic/reg_J2_cow_count[2]_i_10_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    10.023 r  game_logic/reg_J2_cow_count[1]_i_4/O
                         net (fo=2, routed)           0.476    10.499    game_logic/reg_J2_cow_count[1]_i_4_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I2_O)        0.124    10.623 r  game_logic/reg_J2_cow_count[0]_i_1/O
                         net (fo=1, routed)           0.567    11.190    game_logic/reg_J2_cow_count[0]_i_1_n_0
    SLICE_X6Y70          FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.592    15.015    game_logic/CLK
    SLICE_X6Y70          FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y70          FDCE (Setup_fdce_C_D)       -0.045    15.193    game_logic/reg_J2_cow_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 game_logic/magic_J2_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J1_cow_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.076ns (18.460%)  route 4.753ns (81.540%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.641     5.244    game_logic/CLK
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.456     5.700 r  game_logic/magic_J2_reg[1][2]/Q
                         net (fo=4, routed)           0.692     6.392    game_logic/magic_J2_reg[1][2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  game_logic/reg_J1_bull_count[2]_i_5/O
                         net (fo=3, routed)           0.425     6.941    game_logic/reg_J1_bull_count[2]_i_5_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.065 r  game_logic/reg_J1_bull_count[2]_i_3/O
                         net (fo=15, routed)          1.835     8.900    game_logic/reg_J1_bull_count[2]_i_3_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.024 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, routed)           1.215    10.239    game_logic/reg_J1_cow_count[2]_i_11_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    10.363 r  game_logic/reg_J1_cow_count[2]_i_6/O
                         net (fo=2, routed)           0.586    10.949    game_logic/reg_J1_cow_count[2]_i_6_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124    11.073 r  game_logic/reg_J1_cow_count[2]_i_2/O
                         net (fo=1, routed)           0.000    11.073    game_logic/reg_J1_cow_count[2]_i_2_n_0
    SLICE_X7Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.596    15.019    game_logic/CLK
    SLICE_X7Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X7Y66          FDCE (Setup_fdce_C_D)        0.029    15.271    game_logic/reg_J1_cow_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J2_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 1.366ns (23.623%)  route 4.416ns (76.377%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.236    game_logic/CLK
    SLICE_X10Y71         FDCE                                         r  game_logic/magic_J1_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  game_logic/magic_J1_reg[1][0]/Q
                         net (fo=7, routed)           0.827     6.580    game_logic/magic_J1_reg[1][0]
    SLICE_X11Y71         LUT4 (Prop_lut4_I2_O)        0.150     6.730 r  game_logic/reg_J2_cow_count[1]_i_10/O
                         net (fo=3, routed)           0.802     7.532    game_logic/reg_J2_cow_count[1]_i_10_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.326     7.858 r  game_logic/reg_J2_cow_count[2]_i_25/O
                         net (fo=2, routed)           0.995     8.853    game_logic/reg_J2_cow_count[2]_i_25_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.977 r  game_logic/reg_J2_cow_count[2]_i_10/O
                         net (fo=6, routed)           0.923     9.899    game_logic/reg_J2_cow_count[2]_i_10_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124    10.023 r  game_logic/reg_J2_cow_count[1]_i_4/O
                         net (fo=2, routed)           0.871    10.894    game_logic/reg_J2_cow_count[1]_i_4_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I4_O)        0.124    11.018 r  game_logic/reg_J2_cow_count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.018    game_logic/reg_J2_cow_count[1]_i_1_n_0
    SLICE_X8Y71          FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.512    14.935    game_logic/CLK
    SLICE_X8Y71          FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X8Y71          FDCE (Setup_fdce_C_D)        0.079    15.237    game_logic/reg_J2_cow_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 game_logic/magic_J2_reg[1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J1_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.076ns (19.175%)  route 4.535ns (80.825%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.641     5.244    game_logic/CLK
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.456     5.700 r  game_logic/magic_J2_reg[1][2]/Q
                         net (fo=4, routed)           0.692     6.392    game_logic/magic_J2_reg[1][2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124     6.516 f  game_logic/reg_J1_bull_count[2]_i_5/O
                         net (fo=3, routed)           0.425     6.941    game_logic/reg_J1_bull_count[2]_i_5_n_0
    SLICE_X9Y64          LUT5 (Prop_lut5_I4_O)        0.124     7.065 r  game_logic/reg_J1_bull_count[2]_i_3/O
                         net (fo=15, routed)          1.835     8.900    game_logic/reg_J1_bull_count[2]_i_3_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.124     9.024 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, routed)           0.579     9.603    game_logic/reg_J1_cow_count[2]_i_11_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.727 r  game_logic/reg_J1_cow_count[1]_i_4/O
                         net (fo=2, routed)           0.672    10.399    game_logic/reg_J1_cow_count[1]_i_4_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.523 r  game_logic/reg_J1_cow_count[0]_i_1/O
                         net (fo=1, routed)           0.332    10.855    game_logic/reg_J1_cow_count[0]_i_1_n_0
    SLICE_X6Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.596    15.019    game_logic/CLK
    SLICE_X6Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X6Y66          FDCE (Setup_fdce_C_D)       -0.016    15.226    game_logic/reg_J1_cow_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -10.855    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 game_logic/magic_J2_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J1_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.592ns (28.355%)  route 4.022ns (71.645%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.639     5.242    game_logic/CLK
    SLICE_X8Y65          FDCE                                         r  game_logic/magic_J2_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDCE (Prop_fdce_C_Q)         0.518     5.760 r  game_logic/magic_J2_reg[0][2]/Q
                         net (fo=6, routed)           0.923     6.683    game_logic/magic_J2_reg[0][2]
    SLICE_X8Y67          LUT4 (Prop_lut4_I0_O)        0.124     6.807 f  game_logic/reg_J1_bull_count[2]_i_4/O
                         net (fo=6, routed)           0.599     7.406    game_logic/reg_J1_bull_count[2]_i_4_n_0
    SLICE_X9Y67          LUT5 (Prop_lut5_I4_O)        0.150     7.556 r  game_logic/reg_J1_bull_count[2]_i_2/O
                         net (fo=13, routed)          0.789     8.345    game_logic/reg_J1_bull_count[2]_i_2_n_0
    SLICE_X10Y65         LUT5 (Prop_lut5_I3_O)        0.326     8.671 f  game_logic/reg_J1_cow_count[0]_i_2/O
                         net (fo=4, routed)           1.065     9.736    game_logic/reg_J1_cow_count[0]_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I0_O)        0.146     9.882 r  game_logic/reg_J1_cow_count[1]_i_5/O
                         net (fo=1, routed)           0.647    10.528    game_logic/reg_J1_cow_count[1]_i_5_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I4_O)        0.328    10.856 r  game_logic/reg_J1_cow_count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.856    game_logic/reg_J1_cow_count[1]_i_1_n_0
    SLICE_X7Y65          FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.597    15.020    game_logic/CLK
    SLICE_X7Y65          FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X7Y65          FDCE (Setup_fdce_C_D)        0.029    15.272    game_logic/reg_J1_cow_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.500ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J2_cow_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 1.366ns (24.818%)  route 4.138ns (75.182%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.236    game_logic/CLK
    SLICE_X10Y71         FDCE                                         r  game_logic/magic_J1_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDCE (Prop_fdce_C_Q)         0.518     5.754 r  game_logic/magic_J1_reg[1][0]/Q
                         net (fo=7, routed)           0.827     6.580    game_logic/magic_J1_reg[1][0]
    SLICE_X11Y71         LUT4 (Prop_lut4_I2_O)        0.150     6.730 r  game_logic/reg_J2_cow_count[1]_i_10/O
                         net (fo=3, routed)           0.802     7.532    game_logic/reg_J2_cow_count[1]_i_10_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.326     7.858 r  game_logic/reg_J2_cow_count[2]_i_25/O
                         net (fo=2, routed)           0.995     8.853    game_logic/reg_J2_cow_count[2]_i_25_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.977 r  game_logic/reg_J2_cow_count[2]_i_10/O
                         net (fo=6, routed)           0.630     9.606    game_logic/reg_J2_cow_count[2]_i_10_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I2_O)        0.124     9.730 r  game_logic/reg_J2_cow_count[2]_i_5/O
                         net (fo=1, routed)           0.885    10.616    game_logic/reg_J2_cow_count[2]_i_5_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  game_logic/reg_J2_cow_count[2]_i_2/O
                         net (fo=1, routed)           0.000    10.740    game_logic/reg_J2_cow_count[2]_i_2_n_0
    SLICE_X8Y71          FDCE                                         r  game_logic/reg_J2_cow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.512    14.935    game_logic/CLK
    SLICE_X8Y71          FDCE                                         r  game_logic/reg_J2_cow_count_reg[2]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X8Y71          FDCE (Setup_fdce_C_D)        0.081    15.239    game_logic/reg_J2_cow_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.500    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.244ns (23.503%)  route 4.049ns (76.497%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.236    game_logic/CLK
    SLICE_X8Y70          FDCE                                         r  game_logic/magic_J1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 r  game_logic/magic_J1_reg[0][2]/Q
                         net (fo=6, routed)           0.626     6.380    game_logic/magic_J1_reg[0][2]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.504 r  game_logic/reg_J2_bull_count[2]_i_4/O
                         net (fo=6, routed)           0.632     7.136    game_logic/reg_J2_bull_count[2]_i_4_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.260 f  game_logic/reg_J2_bull_count[2]_i_2/O
                         net (fo=13, routed)          1.299     8.559    game_logic/reg_J2_bull_count[2]_i_2_n_0
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.152     8.711 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, routed)           0.978     9.690    game_logic/J2_bull_count_comb[2]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.326    10.016 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.513    10.529    game_logic/FSM_onehot_state[4]_i_1_n_0
    SLICE_X5Y67          FDPE                                         r  game_logic/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    game_logic/CLK
    SLICE_X5Y67          FDPE                                         r  game_logic/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y67          FDPE (Setup_fdpe_C_CE)      -0.205    15.036    game_logic/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.244ns (23.503%)  route 4.049ns (76.497%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.236    game_logic/CLK
    SLICE_X8Y70          FDCE                                         r  game_logic/magic_J1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 r  game_logic/magic_J1_reg[0][2]/Q
                         net (fo=6, routed)           0.626     6.380    game_logic/magic_J1_reg[0][2]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.504 r  game_logic/reg_J2_bull_count[2]_i_4/O
                         net (fo=6, routed)           0.632     7.136    game_logic/reg_J2_bull_count[2]_i_4_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.260 f  game_logic/reg_J2_bull_count[2]_i_2/O
                         net (fo=13, routed)          1.299     8.559    game_logic/reg_J2_bull_count[2]_i_2_n_0
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.152     8.711 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, routed)           0.978     9.690    game_logic/J2_bull_count_comb[2]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.326    10.016 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.513    10.529    game_logic/FSM_onehot_state[4]_i_1_n_0
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    game_logic/CLK
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y67          FDCE (Setup_fdce_C_CE)      -0.205    15.036    game_logic/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.244ns (23.503%)  route 4.049ns (76.497%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.236    game_logic/CLK
    SLICE_X8Y70          FDCE                                         r  game_logic/magic_J1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 r  game_logic/magic_J1_reg[0][2]/Q
                         net (fo=6, routed)           0.626     6.380    game_logic/magic_J1_reg[0][2]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.504 r  game_logic/reg_J2_bull_count[2]_i_4/O
                         net (fo=6, routed)           0.632     7.136    game_logic/reg_J2_bull_count[2]_i_4_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.260 f  game_logic/reg_J2_bull_count[2]_i_2/O
                         net (fo=13, routed)          1.299     8.559    game_logic/reg_J2_bull_count[2]_i_2_n_0
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.152     8.711 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, routed)           0.978     9.690    game_logic/J2_bull_count_comb[2]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.326    10.016 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.513    10.529    game_logic/FSM_onehot_state[4]_i_1_n_0
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    game_logic/CLK
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y67          FDCE (Setup_fdce_C_CE)      -0.205    15.036    game_logic/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 game_logic/magic_J1_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 1.244ns (23.503%)  route 4.049ns (76.497%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.633     5.236    game_logic/CLK
    SLICE_X8Y70          FDCE                                         r  game_logic/magic_J1_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.518     5.754 r  game_logic/magic_J1_reg[0][2]/Q
                         net (fo=6, routed)           0.626     6.380    game_logic/magic_J1_reg[0][2]
    SLICE_X8Y69          LUT4 (Prop_lut4_I0_O)        0.124     6.504 r  game_logic/reg_J2_bull_count[2]_i_4/O
                         net (fo=6, routed)           0.632     7.136    game_logic/reg_J2_bull_count[2]_i_4_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.260 f  game_logic/reg_J2_bull_count[2]_i_2/O
                         net (fo=13, routed)          1.299     8.559    game_logic/reg_J2_bull_count[2]_i_2_n_0
    SLICE_X7Y70          LUT4 (Prop_lut4_I0_O)        0.152     8.711 r  game_logic/reg_J2_bull_count[2]_i_1/O
                         net (fo=3, routed)           0.978     9.690    game_logic/J2_bull_count_comb[2]
    SLICE_X6Y67          LUT6 (Prop_lut6_I1_O)        0.326    10.016 r  game_logic/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.513    10.529    game_logic/FSM_onehot_state[4]_i_1_n_0
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.595    15.018    game_logic/CLK
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y67          FDCE (Setup_fdce_C_CE)      -0.205    15.036    game_logic/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  4.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 game_logic/J2_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/J2_points_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    game_logic/CLK
    SLICE_X3Y67          FDCE                                         r  game_logic/J2_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  game_logic/J2_points_reg[3]/Q
                         net (fo=7, routed)           0.110     1.769    game_logic/J2_points[3]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  game_logic/J2_points[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    game_logic/p_0_in[4]
    SLICE_X2Y67          FDCE                                         r  game_logic/J2_points_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.869     2.034    game_logic/CLK
    SLICE_X2Y67          FDCE                                         r  game_logic/J2_points_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.120     1.650    game_logic/J2_points_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game_logic/J1_points_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/J1_points_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    game_logic/CLK
    SLICE_X3Y65          FDCE                                         r  game_logic/J1_points_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  game_logic/J1_points_reg[6]/Q
                         net (fo=5, routed)           0.114     1.775    game_logic/J1_points[6]
    SLICE_X2Y65          LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  game_logic/J1_points[7]_i_2/O
                         net (fo=1, routed)           0.000     1.820    game_logic/J1_points[7]_i_2_n_0
    SLICE_X2Y65          FDCE                                         r  game_logic/J1_points_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.871     2.036    game_logic/CLK
    SLICE_X2Y65          FDCE                                         r  game_logic/J1_points_reg[7]/C
                         clock pessimism             -0.503     1.532    
    SLICE_X2Y65          FDCE (Hold_fdce_C_D)         0.121     1.653    game_logic/J1_points_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 game_logic/J1_points_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/J1_points_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    game_logic/CLK
    SLICE_X2Y64          FDCE                                         r  game_logic/J1_points_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDCE (Prop_fdce_C_Q)         0.148     1.667 r  game_logic/J1_points_reg[3]/Q
                         net (fo=7, routed)           0.089     1.756    game_logic/J1_points[3]
    SLICE_X2Y64          LUT6 (Prop_lut6_I5_O)        0.098     1.854 r  game_logic/J1_points[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    game_logic/J1_points[4]_i_1_n_0
    SLICE_X2Y64          FDCE                                         r  game_logic/J1_points_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.872     2.037    game_logic/CLK
    SLICE_X2Y64          FDCE                                         r  game_logic/J1_points_reg[4]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.120     1.639    game_logic/J1_points_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 game_logic/J1_points_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/J1_points_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.116%)  route 0.171ns (47.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    game_logic/CLK
    SLICE_X3Y64          FDCE                                         r  game_logic/J1_points_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  game_logic/J1_points_reg[1]/Q
                         net (fo=19, routed)          0.171     1.831    game_logic/J1_points[1]
    SLICE_X2Y64          LUT6 (Prop_lut6_I4_O)        0.045     1.876 r  game_logic/J1_points[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    game_logic/J1_points[2]_i_1_n_0
    SLICE_X2Y64          FDCE                                         r  game_logic/J1_points_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.872     2.037    game_logic/CLK
    SLICE_X2Y64          FDCE                                         r  game_logic/J1_points_reg[2]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y64          FDCE (Hold_fdce_C_D)         0.121     1.653    game_logic/J1_points_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 game_logic/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/prev_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  game_logic/FSM_onehot_state_reg[3]/Q
                         net (fo=16, routed)          0.144     1.802    game_logic/FSM_onehot_state_reg_n_0_[3]
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  game_logic/prev_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    game_logic/prev_state[1]_i_1_n_0
    SLICE_X4Y67          FDCE                                         r  game_logic/prev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.866     2.031    game_logic/CLK
    SLICE_X4Y67          FDCE                                         r  game_logic/prev_state_reg[1]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X4Y67          FDCE (Hold_fdce_C_D)         0.091     1.620    game_logic/prev_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 game_logic/J2_points_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/J2_points_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.084%)  route 0.164ns (46.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    game_logic/CLK
    SLICE_X3Y67          FDCE                                         r  game_logic/J2_points_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  game_logic/J2_points_reg[6]/Q
                         net (fo=5, routed)           0.164     1.823    game_logic/J2_points[6]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  game_logic/J2_points[7]_i_2/O
                         net (fo=1, routed)           0.000     1.868    game_logic/p_0_in[7]
    SLICE_X1Y67          FDCE                                         r  game_logic/J2_points_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.869     2.034    game_logic/CLK
    SLICE_X1Y67          FDCE                                         r  game_logic/J2_points_reg[7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.091     1.622    game_logic/J2_points_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 game_logic/J2_points_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/J2_points_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.598     1.517    game_logic/CLK
    SLICE_X1Y67          FDCE                                         r  game_logic/J2_points_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  game_logic/J2_points_reg[5]/Q
                         net (fo=5, routed)           0.156     1.814    game_logic/J2_points[5]
    SLICE_X1Y67          LUT5 (Prop_lut5_I1_O)        0.045     1.859 r  game_logic/J2_points[5]_i_1/O
                         net (fo=1, routed)           0.000     1.859    game_logic/p_0_in[5]
    SLICE_X1Y67          FDCE                                         r  game_logic/J2_points_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.869     2.034    game_logic/CLK
    SLICE_X1Y67          FDCE                                         r  game_logic/J2_points_reg[5]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.092     1.609    game_logic/J2_points_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 game_logic/reg_J1_guess_confirmed_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/reg_J1_guess_confirmed_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.388%)  route 0.156ns (45.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.596     1.515    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/reg_J1_guess_confirmed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  game_logic/reg_J1_guess_confirmed_reg/Q
                         net (fo=10, routed)          0.156     1.812    game_logic/J1_guess_confirmed
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  game_logic/reg_J1_guess_confirmed_i_1/O
                         net (fo=1, routed)           0.000     1.857    game_logic/reg_J1_guess_confirmed_i_1_n_0
    SLICE_X4Y68          FDCE                                         r  game_logic/reg_J1_guess_confirmed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     2.030    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/reg_J1_guess_confirmed_reg/C
                         clock pessimism             -0.514     1.515    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.092     1.607    game_logic/reg_J1_guess_confirmed_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_display/count_50k_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/count_50k_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.591     1.510    game_display/CLK
    SLICE_X7Y73          FDCE                                         r  game_display/count_50k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.651 f  game_display/count_50k_reg[0]/Q
                         net (fo=3, routed)           0.168     1.820    game_display/count_50k_reg_n_0_[0]
    SLICE_X7Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  game_display/count_50k[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    game_display/count_50k[0]
    SLICE_X7Y73          FDCE                                         r  game_display/count_50k_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.859     2.024    game_display/CLK
    SLICE_X7Y73          FDCE                                         r  game_display/count_50k_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y73          FDCE (Hold_fdce_C_D)         0.091     1.601    game_display/count_50k_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 game_logic/J1_points_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic/J1_points_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.600     1.519    game_logic/CLK
    SLICE_X3Y65          FDCE                                         r  game_logic/J1_points_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  game_logic/J1_points_reg[6]/Q
                         net (fo=5, routed)           0.179     1.840    game_logic/J1_points[6]
    SLICE_X3Y65          LUT5 (Prop_lut5_I2_O)        0.045     1.885 r  game_logic/J1_points[6]_i_1/O
                         net (fo=1, routed)           0.000     1.885    game_logic/J1_points[6]_i_1_n_0
    SLICE_X3Y65          FDCE                                         r  game_logic/J1_points_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.871     2.036    game_logic/CLK
    SLICE_X3Y65          FDCE                                         r  game_logic/J1_points_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y65          FDCE (Hold_fdce_C_D)         0.091     1.610    game_logic/J1_points_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y72     game_display/ck_1Hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y73     game_display/ck_1KHz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y72     game_display/count_50M_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     game_display/count_50M_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y74     game_display/count_50M_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74     game_display/count_50M_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y75     game_display/count_50M_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     game_display/count_50M_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     game_display/count_50M_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/ck_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/ck_1Hz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     game_display/ck_1KHz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     game_display/ck_1KHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/count_50M_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/count_50M_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/ck_1Hz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/ck_1Hz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     game_display/ck_1KHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     game_display/ck_1KHz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/count_50M_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72     game_display/count_50M_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     game_display/count_50M_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.232ns  (logic 5.375ns (43.943%)  route 6.857ns (56.057%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.111     5.591    game_logic/reset_IBUF
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.152     5.743 r  game_logic/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.746     8.489    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.743    12.232 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.232    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.787ns  (logic 5.157ns (43.749%)  route 6.630ns (56.251%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.487     4.967    game_logic/reset_IBUF
    SLICE_X2Y69          LUT5 (Prop_lut5_I1_O)        0.124     5.091 r  game_logic/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.144     8.234    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.787 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.787    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.752ns  (logic 5.158ns (43.890%)  route 6.594ns (56.110%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.680     6.160    game_logic/reset_IBUF
    SLICE_X3Y64          LUT6 (Prop_lut6_I5_O)        0.124     6.284 r  game_logic/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.914     8.198    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    11.752 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.752    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.610ns  (logic 5.124ns (44.136%)  route 6.486ns (55.864%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.839     5.319    game_logic/reset_IBUF
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.443 r  game_logic/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.647     8.090    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.610 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.610    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.604ns  (logic 5.173ns (44.578%)  route 6.431ns (55.422%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.571     6.051    game_logic/reset_IBUF
    SLICE_X0Y65          LUT6 (Prop_lut6_I0_O)        0.124     6.175 r  game_logic/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.860     8.035    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.604 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.604    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.563ns  (logic 5.156ns (44.592%)  route 6.407ns (55.408%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.547     6.027    game_logic/reset_IBUF
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     6.151 r  game_logic/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.860     8.011    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    11.563 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.563    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 5.158ns (45.223%)  route 6.248ns (54.777%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.386     5.866    game_logic/reset_IBUF
    SLICE_X0Y66          LUT6 (Prop_lut6_I0_O)        0.124     5.990 r  game_logic/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.862     7.852    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.406 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.406    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.308ns  (logic 5.174ns (45.759%)  route 6.133ns (54.241%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.275     5.755    game_logic/reset_IBUF
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     5.879 r  game_logic/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.858     7.737    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    11.308 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.308    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.291ns  (logic 5.156ns (45.660%)  route 6.136ns (54.340%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         4.272     5.752    game_logic/reset_IBUF
    SLICE_X0Y64          LUT6 (Prop_lut6_I1_O)        0.124     5.876 r  game_logic/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.864     7.740    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.291 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.291    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.142ns  (logic 5.283ns (47.416%)  route 5.859ns (52.584%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_IBUF_inst/O
                         net (fo=170, routed)         3.712     5.192    game_logic/reset_IBUF
    SLICE_X2Y66          LUT6 (Prop_lut6_I0_O)        0.124     5.316 f  game_logic/LED_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.483     5.799    game_logic/LED_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I5_O)        0.124     5.923 r  game_logic/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.664     7.587    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.142 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.142    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_display/dig_selection_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/dig_selection_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[1]/C
    SLICE_X6Y68          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_display/dig_selection_reg[1]/Q
                         net (fo=30, routed)          0.175     0.339    game_display/Q[1]
    SLICE_X6Y68          LUT2 (Prop_lut2_I0_O)        0.043     0.382 r  game_display/dig_selection[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    game_display/dig_selection[1]_i_1_n_0
    SLICE_X6Y68          FDCE                                         r  game_display/dig_selection_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/AN_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.209ns (53.449%)  route 0.182ns (46.551%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[2]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  game_display/dig_selection_reg[2]/Q
                         net (fo=17, routed)          0.182     0.346    game_display/Q[2]
    SLICE_X1Y71          LUT3 (Prop_lut3_I2_O)        0.045     0.391 r  game_display/AN[4]_i_1/O
                         net (fo=1, routed)           0.000     0.391    game_display/AN[4]_i_1_n_0
    SLICE_X1Y71          FDPE                                         r  game_display/AN_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/selected_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.352%)  route 0.183ns (46.648%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[2]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_display/dig_selection_reg[2]/Q
                         net (fo=17, routed)          0.183     0.347    game_logic/selected_dig_reg[0]_0[2]
    SLICE_X3Y70          LUT6 (Prop_lut6_I2_O)        0.045     0.392 r  game_logic/selected_dig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.392    game_display/selected_dig_reg[4]_0[0]
    SLICE_X3Y70          FDCE                                         r  game_display/selected_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/AN_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.212ns (53.804%)  route 0.182ns (46.196%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[2]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  game_display/dig_selection_reg[2]/Q
                         net (fo=17, routed)          0.182     0.346    game_display/Q[2]
    SLICE_X1Y71          LUT4 (Prop_lut4_I0_O)        0.048     0.394 r  game_display/AN[5]_i_1/O
                         net (fo=1, routed)           0.000     0.394    game_display/AN[5]_i_1_n_0
    SLICE_X1Y71          FDPE                                         r  game_display/AN_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/dig_selection_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.207ns (48.154%)  route 0.223ns (51.846%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[0]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  game_display/dig_selection_reg[0]/Q
                         net (fo=30, routed)          0.223     0.387    game_display/Q[0]
    SLICE_X2Y70          LUT1 (Prop_lut1_I0_O)        0.043     0.430 r  game_display/dig_selection[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    game_display/dig_selection[0]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  game_display/dig_selection_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/dig_selection_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.207ns (48.154%)  route 0.223ns (51.846%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[0]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_display/dig_selection_reg[0]/Q
                         net (fo=30, routed)          0.223     0.387    game_display/Q[0]
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.043     0.430 r  game_display/dig_selection[2]_i_1/O
                         net (fo=1, routed)           0.000     0.430    game_display/dig_selection[2]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  game_display/dig_selection_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/selected_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.209ns (44.484%)  route 0.261ns (55.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[2]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_display/dig_selection_reg[2]/Q
                         net (fo=17, routed)          0.261     0.425    game_logic/selected_dig_reg[0]_0[2]
    SLICE_X4Y69          LUT6 (Prop_lut6_I1_O)        0.045     0.470 r  game_logic/selected_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.470    game_display/selected_dig_reg[4]_0[1]
    SLICE_X4Y69          FDCE                                         r  game_display/selected_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/selected_dig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.209ns (42.987%)  route 0.277ns (57.013%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[1]/C
    SLICE_X6Y68          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  game_display/dig_selection_reg[1]/Q
                         net (fo=30, routed)          0.277     0.441    game_logic/selected_dig_reg[0]_0[1]
    SLICE_X6Y69          LUT5 (Prop_lut5_I0_O)        0.045     0.486 r  game_logic/selected_dig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.486    game_display/selected_dig_reg[4]_0[4]
    SLICE_X6Y69          FDCE                                         r  game_display/selected_dig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/AN_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.209ns (41.534%)  route 0.294ns (58.466%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[2]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  game_display/dig_selection_reg[2]/Q
                         net (fo=17, routed)          0.294     0.458    game_logic/selected_dig_reg[0]_0[2]
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.045     0.503 r  game_logic/AN[7]_i_1/O
                         net (fo=1, routed)           0.000     0.503    game_display/D[0]
    SLICE_X1Y66          FDPE                                         r  game_display/AN_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_display/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_display/AN_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.209ns (41.451%)  route 0.295ns (58.549%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE                         0.000     0.000 r  game_display/dig_selection_reg[2]/C
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_display/dig_selection_reg[2]/Q
                         net (fo=17, routed)          0.295     0.459    game_display/Q[2]
    SLICE_X1Y66          LUT6 (Prop_lut6_I5_O)        0.045     0.504 r  game_display/AN[2]_i_1/O
                         net (fo=1, routed)           0.000     0.504    game_display/AN[2]_i_1_n_0
    SLICE_X1Y66          FDPE                                         r  game_display/AN_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 4.610ns (44.146%)  route 5.833ns (55.854%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          0.878     6.612    game_logic/game_prev_state[2]
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.299     6.911 r  game_logic/J2_points[5]_i_2/O
                         net (fo=10, routed)          1.433     8.344    game_logic/J2_points[5]_i_2_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.468 r  game_logic/LED_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.432     8.900    game_logic/LED_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I1_O)        0.124     9.024 r  game_logic/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.444     9.468    game_logic/LED_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.592 r  game_logic/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.647    12.239    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    15.759 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.759    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J2_points_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.277ns  (logic 4.690ns (45.639%)  route 5.587ns (54.361%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.716     5.319    game_logic/CLK
    SLICE_X3Y67          FDCE                                         r  game_logic/J2_points_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  game_logic/J2_points_reg[6]/Q
                         net (fo=5, routed)           0.842     6.617    game_logic/J2_points[6]
    SLICE_X1Y67          LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  game_logic/LED_OBUF[7]_inst_i_3/O
                         net (fo=13, routed)          0.859     7.601    game_logic/LED_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I3_O)        0.124     7.725 r  game_logic/LED_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.665     8.390    game_logic/LED_OBUF[1]_inst_i_3_n_0
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.514 f  game_logic/LED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.473     8.987    game_logic/LED_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I1_O)        0.119     9.106 r  game_logic/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.746    11.852    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.743    15.596 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.596    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/J2_points_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.735ns (47.075%)  route 5.323ns (52.925%))
  Logic Levels:           5  (LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.716     5.319    game_logic/CLK
    SLICE_X3Y67          FDCE                                         r  game_logic/J2_points_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  game_logic/J2_points_reg[6]/Q
                         net (fo=5, routed)           0.842     6.617    game_logic/J2_points[6]
    SLICE_X1Y67          LUT5 (Prop_lut5_I2_O)        0.124     6.741 r  game_logic/LED_OBUF[7]_inst_i_3/O
                         net (fo=13, routed)          0.859     7.601    game_logic/LED_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I1_O)        0.152     7.753 r  game_logic/LED_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.307     8.059    game_logic/LED_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y69          LUT6 (Prop_lut6_I1_O)        0.326     8.385 r  game_logic/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.171     8.556    game_logic/LED_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y69          LUT5 (Prop_lut5_I0_O)        0.124     8.680 r  game_logic/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.144    11.824    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.376 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.376    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.547ns  (logic 4.944ns (51.791%)  route 4.602ns (48.209%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          1.320     7.054    game_logic/game_prev_state[2]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.291     7.345 r  game_logic/J1_points[4]_i_2/O
                         net (fo=8, routed)           0.621     7.966    game_logic/J1_points[4]_i_2_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.354     8.320 r  game_logic/LED_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.800     9.120    game_logic/LED_OBUF[9]_inst_i_3_n_0
    SLICE_X0Y66          LUT6 (Prop_lut6_I4_O)        0.326     9.446 r  game_logic/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.862    11.308    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    14.862 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.862    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 4.732ns (49.994%)  route 4.734ns (50.006%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          1.320     7.054    game_logic/game_prev_state[2]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.291     7.345 r  game_logic/J1_points[4]_i_2/O
                         net (fo=8, routed)           0.849     8.194    game_logic/J1_points[4]_i_2_n_0
    SLICE_X1Y64          LUT5 (Prop_lut5_I1_O)        0.328     8.522 r  game_logic/LED_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.707     9.229    game_logic/LED_OBUF[14]_inst_i_2_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  game_logic/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.858    11.211    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    14.782 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.782    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.402ns  (logic 4.731ns (50.321%)  route 4.671ns (49.679%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          1.320     7.054    game_logic/game_prev_state[2]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.291     7.345 r  game_logic/J1_points[4]_i_2/O
                         net (fo=8, routed)           0.832     8.177    game_logic/J1_points[4]_i_2_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I0_O)        0.328     8.505 r  game_logic/LED_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.659     9.164    game_logic/LED_OBUF[15]_inst_i_3_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.124     9.288 r  game_logic/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.860    11.148    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    14.717 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.717    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 4.521ns (48.526%)  route 4.796ns (51.474%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          0.878     6.612    game_logic/game_prev_state[2]
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.299     6.911 r  game_logic/J2_points[5]_i_2/O
                         net (fo=10, routed)          1.433     8.344    game_logic/J2_points[5]_i_2_n_0
    SLICE_X0Y67          LUT6 (Prop_lut6_I5_O)        0.124     8.468 r  game_logic/LED_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.821     9.290    game_logic/LED_OBUF[6]_inst_i_3_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I1_O)        0.124     9.414 r  game_logic/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.664    11.077    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.632 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.632    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.222ns  (logic 4.910ns (53.239%)  route 4.312ns (46.761%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          1.320     7.054    game_logic/game_prev_state[2]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.291     7.345 r  game_logic/J1_points[4]_i_2/O
                         net (fo=8, routed)           0.485     7.830    game_logic/J1_points[4]_i_2_n_0
    SLICE_X2Y64          LUT5 (Prop_lut5_I3_O)        0.321     8.151 r  game_logic/LED_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           0.845     8.996    game_logic/LED_OBUF[8]_inst_i_2_n_0
    SLICE_X2Y66          LUT6 (Prop_lut6_I3_O)        0.331     9.327 r  game_logic/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.990    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    14.538 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.538    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.693ns (51.898%)  route 4.350ns (48.102%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          1.320     7.054    game_logic/game_prev_state[2]
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.291     7.345 r  game_logic/J1_points[4]_i_2/O
                         net (fo=8, routed)           0.621     7.966    game_logic/J1_points[4]_i_2_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I3_O)        0.328     8.294 r  game_logic/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.544     8.839    game_logic/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.124     8.963 r  game_logic/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.865    10.828    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    14.359 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.359    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/prev_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 4.518ns (50.139%)  route 4.493ns (49.861%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.713     5.316    game_logic/CLK
    SLICE_X4Y68          FDCE                                         r  game_logic/prev_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.419     5.735 f  game_logic/prev_state_reg[2]/Q
                         net (fo=18, routed)          0.878     6.612    game_logic/game_prev_state[2]
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.299     6.911 r  game_logic/J2_points[5]_i_2/O
                         net (fo=10, routed)          1.280     8.192    game_logic/J2_points[5]_i_2_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.316 f  game_logic/LED_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.749    game_logic/LED_OBUF[5]_inst_i_3_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.124     8.873 r  game_logic/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.902    10.775    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    14.326 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.326    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic/reg_J2_cow_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/selected_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.254ns (42.293%)  route 0.347ns (57.707%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     1.513    game_logic/CLK
    SLICE_X6Y70          FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  game_logic/reg_J2_cow_count_reg[0]/Q
                         net (fo=2, routed)           0.124     1.801    game_logic/J2_cow_count[0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  game_logic/selected_dig[1]_i_2/O
                         net (fo=1, routed)           0.223     2.069    game_logic/selected_dig[1]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.045     2.114 r  game_logic/selected_dig[1]_i_1/O
                         net (fo=1, routed)           0.000     2.114    game_display/selected_dig_reg[4]_0[1]
    SLICE_X4Y69          FDCE                                         r  game_display/selected_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/reg_J2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.186ns (31.013%)  route 0.414ns (68.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X4Y67          FDCE                                         r  game_logic/reg_J2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  game_logic/reg_J2_win_reg/Q
                         net (fo=23, routed)          0.414     2.071    game_display/J2_win
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.045     2.116 r  game_display/AN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.116    game_display/AN[0]_i_1_n_0
    SLICE_X1Y72          FDPE                                         r  game_display/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/reg_J2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/AN_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.186ns (30.961%)  route 0.415ns (69.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X4Y67          FDCE                                         r  game_logic/reg_J2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  game_logic/reg_J2_win_reg/Q
                         net (fo=23, routed)          0.415     2.072    game_display/J2_win
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.045     2.117 r  game_display/AN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.117    game_display/AN[1]_i_1_n_0
    SLICE_X1Y72          FDPE                                         r  game_display/AN_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/reg_J1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/selected_dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.231ns (38.003%)  route 0.377ns (61.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X4Y67          FDCE                                         r  game_logic/reg_J1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  game_logic/reg_J1_win_reg/Q
                         net (fo=25, routed)          0.186     1.843    game_logic/J1_win
    SLICE_X4Y68          LUT6 (Prop_lut6_I0_O)        0.045     1.888 r  game_logic/selected_dig[2]_i_5/O
                         net (fo=1, routed)           0.191     2.079    game_logic/selected_dig[2]_i_5_n_0
    SLICE_X5Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.124 r  game_logic/selected_dig[2]_i_1/O
                         net (fo=1, routed)           0.000     2.124    game_display/selected_dig_reg[4]_0[2]
    SLICE_X5Y68          FDCE                                         r  game_display/selected_dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/reg_J1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/AN_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.186ns (30.567%)  route 0.422ns (69.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X4Y67          FDCE                                         r  game_logic/reg_J1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  game_logic/reg_J1_win_reg/Q
                         net (fo=25, routed)          0.422     2.080    game_display/J1_win
    SLICE_X1Y66          LUT6 (Prop_lut6_I3_O)        0.045     2.125 r  game_display/AN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.125    game_display/AN[2]_i_1_n_0
    SLICE_X1Y66          FDPE                                         r  game_display/AN_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/reg_J1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/AN_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.186ns (30.567%)  route 0.422ns (69.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X4Y67          FDCE                                         r  game_logic/reg_J1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  game_logic/reg_J1_win_reg/Q
                         net (fo=25, routed)          0.422     2.080    game_logic/J1_win
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.045     2.125 r  game_logic/AN[7]_i_1/O
                         net (fo=1, routed)           0.000     2.125    game_display/D[0]
    SLICE_X1Y66          FDPE                                         r  game_display/AN_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/selected_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.231ns (33.912%)  route 0.450ns (66.088%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  game_logic/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.279     1.936    game_logic/FSM_onehot_state_reg_n_0_[1]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.045     1.981 r  game_logic/selected_dig[0]_i_4/O
                         net (fo=16, routed)          0.171     2.153    game_logic/selected_dig[0]_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I3_O)        0.045     2.198 r  game_logic/selected_dig[0]_i_1/O
                         net (fo=1, routed)           0.000     2.198    game_display/selected_dig_reg[4]_0[0]
    SLICE_X3Y70          FDCE                                         r  game_display/selected_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/reg_J2_cow_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/selected_dig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.299ns (41.473%)  route 0.422ns (58.527%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     1.513    game_logic/CLK
    SLICE_X6Y70          FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDCE (Prop_fdce_C_Q)         0.164     1.677 f  game_logic/reg_J2_cow_count_reg[0]/Q
                         net (fo=2, routed)           0.124     1.801    game_logic/J2_cow_count[0]
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  game_logic/selected_dig[3]_i_4/O
                         net (fo=1, routed)           0.110     1.956    game_logic/selected_dig[3]_i_4_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I0_O)        0.045     2.001 f  game_logic/selected_dig[3]_i_2/O
                         net (fo=1, routed)           0.188     2.189    game_logic/selected_dig[3]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.045     2.234 r  game_logic/selected_dig[3]_i_1/O
                         net (fo=1, routed)           0.000     2.234    game_display/selected_dig_reg[4]_0[3]
    SLICE_X4Y69          FDCE                                         r  game_display/selected_dig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/reg_J2_bull_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/selected_dig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.276ns (37.657%)  route 0.457ns (62.343%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.594     1.513    game_logic/CLK
    SLICE_X7Y70          FDCE                                         r  game_logic/reg_J2_bull_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  game_logic/reg_J2_bull_count_reg[1]/Q
                         net (fo=5, routed)           0.113     1.767    game_logic/J2_bull_count[1]
    SLICE_X6Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.812 f  game_logic/selected_dig[4]_i_3/O
                         net (fo=3, routed)           0.288     2.100    game_logic/selected_dig[4]_i_3_n_0
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.045     2.145 f  game_logic/selected_dig[4]_i_2/O
                         net (fo=1, routed)           0.056     2.201    game_logic/selected_dig[4]_i_2_n_0
    SLICE_X6Y69          LUT5 (Prop_lut5_I3_O)        0.045     2.246 r  game_logic/selected_dig[4]_i_1/O
                         net (fo=1, routed)           0.000     2.246    game_display/selected_dig_reg[4]_0[4]
    SLICE_X6Y69          FDCE                                         r  game_display/selected_dig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_display/AN_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.230ns (26.125%)  route 0.650ns (73.875%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.597     1.516    game_logic/CLK
    SLICE_X5Y67          FDCE                                         r  game_logic/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 f  game_logic/FSM_onehot_state_reg[3]/Q
                         net (fo=16, routed)          0.338     1.995    game_logic/FSM_onehot_state_reg_n_0_[3]
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.045     2.040 r  game_logic/AN[6]_i_2/O
                         net (fo=4, routed)           0.312     2.353    game_display/AN_reg[6]_0
    SLICE_X6Y71          LUT5 (Prop_lut5_I0_O)        0.044     2.397 r  game_display/AN[6]_i_1/O
                         net (fo=1, routed)           0.000     2.397    game_display/AN[6]_i_1_n_0
    SLICE_X6Y71          FDPE                                         r  game_display/AN_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/reg_J1_cow_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.072ns  (logic 2.317ns (20.923%)  route 8.755ns (79.077%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.590     7.056    game_logic/SW_IBUF[12]
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.152     7.208 r  game_logic/reg_J1_cow_count[2]_i_30/O
                         net (fo=3, routed)           0.687     7.895    game_logic/reg_J1_cow_count[2]_i_30_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.326     8.221 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, routed)           0.678     8.899    game_logic/reg_J1_cow_count[2]_i_17_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     9.023 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, routed)           1.215    10.238    game_logic/reg_J1_cow_count[2]_i_11_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    10.362 r  game_logic/reg_J1_cow_count[2]_i_6/O
                         net (fo=2, routed)           0.586    10.948    game_logic/reg_J1_cow_count[2]_i_6_n_0
    SLICE_X7Y66          LUT6 (Prop_lut6_I3_O)        0.124    11.072 r  game_logic/reg_J1_cow_count[2]_i_2/O
                         net (fo=1, routed)           0.000    11.072    game_logic/reg_J1_cow_count[2]_i_2_n_0
    SLICE_X7Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.596     5.019    game_logic/CLK
    SLICE_X7Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[2]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/reg_J2_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.910ns  (logic 2.317ns (21.234%)  route 8.593ns (78.766%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          4.831     6.298    game_logic/SW_IBUF[12]
    SLICE_X11Y71         LUT4 (Prop_lut4_I3_O)        0.152     6.450 r  game_logic/reg_J2_cow_count[1]_i_10/O
                         net (fo=3, routed)           0.802     7.252    game_logic/reg_J2_cow_count[1]_i_10_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.326     7.578 r  game_logic/reg_J2_cow_count[2]_i_25/O
                         net (fo=2, routed)           0.995     8.572    game_logic/reg_J2_cow_count[2]_i_25_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.696 r  game_logic/reg_J2_cow_count[2]_i_10/O
                         net (fo=6, routed)           0.923     9.619    game_logic/reg_J2_cow_count[2]_i_10_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124     9.743 r  game_logic/reg_J2_cow_count[1]_i_4/O
                         net (fo=2, routed)           0.476    10.219    game_logic/reg_J2_cow_count[1]_i_4_n_0
    SLICE_X8Y71          LUT5 (Prop_lut5_I2_O)        0.124    10.343 r  game_logic/reg_J2_cow_count[0]_i_1/O
                         net (fo=1, routed)           0.567    10.910    game_logic/reg_J2_cow_count[0]_i_1_n_0
    SLICE_X6Y70          FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.592     5.015    game_logic/CLK
    SLICE_X6Y70          FDCE                                         r  game_logic/reg_J2_cow_count_reg[0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/reg_J1_cow_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.855ns  (logic 2.317ns (21.342%)  route 8.538ns (78.658%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.590     7.056    game_logic/SW_IBUF[12]
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.152     7.208 r  game_logic/reg_J1_cow_count[2]_i_30/O
                         net (fo=3, routed)           0.687     7.895    game_logic/reg_J1_cow_count[2]_i_30_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.326     8.221 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, routed)           0.678     8.899    game_logic/reg_J1_cow_count[2]_i_17_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     9.023 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, routed)           0.579     9.602    game_logic/reg_J1_cow_count[2]_i_11_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.726 r  game_logic/reg_J1_cow_count[1]_i_4/O
                         net (fo=2, routed)           0.672    10.398    game_logic/reg_J1_cow_count[1]_i_4_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I0_O)        0.124    10.522 r  game_logic/reg_J1_cow_count[0]_i_1/O
                         net (fo=1, routed)           0.332    10.854    game_logic/reg_J1_cow_count[0]_i_1_n_0
    SLICE_X6Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.596     5.019    game_logic/CLK
    SLICE_X6Y66          FDCE                                         r  game_logic/reg_J1_cow_count_reg[0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/reg_J1_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.841ns  (logic 2.317ns (21.368%)  route 8.525ns (78.632%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=4)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.590     7.056    game_logic/SW_IBUF[12]
    SLICE_X9Y66          LUT4 (Prop_lut4_I3_O)        0.152     7.208 r  game_logic/reg_J1_cow_count[2]_i_30/O
                         net (fo=3, routed)           0.687     7.895    game_logic/reg_J1_cow_count[2]_i_30_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I2_O)        0.326     8.221 r  game_logic/reg_J1_cow_count[2]_i_17/O
                         net (fo=4, routed)           0.678     8.899    game_logic/reg_J1_cow_count[2]_i_17_n_0
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.124     9.023 r  game_logic/reg_J1_cow_count[2]_i_11/O
                         net (fo=6, routed)           1.215    10.238    game_logic/reg_J1_cow_count[2]_i_11_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I1_O)        0.124    10.362 r  game_logic/reg_J1_cow_count[2]_i_6/O
                         net (fo=2, routed)           0.355    10.717    game_logic/reg_J1_cow_count[2]_i_6_n_0
    SLICE_X7Y65          LUT6 (Prop_lut6_I5_O)        0.124    10.841 r  game_logic/reg_J1_cow_count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.841    game_logic/reg_J1_cow_count[1]_i_1_n_0
    SLICE_X7Y65          FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.597     5.020    game_logic/CLK
    SLICE_X7Y65          FDCE                                         r  game_logic/reg_J1_cow_count_reg[1]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/reg_J2_cow_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.738ns  (logic 2.317ns (21.574%)  route 8.421ns (78.426%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          4.831     6.298    game_logic/SW_IBUF[12]
    SLICE_X11Y71         LUT4 (Prop_lut4_I3_O)        0.152     6.450 r  game_logic/reg_J2_cow_count[1]_i_10/O
                         net (fo=3, routed)           0.802     7.252    game_logic/reg_J2_cow_count[1]_i_10_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I2_O)        0.326     7.578 r  game_logic/reg_J2_cow_count[2]_i_25/O
                         net (fo=2, routed)           0.995     8.572    game_logic/reg_J2_cow_count[2]_i_25_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.696 r  game_logic/reg_J2_cow_count[2]_i_10/O
                         net (fo=6, routed)           0.923     9.619    game_logic/reg_J2_cow_count[2]_i_10_n_0
    SLICE_X8Y70          LUT4 (Prop_lut4_I0_O)        0.124     9.743 r  game_logic/reg_J2_cow_count[1]_i_4/O
                         net (fo=2, routed)           0.871    10.614    game_logic/reg_J2_cow_count[1]_i_4_n_0
    SLICE_X8Y71          LUT6 (Prop_lut6_I4_O)        0.124    10.738 r  game_logic/reg_J2_cow_count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.738    game_logic/reg_J2_cow_count[1]_i_1_n_0
    SLICE_X8Y71          FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.512     4.935    game_logic/CLK
    SLICE_X8Y71          FDCE                                         r  game_logic/reg_J2_cow_count_reg[1]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/magic_J2_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.577ns  (logic 1.991ns (18.820%)  route 8.587ns (81.180%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.287     6.754    game_logic/SW_IBUF[12]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.878 f  game_logic/FSM_onehot_state[4]_i_16/O
                         net (fo=2, routed)           0.807     7.685    game_logic/FSM_onehot_state[4]_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.809 f  game_logic/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.279     8.088    game_logic/FSM_onehot_state[4]_i_12_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.212 f  game_logic/FSM_onehot_state[4]_i_7/O
                         net (fo=7, routed)           1.130     9.342    game_logic/FSM_onehot_state[4]_i_7_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.152     9.494 r  game_logic/magic_J2[1][3]_i_1/O
                         net (fo=16, routed)          1.084    10.577    game_logic/magic_J2[1][3]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.519     4.942    game_logic/CLK
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/magic_J2_reg[1][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.577ns  (logic 1.991ns (18.820%)  route 8.587ns (81.180%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.287     6.754    game_logic/SW_IBUF[12]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.878 f  game_logic/FSM_onehot_state[4]_i_16/O
                         net (fo=2, routed)           0.807     7.685    game_logic/FSM_onehot_state[4]_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.809 f  game_logic/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.279     8.088    game_logic/FSM_onehot_state[4]_i_12_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.212 f  game_logic/FSM_onehot_state[4]_i_7/O
                         net (fo=7, routed)           1.130     9.342    game_logic/FSM_onehot_state[4]_i_7_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.152     9.494 r  game_logic/magic_J2[1][3]_i_1/O
                         net (fo=16, routed)          1.084    10.577    game_logic/magic_J2[1][3]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.519     4.942    game_logic/CLK
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][1]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/magic_J2_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.577ns  (logic 1.991ns (18.820%)  route 8.587ns (81.180%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.287     6.754    game_logic/SW_IBUF[12]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.878 f  game_logic/FSM_onehot_state[4]_i_16/O
                         net (fo=2, routed)           0.807     7.685    game_logic/FSM_onehot_state[4]_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.809 f  game_logic/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.279     8.088    game_logic/FSM_onehot_state[4]_i_12_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.212 f  game_logic/FSM_onehot_state[4]_i_7/O
                         net (fo=7, routed)           1.130     9.342    game_logic/FSM_onehot_state[4]_i_7_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.152     9.494 r  game_logic/magic_J2[1][3]_i_1/O
                         net (fo=16, routed)          1.084    10.577    game_logic/magic_J2[1][3]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.519     4.942    game_logic/CLK
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][2]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/magic_J2_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.577ns  (logic 1.991ns (18.820%)  route 8.587ns (81.180%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.287     6.754    game_logic/SW_IBUF[12]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.878 f  game_logic/FSM_onehot_state[4]_i_16/O
                         net (fo=2, routed)           0.807     7.685    game_logic/FSM_onehot_state[4]_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.809 f  game_logic/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.279     8.088    game_logic/FSM_onehot_state[4]_i_12_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.212 f  game_logic/FSM_onehot_state[4]_i_7/O
                         net (fo=7, routed)           1.130     9.342    game_logic/FSM_onehot_state[4]_i_7_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.152     9.494 r  game_logic/magic_J2[1][3]_i_1/O
                         net (fo=16, routed)          1.084    10.577    game_logic/magic_J2[1][3]_i_1_n_0
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.519     4.942    game_logic/CLK
    SLICE_X9Y64          FDCE                                         r  game_logic/magic_J2_reg[1][3]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            game_logic/magic_J1_reg[0][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.482ns  (logic 1.963ns (18.723%)  route 8.519ns (81.277%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=19, routed)          5.287     6.754    game_logic/SW_IBUF[12]
    SLICE_X5Y65          LUT5 (Prop_lut5_I0_O)        0.124     6.878 f  game_logic/FSM_onehot_state[4]_i_16/O
                         net (fo=2, routed)           0.807     7.685    game_logic/FSM_onehot_state[4]_i_16_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.809 f  game_logic/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.279     8.088    game_logic/FSM_onehot_state[4]_i_12_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.212 f  game_logic/FSM_onehot_state[4]_i_7/O
                         net (fo=7, routed)           1.130     9.342    game_logic/FSM_onehot_state[4]_i_7_n_0
    SLICE_X7Y67          LUT4 (Prop_lut4_I0_O)        0.124     9.466 r  game_logic/magic_J1[1][3]_i_1/O
                         net (fo=16, routed)          1.016    10.482    game_logic/magic_J1[1][3]_i_1_n_0
    SLICE_X8Y70          FDCE                                         r  game_logic/magic_J1_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.513     4.936    game_logic/CLK
    SLICE_X8Y70          FDCE                                         r  game_logic/magic_J1_reg[0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50k_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.248ns (35.097%)  route 0.458ns (64.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.458     0.706    game_display/reset_IBUF
    SLICE_X5Y80          FDCE                                         f  game_display/count_50k_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.029    game_display/CLK
    SLICE_X5Y80          FDCE                                         r  game_display/count_50k_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50k_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.248ns (35.097%)  route 0.458ns (64.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.458     0.706    game_display/reset_IBUF
    SLICE_X5Y80          FDCE                                         f  game_display/count_50k_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.029    game_display/CLK
    SLICE_X5Y80          FDCE                                         r  game_display/count_50k_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50k_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.248ns (35.097%)  route 0.458ns (64.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.458     0.706    game_display/reset_IBUF
    SLICE_X5Y80          FDCE                                         f  game_display/count_50k_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.029    game_display/CLK
    SLICE_X5Y80          FDCE                                         r  game_display/count_50k_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50k_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.248ns (35.097%)  route 0.458ns (64.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.458     0.706    game_display/reset_IBUF
    SLICE_X5Y80          FDCE                                         f  game_display/count_50k_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.029    game_display/CLK
    SLICE_X5Y80          FDCE                                         r  game_display/count_50k_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50k_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.248ns (34.881%)  route 0.463ns (65.118%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.463     0.710    game_display/reset_IBUF
    SLICE_X4Y80          FDCE                                         f  game_display/count_50k_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.864     2.029    game_display/CLK
    SLICE_X4Y80          FDCE                                         r  game_display/count_50k_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50M_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.248ns (33.215%)  route 0.498ns (66.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.498     0.746    game_display/reset_IBUF
    SLICE_X2Y78          FDCE                                         f  game_display/count_50M_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     2.030    game_display/CLK
    SLICE_X2Y78          FDCE                                         r  game_display/count_50M_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50M_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.248ns (33.215%)  route 0.498ns (66.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.498     0.746    game_display/reset_IBUF
    SLICE_X2Y78          FDCE                                         f  game_display/count_50M_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     2.030    game_display/CLK
    SLICE_X2Y78          FDCE                                         r  game_display/count_50M_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50M_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.248ns (33.215%)  route 0.498ns (66.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.498     0.746    game_display/reset_IBUF
    SLICE_X2Y78          FDCE                                         f  game_display/count_50M_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.865     2.030    game_display/CLK
    SLICE_X2Y78          FDCE                                         r  game_display/count_50M_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            game_display/count_50k_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.248ns (32.632%)  route 0.512ns (67.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  reset_IBUF_inst/O
                         net (fo=170, routed)         0.512     0.759    game_display/reset_IBUF
    SLICE_X5Y79          FDCE                                         f  game_display/count_50k_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.863     2.028    game_display/CLK
    SLICE_X5Y79          FDCE                                         r  game_display/count_50k_reg[22]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            game_logic/magic_J1_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.245ns (32.094%)  route 0.518ns (67.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=16, routed)          0.518     0.763    game_logic/SW_IBUF[3]
    SLICE_X9Y72          FDCE                                         r  game_logic/magic_J1_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.833     1.998    game_logic/CLK
    SLICE_X9Y72          FDCE                                         r  game_logic/magic_J1_reg[3][3]/C





