

================================================================
== Vitis HLS Report for 'mat_mul'
================================================================
* Date:           Tue May  6 19:37:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.922 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       37|       37|  0.123 us|  0.123 us|   36|   36|  loop auto-rewind stp (delay=4 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |       35|       35|         5|          1|          1|    32|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten131 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 9 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten3 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j4 = alloca i32 1"   --->   Operation 11 'alloca' 'j4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k5 = alloca i32 1"   --->   Operation 12 'alloca' 'k5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum6 = alloca i32 1"   --->   Operation 13 'alloca' 'sum6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [mat_mul.cpp:3]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [mat_mul.cpp:3]   --->   Operation 15 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in1"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in2"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %sum6"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %k5"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %j4"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten3"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i2"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten131"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc22"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%icmp_ln108 = phi i1 0, void %entry, i1 %icmp_ln10, void %new.latch.for.inc.split" [mat_mul.cpp:10]   --->   Operation 30 'phi' 'icmp_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln127 = phi i1 1, void %entry, i1 %xor_ln12, void %new.latch.for.inc.split" [mat_mul.cpp:12]   --->   Operation 31 'phi' 'icmp_ln127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten131_load = load i5 %indvar_flatten131" [mat_mul.cpp:9]   --->   Operation 32 'load' 'indvar_flatten131_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i2_load = load i3 %i2" [mat_mul.cpp:9]   --->   Operation 33 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten3_load = load i5 %indvar_flatten3" [mat_mul.cpp:10]   --->   Operation 34 'load' 'indvar_flatten3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j4_load = load i3 %j4" [mat_mul.cpp:9]   --->   Operation 35 'load' 'j4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k5_load = load i3 %k5" [mat_mul.cpp:9]   --->   Operation 36 'load' 'k5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln9 = add i3 %i2_load, i3 1" [mat_mul.cpp:9]   --->   Operation 37 'add' 'add_ln9' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln9 = select i1 %icmp_ln108, i3 0, i3 %j4_load" [mat_mul.cpp:9]   --->   Operation 38 'select' 'select_ln9' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%select_ln9_1 = select i1 %icmp_ln108, i3 0, i3 %k5_load" [mat_mul.cpp:9]   --->   Operation 39 'select' 'select_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%or_ln9 = or i1 %icmp_ln108, i1 %icmp_ln127" [mat_mul.cpp:9]   --->   Operation 40 'or' 'or_ln9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.27ns)   --->   "%i = select i1 %icmp_ln108, i3 %add_ln9, i3 %i2_load" [mat_mul.cpp:9]   --->   Operation 41 'select' 'i' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i3 %i" [mat_mul.cpp:10]   --->   Operation 42 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.57ns)   --->   "%add_ln10 = add i3 %select_ln9, i3 1" [mat_mul.cpp:10]   --->   Operation 43 'add' 'add_ln10' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.27ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %or_ln9, i3 %select_ln9_1, i3 0" [mat_mul.cpp:9]   --->   Operation 44 'select' 'k_mid2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = trunc i3 %k_mid2" [mat_mul.cpp:9]   --->   Operation 45 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.27ns)   --->   "%j = select i1 %or_ln9, i3 %select_ln9, i3 %add_ln10" [mat_mul.cpp:10]   --->   Operation 46 'select' 'j' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln10, i2 0" [mat_mul.cpp:14]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %j" [mat_mul.cpp:16]   --->   Operation 48 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln16 = add i4 %tmp, i4 %zext_ln16" [mat_mul.cpp:16]   --->   Operation 49 'add' 'add_ln16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %k_mid2" [mat_mul.cpp:14]   --->   Operation 50 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln14_1 = add i4 %tmp, i4 %zext_ln14" [mat_mul.cpp:14]   --->   Operation 51 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i4 %add_ln14_1" [mat_mul.cpp:14]   --->   Operation 52 'zext' 'zext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr i32 %in1, i64 0, i64 %zext_ln14_1" [mat_mul.cpp:14]   --->   Operation 53 'getelementptr' 'in1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty, i2 0" [mat_mul.cpp:14]   --->   Operation 54 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln14_2 = add i4 %tmp_1, i4 %zext_ln16" [mat_mul.cpp:14]   --->   Operation 55 'add' 'add_ln14_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i4 %add_ln14_2" [mat_mul.cpp:14]   --->   Operation 56 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr i32 %in2, i64 0, i64 %zext_ln14_3" [mat_mul.cpp:14]   --->   Operation 57 'getelementptr' 'in2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (0.69ns)   --->   "%in1_load = load i4 %in1_addr" [mat_mul.cpp:14]   --->   Operation 58 'load' 'in1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%in2_load = load i4 %in2_addr" [mat_mul.cpp:14]   --->   Operation 59 'load' 'in2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_mid2, i32 1" [mat_mul.cpp:12]   --->   Operation 60 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i1.i1, i2 %trunc_ln10, i1 %tmp_2, i1 1" [mat_mul.cpp:14]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i4 %tmp_3" [mat_mul.cpp:14]   --->   Operation 62 'zext' 'zext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in1_addr_1 = getelementptr i32 %in1, i64 0, i64 %zext_ln14_2" [mat_mul.cpp:14]   --->   Operation 63 'getelementptr' 'in1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_2, i3 4" [mat_mul.cpp:14]   --->   Operation 64 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.70ns)   --->   "%add_ln14_3 = add i4 %tmp_4, i4 %zext_ln16" [mat_mul.cpp:14]   --->   Operation 65 'add' 'add_ln14_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i4 %add_ln14_3" [mat_mul.cpp:14]   --->   Operation 66 'zext' 'zext_ln14_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in2_addr_1 = getelementptr i32 %in2, i64 0, i64 %zext_ln14_4" [mat_mul.cpp:14]   --->   Operation 67 'getelementptr' 'in2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.69ns)   --->   "%in1_load_1 = load i4 %in1_addr_1" [mat_mul.cpp:14]   --->   Operation 68 'load' 'in1_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 69 [2/2] (0.69ns)   --->   "%in2_load_1 = load i4 %in2_addr_1" [mat_mul.cpp:14]   --->   Operation 69 'load' 'in2_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.57ns)   --->   "%k = add i3 %k_mid2, i3 2" [mat_mul.cpp:12]   --->   Operation 70 'add' 'k' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [mat_mul.cpp:12]   --->   Operation 71 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.12ns)   --->   "%xor_ln12 = xor i1 %tmp_5, i1 1" [mat_mul.cpp:12]   --->   Operation 72 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i5 %indvar_flatten131_load, i5 1" [mat_mul.cpp:9]   --->   Operation 73 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %tmp_5, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [mat_mul.cpp:12]   --->   Operation 74 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln10_1 = add i5 %indvar_flatten3_load, i5 1" [mat_mul.cpp:10]   --->   Operation 75 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln10_1 = select i1 %icmp_ln108, i5 1, i5 %add_ln10_1" [mat_mul.cpp:10]   --->   Operation 76 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln10 = icmp_eq  i5 %select_ln10_1, i5 8" [mat_mul.cpp:10]   --->   Operation 77 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.70ns)   --->   "%icmp_ln9 = icmp_eq  i5 %indvar_flatten131_load, i5 31" [mat_mul.cpp:9]   --->   Operation 78 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln12 = store i3 %k, i3 %k5" [mat_mul.cpp:12]   --->   Operation 79 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln10 = store i3 %j, i3 %j4" [mat_mul.cpp:10]   --->   Operation 80 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln10 = store i5 %select_ln10_1, i5 %indvar_flatten3" [mat_mul.cpp:10]   --->   Operation 81 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln9 = store i3 %i, i3 %i2" [mat_mul.cpp:9]   --->   Operation 82 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln9 = store i5 %add_ln9_1, i5 %indvar_flatten131" [mat_mul.cpp:9]   --->   Operation 83 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc22, void %for.end24" [mat_mul.cpp:9]   --->   Operation 84 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 85 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in1_load = load i4 %in1_addr" [mat_mul.cpp:14]   --->   Operation 85 'load' 'in1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 86 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in2_load = load i4 %in2_addr" [mat_mul.cpp:14]   --->   Operation 86 'load' 'in2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 87 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in1_load_1 = load i4 %in1_addr_1" [mat_mul.cpp:14]   --->   Operation 87 'load' 'in1_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 88 [1/2] ( I:0.69ns O:0.69ns )   --->   "%in2_load_1 = load i4 %in2_addr_1" [mat_mul.cpp:14]   --->   Operation 88 'load' 'in2_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 89 [2/2] (2.29ns)   --->   "%mul_ln14 = mul i32 %in2_load, i32 %in1_load" [mat_mul.cpp:14]   --->   Operation 89 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [2/2] (2.29ns)   --->   "%mul_ln14_1 = mul i32 %in2_load_1, i32 %in1_load_1" [mat_mul.cpp:14]   --->   Operation 90 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 91 [1/2] (2.29ns)   --->   "%mul_ln14 = mul i32 %in2_load, i32 %in1_load" [mat_mul.cpp:14]   --->   Operation 91 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/2] (2.29ns)   --->   "%mul_ln14_1 = mul i32 %in2_load_1, i32 %in1_load_1" [mat_mul.cpp:14]   --->   Operation 92 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sum6_load = load i32 %sum6" [mat_mul.cpp:9]   --->   Operation 93 'load' 'sum6_load' <Predicate = (or_ln9)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sum_mid2)   --->   "%select_ln9_2 = select i1 %icmp_ln108, i32 0, i32 %sum6_load" [mat_mul.cpp:9]   --->   Operation 96 'select' 'select_ln9_2' <Predicate = (or_ln9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.22ns) (out node of the LUT)   --->   "%sum_mid2 = select i1 %or_ln9, i32 %select_ln9_2, i32 0" [mat_mul.cpp:9]   --->   Operation 97 'select' 'sum_mid2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %add_ln16" [mat_mul.cpp:16]   --->   Operation 98 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln16_1" [mat_mul.cpp:16]   --->   Operation 99 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [mat_mul.cpp:11]   --->   Operation 100 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14 = add i32 %mul_ln14_1, i32 %mul_ln14" [mat_mul.cpp:14]   --->   Operation 101 'add' 'add_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum = add i32 %sum_mid2, i32 %add_ln14" [mat_mul.cpp:14]   --->   Operation 102 'add' 'sum' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] ( I:0.69ns O:0.69ns )   --->   "%store_ln16 = store i32 %sum, i4 %out_r_addr" [mat_mul.cpp:16]   --->   Operation 103 'store' 'store_ln16' <Predicate = (tmp_5)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln12 = br void %new.latch.for.inc.split" [mat_mul.cpp:12]   --->   Operation 104 'br' 'br_ln12' <Predicate = (tmp_5)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.38ns)   --->   "%store_ln14 = store i32 %sum, i32 %sum6" [mat_mul.cpp:14]   --->   Operation 105 'store' 'store_ln14' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 106 [1/1] (0.38ns)   --->   "%ret_ln20 = ret" [mat_mul.cpp:20]   --->   Operation 106 'ret' 'ret_ln20' <Predicate = (icmp_ln9)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.400ns.

 <State 1>: 2.922ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j4' [21]  (0.387 ns)
	'load' operation 3 bit ('j4_load', mat_mul.cpp:9) on local variable 'j4' [32]  (0.000 ns)
	'select' operation 3 bit ('select_ln9', mat_mul.cpp:9) [38]  (0.278 ns)
	'add' operation 3 bit ('add_ln10', mat_mul.cpp:10) [44]  (0.572 ns)
	'select' operation 3 bit ('j', mat_mul.cpp:10) [48]  (0.278 ns)
	'add' operation 4 bit ('add_ln14_2', mat_mul.cpp:14) [59]  (0.708 ns)
	'getelementptr' operation 4 bit ('in2_addr', mat_mul.cpp:14) [61]  (0.000 ns)
	'load' operation 32 bit ('in2_load', mat_mul.cpp:14) on array 'in2' [64]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('in1_load', mat_mul.cpp:14) on array 'in1' [63]  (0.699 ns)

 <State 3>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln14', mat_mul.cpp:14) [75]  (2.291 ns)

 <State 4>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln14', mat_mul.cpp:14) [75]  (2.291 ns)

 <State 5>: 1.657ns
The critical path consists of the following:
	'load' operation 32 bit ('sum6_load', mat_mul.cpp:9) on local variable 'sum6' [34]  (0.000 ns)
	'select' operation 32 bit ('select_ln9_2', mat_mul.cpp:9) [40]  (0.000 ns)
	'select' operation 32 bit ('sum_mid2', mat_mul.cpp:9) [47]  (0.227 ns)
	'add' operation 32 bit ('sum', mat_mul.cpp:14) [78]  (0.731 ns)
	'store' operation 0 bit ('store_ln16', mat_mul.cpp:16) of variable 'sum', mat_mul.cpp:14 on array 'out_r' [85]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
