
Exemplo-Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000409c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040409c  0040409c  0001409c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000087c  20000000  004040a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000dc  2000087c  00404920  0002087c  2**2
                  ALLOC
  4 .stack        00003000  20000958  004049fc  0002087c  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  0002087c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000208a6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a8f9  00000000  00000000  000208ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001bde  00000000  00000000  0002b1f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000423d  00000000  00000000  0002cdd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000958  00000000  00000000  00031013  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000878  00000000  00000000  0003196b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000129ba  00000000  00000000  000321e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a3b0  00000000  00000000  00044b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052e1c  00000000  00000000  0004ef4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000203c  00000000  00000000  000a1d6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003958 	.word	0x20003958
  400004:	004009ad 	.word	0x004009ad
  400008:	004009a9 	.word	0x004009a9
  40000c:	004009a9 	.word	0x004009a9
  400010:	004009a9 	.word	0x004009a9
  400014:	004009a9 	.word	0x004009a9
  400018:	004009a9 	.word	0x004009a9
	...
  40002c:	004009a9 	.word	0x004009a9
  400030:	004009a9 	.word	0x004009a9
  400034:	00000000 	.word	0x00000000
  400038:	004009a9 	.word	0x004009a9
  40003c:	004009a9 	.word	0x004009a9
  400040:	004009a9 	.word	0x004009a9
  400044:	004009a9 	.word	0x004009a9
  400048:	004009a9 	.word	0x004009a9
  40004c:	004009a9 	.word	0x004009a9
  400050:	004009a9 	.word	0x004009a9
  400054:	004009a9 	.word	0x004009a9
  400058:	004009a9 	.word	0x004009a9
  40005c:	004009a9 	.word	0x004009a9
  400060:	004009a9 	.word	0x004009a9
  400064:	004009a9 	.word	0x004009a9
  400068:	00000000 	.word	0x00000000
  40006c:	0040082d 	.word	0x0040082d
  400070:	00400841 	.word	0x00400841
  400074:	00400855 	.word	0x00400855
  400078:	004009a9 	.word	0x004009a9
  40007c:	004009a9 	.word	0x004009a9
	...
  400088:	004009a9 	.word	0x004009a9
  40008c:	004009a9 	.word	0x004009a9
  400090:	004009a9 	.word	0x004009a9
  400094:	004009a9 	.word	0x004009a9
  400098:	004009a9 	.word	0x004009a9
  40009c:	00400df5 	.word	0x00400df5
  4000a0:	004009a9 	.word	0x004009a9
  4000a4:	004009a9 	.word	0x004009a9
  4000a8:	004009a9 	.word	0x004009a9
  4000ac:	004009a9 	.word	0x004009a9
  4000b0:	004009a9 	.word	0x004009a9
  4000b4:	004009a9 	.word	0x004009a9
  4000b8:	004009a9 	.word	0x004009a9
  4000bc:	004009a9 	.word	0x004009a9
  4000c0:	004009a9 	.word	0x004009a9
  4000c4:	004009a9 	.word	0x004009a9
  4000c8:	004009a9 	.word	0x004009a9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	2000087c 	.word	0x2000087c
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004040a4 	.word	0x004040a4

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	20000880 	.word	0x20000880
  40011c:	004040a4 	.word	0x004040a4
  400120:	004040a4 	.word	0x004040a4
  400124:	00000000 	.word	0x00000000

00400128 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400128:	b990      	cbnz	r0, 400150 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  40012a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40012e:	460c      	mov	r4, r1
  400130:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400132:	2a00      	cmp	r2, #0
  400134:	dd0f      	ble.n	400156 <_read+0x2e>
  400136:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400138:	4e08      	ldr	r6, [pc, #32]	; (40015c <_read+0x34>)
  40013a:	4d09      	ldr	r5, [pc, #36]	; (400160 <_read+0x38>)
  40013c:	6830      	ldr	r0, [r6, #0]
  40013e:	4621      	mov	r1, r4
  400140:	682b      	ldr	r3, [r5, #0]
  400142:	4798      	blx	r3
		ptr++;
  400144:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400146:	42a7      	cmp	r7, r4
  400148:	d1f8      	bne.n	40013c <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400150:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400154:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400156:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  400158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40015c:	2000094c 	.word	0x2000094c
  400160:	20000944 	.word	0x20000944

00400164 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400164:	6943      	ldr	r3, [r0, #20]
  400166:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40016a:	bf1d      	ittte	ne
  40016c:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400170:	61c1      	strne	r1, [r0, #28]
	return 0;
  400172:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400174:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400176:	4770      	bx	lr

00400178 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400178:	6943      	ldr	r3, [r0, #20]
  40017a:	f013 0f01 	tst.w	r3, #1
  40017e:	d005      	beq.n	40018c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400180:	6983      	ldr	r3, [r0, #24]
  400182:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400186:	600b      	str	r3, [r1, #0]

	return 0;
  400188:	2000      	movs	r0, #0
  40018a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40018c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40018e:	4770      	bx	lr

00400190 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400190:	3801      	subs	r0, #1
  400192:	2802      	cmp	r0, #2
  400194:	d815      	bhi.n	4001c2 <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40019a:	460e      	mov	r6, r1
  40019c:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40019e:	b19a      	cbz	r2, 4001c8 <_write+0x38>
  4001a0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001a2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001dc <_write+0x4c>
  4001a6:	4f0c      	ldr	r7, [pc, #48]	; (4001d8 <_write+0x48>)
  4001a8:	f8d8 0000 	ldr.w	r0, [r8]
  4001ac:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001b0:	683b      	ldr	r3, [r7, #0]
  4001b2:	4798      	blx	r3
  4001b4:	2800      	cmp	r0, #0
  4001b6:	db0a      	blt.n	4001ce <_write+0x3e>
  4001b8:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001ba:	3c01      	subs	r4, #1
  4001bc:	d1f4      	bne.n	4001a8 <_write+0x18>
  4001be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4001c2:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  4001c6:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001c8:	2000      	movs	r0, #0
  4001ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4001ce:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001d6:	bf00      	nop
  4001d8:	20000948 	.word	0x20000948
  4001dc:	2000094c 	.word	0x2000094c

004001e0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4001e0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001e2:	0189      	lsls	r1, r1, #6
  4001e4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4001e6:	2402      	movs	r4, #2
  4001e8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4001ea:	f04f 31ff 	mov.w	r1, #4294967295
  4001ee:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4001f0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4001f2:	605a      	str	r2, [r3, #4]
}
  4001f4:	bc10      	pop	{r4}
  4001f6:	4770      	bx	lr

004001f8 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4001f8:	0189      	lsls	r1, r1, #6
  4001fa:	2305      	movs	r3, #5
  4001fc:	5043      	str	r3, [r0, r1]
  4001fe:	4770      	bx	lr

00400200 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400200:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400204:	61ca      	str	r2, [r1, #28]
  400206:	4770      	bx	lr

00400208 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400208:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40020c:	624a      	str	r2, [r1, #36]	; 0x24
  40020e:	4770      	bx	lr

00400210 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400210:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400214:	6a08      	ldr	r0, [r1, #32]
}
  400216:	4770      	bx	lr

00400218 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400218:	b4f0      	push	{r4, r5, r6, r7}
  40021a:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40021c:	2402      	movs	r4, #2
  40021e:	9401      	str	r4, [sp, #4]
  400220:	2408      	movs	r4, #8
  400222:	9402      	str	r4, [sp, #8]
  400224:	2420      	movs	r4, #32
  400226:	9403      	str	r4, [sp, #12]
  400228:	2480      	movs	r4, #128	; 0x80
  40022a:	9404      	str	r4, [sp, #16]
  40022c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40022e:	0be4      	lsrs	r4, r4, #15
  400230:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400232:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400236:	d81c      	bhi.n	400272 <tc_find_mck_divisor+0x5a>
  400238:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  40023a:	42a0      	cmp	r0, r4
  40023c:	d21f      	bcs.n	40027e <tc_find_mck_divisor+0x66>
  40023e:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400240:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400242:	f856 4f04 	ldr.w	r4, [r6, #4]!
  400246:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  40024a:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
  40024c:	4284      	cmp	r4, r0
  40024e:	d312      	bcc.n	400276 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
  400250:	4287      	cmp	r7, r0
  400252:	d915      	bls.n	400280 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  400254:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400256:	2d05      	cmp	r5, #5
  400258:	d1f3      	bne.n	400242 <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40025a:	2000      	movs	r0, #0
  40025c:	e013      	b.n	400286 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
  40025e:	a906      	add	r1, sp, #24
  400260:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400264:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400268:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
  40026a:	b133      	cbz	r3, 40027a <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
  40026c:	601d      	str	r5, [r3, #0]
	}

	return 1;
  40026e:	2001      	movs	r0, #1
  400270:	e009      	b.n	400286 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
  400272:	2000      	movs	r0, #0
  400274:	e007      	b.n	400286 <tc_find_mck_divisor+0x6e>
  400276:	2000      	movs	r0, #0
  400278:	e005      	b.n	400286 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
  40027a:	2001      	movs	r0, #1
  40027c:	e003      	b.n	400286 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40027e:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
  400280:	2a00      	cmp	r2, #0
  400282:	d1ec      	bne.n	40025e <tc_find_mck_divisor+0x46>
  400284:	e7f1      	b.n	40026a <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400286:	b006      	add	sp, #24
  400288:	bcf0      	pop	{r4, r5, r6, r7}
  40028a:	4770      	bx	lr

0040028c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40028c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40028e:	23ac      	movs	r3, #172	; 0xac
  400290:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400292:	680b      	ldr	r3, [r1, #0]
  400294:	684a      	ldr	r2, [r1, #4]
  400296:	fbb3 f3f2 	udiv	r3, r3, r2
  40029a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40029c:	1e5c      	subs	r4, r3, #1
  40029e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  4002a2:	4294      	cmp	r4, r2
  4002a4:	d80a      	bhi.n	4002bc <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  4002a6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4002a8:	688b      	ldr	r3, [r1, #8]
  4002aa:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4002ac:	f240 2302 	movw	r3, #514	; 0x202
  4002b0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4002b4:	2350      	movs	r3, #80	; 0x50
  4002b6:	6003      	str	r3, [r0, #0]

	return 0;
  4002b8:	2000      	movs	r0, #0
  4002ba:	e000      	b.n	4002be <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  4002bc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  4002be:	bc10      	pop	{r4}
  4002c0:	4770      	bx	lr
  4002c2:	bf00      	nop

004002c4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4002c4:	6943      	ldr	r3, [r0, #20]
  4002c6:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4002ca:	bf1a      	itte	ne
  4002cc:	61c1      	strne	r1, [r0, #28]
	return 0;
  4002ce:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  4002d0:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  4002d2:	4770      	bx	lr

004002d4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4002d4:	6943      	ldr	r3, [r0, #20]
  4002d6:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4002da:	bf1d      	ittte	ne
  4002dc:	6983      	ldrne	r3, [r0, #24]
  4002de:	700b      	strbne	r3, [r1, #0]
	return 0;
  4002e0:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  4002e2:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  4002e4:	4770      	bx	lr
  4002e6:	bf00      	nop

004002e8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4002e8:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4002ea:	480e      	ldr	r0, [pc, #56]	; (400324 <sysclk_init+0x3c>)
  4002ec:	4b0e      	ldr	r3, [pc, #56]	; (400328 <sysclk_init+0x40>)
  4002ee:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4002f0:	213e      	movs	r1, #62	; 0x3e
  4002f2:	2000      	movs	r0, #0
  4002f4:	4b0d      	ldr	r3, [pc, #52]	; (40032c <sysclk_init+0x44>)
  4002f6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4002f8:	4c0d      	ldr	r4, [pc, #52]	; (400330 <sysclk_init+0x48>)
  4002fa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4002fc:	2800      	cmp	r0, #0
  4002fe:	d0fc      	beq.n	4002fa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400300:	4b0c      	ldr	r3, [pc, #48]	; (400334 <sysclk_init+0x4c>)
  400302:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400304:	4a0c      	ldr	r2, [pc, #48]	; (400338 <sysclk_init+0x50>)
  400306:	4b0d      	ldr	r3, [pc, #52]	; (40033c <sysclk_init+0x54>)
  400308:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40030a:	4c0d      	ldr	r4, [pc, #52]	; (400340 <sysclk_init+0x58>)
  40030c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40030e:	2800      	cmp	r0, #0
  400310:	d0fc      	beq.n	40030c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400312:	2010      	movs	r0, #16
  400314:	4b0b      	ldr	r3, [pc, #44]	; (400344 <sysclk_init+0x5c>)
  400316:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400318:	4b0b      	ldr	r3, [pc, #44]	; (400348 <sysclk_init+0x60>)
  40031a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40031c:	4801      	ldr	r0, [pc, #4]	; (400324 <sysclk_init+0x3c>)
  40031e:	4b02      	ldr	r3, [pc, #8]	; (400328 <sysclk_init+0x40>)
  400320:	4798      	blx	r3
  400322:	bd10      	pop	{r4, pc}
  400324:	07270e00 	.word	0x07270e00
  400328:	00400b71 	.word	0x00400b71
  40032c:	004008d1 	.word	0x004008d1
  400330:	00400925 	.word	0x00400925
  400334:	00400935 	.word	0x00400935
  400338:	20133f01 	.word	0x20133f01
  40033c:	400e0400 	.word	0x400e0400
  400340:	00400945 	.word	0x00400945
  400344:	00400869 	.word	0x00400869
  400348:	00400a5d 	.word	0x00400a5d

0040034c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40034c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40034e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400352:	4b46      	ldr	r3, [pc, #280]	; (40046c <board_init+0x120>)
  400354:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400356:	200b      	movs	r0, #11
  400358:	4c45      	ldr	r4, [pc, #276]	; (400470 <board_init+0x124>)
  40035a:	47a0      	blx	r4
  40035c:	200c      	movs	r0, #12
  40035e:	47a0      	blx	r4
  400360:	200d      	movs	r0, #13
  400362:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400364:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400368:	2013      	movs	r0, #19
  40036a:	4c42      	ldr	r4, [pc, #264]	; (400474 <board_init+0x128>)
  40036c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40036e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400372:	2014      	movs	r0, #20
  400374:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400376:	4940      	ldr	r1, [pc, #256]	; (400478 <board_init+0x12c>)
  400378:	2023      	movs	r0, #35	; 0x23
  40037a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40037c:	493f      	ldr	r1, [pc, #252]	; (40047c <board_init+0x130>)
  40037e:	204c      	movs	r0, #76	; 0x4c
  400380:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400382:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400386:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40038a:	483d      	ldr	r0, [pc, #244]	; (400480 <board_init+0x134>)
  40038c:	4b3d      	ldr	r3, [pc, #244]	; (400484 <board_init+0x138>)
  40038e:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400390:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400394:	2000      	movs	r0, #0
  400396:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400398:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40039c:	2008      	movs	r0, #8
  40039e:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  4003a0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4003a4:	2052      	movs	r0, #82	; 0x52
  4003a6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4003a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003ac:	200c      	movs	r0, #12
  4003ae:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4003b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003b4:	200d      	movs	r0, #13
  4003b6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4003b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003bc:	200e      	movs	r0, #14
  4003be:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4003c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003c4:	200b      	movs	r0, #11
  4003c6:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  4003c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003cc:	2015      	movs	r0, #21
  4003ce:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  4003d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003d4:	2016      	movs	r0, #22
  4003d6:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  4003d8:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4003dc:	2017      	movs	r0, #23
  4003de:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  4003e0:	2017      	movs	r0, #23
  4003e2:	4b29      	ldr	r3, [pc, #164]	; (400488 <board_init+0x13c>)
  4003e4:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  4003e6:	4d29      	ldr	r5, [pc, #164]	; (40048c <board_init+0x140>)
  4003e8:	4629      	mov	r1, r5
  4003ea:	2040      	movs	r0, #64	; 0x40
  4003ec:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  4003ee:	4629      	mov	r1, r5
  4003f0:	2041      	movs	r0, #65	; 0x41
  4003f2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  4003f4:	4629      	mov	r1, r5
  4003f6:	2042      	movs	r0, #66	; 0x42
  4003f8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  4003fa:	4629      	mov	r1, r5
  4003fc:	2043      	movs	r0, #67	; 0x43
  4003fe:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400400:	4629      	mov	r1, r5
  400402:	2044      	movs	r0, #68	; 0x44
  400404:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400406:	4629      	mov	r1, r5
  400408:	2045      	movs	r0, #69	; 0x45
  40040a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40040c:	4629      	mov	r1, r5
  40040e:	2046      	movs	r0, #70	; 0x46
  400410:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400412:	4629      	mov	r1, r5
  400414:	2047      	movs	r0, #71	; 0x47
  400416:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400418:	4629      	mov	r1, r5
  40041a:	204b      	movs	r0, #75	; 0x4b
  40041c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  40041e:	4629      	mov	r1, r5
  400420:	2048      	movs	r0, #72	; 0x48
  400422:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400424:	4629      	mov	r1, r5
  400426:	204f      	movs	r0, #79	; 0x4f
  400428:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  40042a:	4629      	mov	r1, r5
  40042c:	2053      	movs	r0, #83	; 0x53
  40042e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400430:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400434:	204d      	movs	r0, #77	; 0x4d
  400436:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400438:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  40043c:	4629      	mov	r1, r5
  40043e:	2010      	movs	r0, #16
  400440:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400442:	4629      	mov	r1, r5
  400444:	2011      	movs	r0, #17
  400446:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400448:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40044c:	200c      	movs	r0, #12
  40044e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400450:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400454:	200d      	movs	r0, #13
  400456:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400458:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40045c:	200e      	movs	r0, #14
  40045e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400460:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400464:	200b      	movs	r0, #11
  400466:	47a0      	blx	r4
  400468:	bd38      	pop	{r3, r4, r5, pc}
  40046a:	bf00      	nop
  40046c:	400e1450 	.word	0x400e1450
  400470:	00400955 	.word	0x00400955
  400474:	004005c5 	.word	0x004005c5
  400478:	28000079 	.word	0x28000079
  40047c:	28000059 	.word	0x28000059
  400480:	400e0e00 	.word	0x400e0e00
  400484:	004006e9 	.word	0x004006e9
  400488:	00400585 	.word	0x00400585
  40048c:	08000001 	.word	0x08000001

00400490 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400490:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400492:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400496:	d02f      	beq.n	4004f8 <pio_set_peripheral+0x68>
  400498:	d807      	bhi.n	4004aa <pio_set_peripheral+0x1a>
  40049a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40049e:	d014      	beq.n	4004ca <pio_set_peripheral+0x3a>
  4004a0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4004a4:	d01e      	beq.n	4004e4 <pio_set_peripheral+0x54>
  4004a6:	b939      	cbnz	r1, 4004b8 <pio_set_peripheral+0x28>
  4004a8:	4770      	bx	lr
  4004aa:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4004ae:	d036      	beq.n	40051e <pio_set_peripheral+0x8e>
  4004b0:	d804      	bhi.n	4004bc <pio_set_peripheral+0x2c>
  4004b2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4004b6:	d029      	beq.n	40050c <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4004b8:	6042      	str	r2, [r0, #4]
  4004ba:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4004bc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4004c0:	d02d      	beq.n	40051e <pio_set_peripheral+0x8e>
  4004c2:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4004c6:	d02a      	beq.n	40051e <pio_set_peripheral+0x8e>
  4004c8:	e7f6      	b.n	4004b8 <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4004ca:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004cc:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4004ce:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4004d0:	43d3      	mvns	r3, r2
  4004d2:	4021      	ands	r1, r4
  4004d4:	4019      	ands	r1, r3
  4004d6:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4004d8:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4004da:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4004dc:	4021      	ands	r1, r4
  4004de:	400b      	ands	r3, r1
  4004e0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4004e2:	e01a      	b.n	40051a <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004e4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4004e6:	4313      	orrs	r3, r2
  4004e8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4004ea:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4004ec:	6f43      	ldr	r3, [r0, #116]	; 0x74
  4004ee:	400b      	ands	r3, r1
  4004f0:	ea23 0302 	bic.w	r3, r3, r2
  4004f4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4004f6:	e7df      	b.n	4004b8 <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4004f8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4004fa:	6f03      	ldr	r3, [r0, #112]	; 0x70
  4004fc:	400b      	ands	r3, r1
  4004fe:	ea23 0302 	bic.w	r3, r3, r2
  400502:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400504:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400506:	4313      	orrs	r3, r2
  400508:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40050a:	e7d5      	b.n	4004b8 <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40050c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40050e:	4313      	orrs	r3, r2
  400510:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400512:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400514:	4313      	orrs	r3, r2
  400516:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400518:	e7ce      	b.n	4004b8 <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40051a:	6042      	str	r2, [r0, #4]
}
  40051c:	bc10      	pop	{r4}
  40051e:	4770      	bx	lr

00400520 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400520:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400522:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400526:	bf14      	ite	ne
  400528:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40052a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40052c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400530:	bf14      	ite	ne
  400532:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400534:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400536:	f012 0f02 	tst.w	r2, #2
  40053a:	d002      	beq.n	400542 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  40053c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400540:	e004      	b.n	40054c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400542:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400546:	bf18      	it	ne
  400548:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40054c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40054e:	6001      	str	r1, [r0, #0]
  400550:	4770      	bx	lr
  400552:	bf00      	nop

00400554 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400554:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400556:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400558:	9c01      	ldr	r4, [sp, #4]
  40055a:	b10c      	cbz	r4, 400560 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  40055c:	6641      	str	r1, [r0, #100]	; 0x64
  40055e:	e000      	b.n	400562 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400560:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400562:	b10b      	cbz	r3, 400568 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  400564:	6501      	str	r1, [r0, #80]	; 0x50
  400566:	e000      	b.n	40056a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400568:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40056a:	b10a      	cbz	r2, 400570 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  40056c:	6301      	str	r1, [r0, #48]	; 0x30
  40056e:	e000      	b.n	400572 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400570:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400572:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400574:	6001      	str	r1, [r0, #0]
}
  400576:	bc10      	pop	{r4}
  400578:	4770      	bx	lr
  40057a:	bf00      	nop

0040057c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40057c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40057e:	4770      	bx	lr

00400580 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400580:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400582:	4770      	bx	lr

00400584 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400584:	0943      	lsrs	r3, r0, #5
  400586:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40058a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40058e:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400590:	f000 001f 	and.w	r0, r0, #31
  400594:	2201      	movs	r2, #1
  400596:	fa02 f000 	lsl.w	r0, r2, r0
  40059a:	6358      	str	r0, [r3, #52]	; 0x34
  40059c:	4770      	bx	lr
  40059e:	bf00      	nop

004005a0 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005a0:	0943      	lsrs	r3, r0, #5
  4005a2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005a6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005aa:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4005ac:	6b99      	ldr	r1, [r3, #56]	; 0x38
  4005ae:	f000 001f 	and.w	r0, r0, #31
  4005b2:	2201      	movs	r2, #1
  4005b4:	fa02 f000 	lsl.w	r0, r2, r0
  4005b8:	4201      	tst	r1, r0
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4005ba:	bf14      	ite	ne
  4005bc:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4005be:	6318      	streq	r0, [r3, #48]	; 0x30
  4005c0:	4770      	bx	lr
  4005c2:	bf00      	nop

004005c4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4005c4:	b570      	push	{r4, r5, r6, lr}
  4005c6:	b082      	sub	sp, #8
  4005c8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4005ca:	0943      	lsrs	r3, r0, #5
  4005cc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4005d0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4005d4:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4005d6:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4005da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005de:	d047      	beq.n	400670 <pio_configure_pin+0xac>
  4005e0:	d809      	bhi.n	4005f6 <pio_configure_pin+0x32>
  4005e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005e6:	d021      	beq.n	40062c <pio_configure_pin+0x68>
  4005e8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005ec:	d02f      	beq.n	40064e <pio_configure_pin+0x8a>
  4005ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005f2:	d16f      	bne.n	4006d4 <pio_configure_pin+0x110>
  4005f4:	e009      	b.n	40060a <pio_configure_pin+0x46>
  4005f6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005fa:	d055      	beq.n	4006a8 <pio_configure_pin+0xe4>
  4005fc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400600:	d052      	beq.n	4006a8 <pio_configure_pin+0xe4>
  400602:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400606:	d044      	beq.n	400692 <pio_configure_pin+0xce>
  400608:	e064      	b.n	4006d4 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40060a:	f000 001f 	and.w	r0, r0, #31
  40060e:	2601      	movs	r6, #1
  400610:	4086      	lsls	r6, r0
  400612:	4632      	mov	r2, r6
  400614:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400618:	4620      	mov	r0, r4
  40061a:	4b30      	ldr	r3, [pc, #192]	; (4006dc <pio_configure_pin+0x118>)
  40061c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40061e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400622:	bf14      	ite	ne
  400624:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400626:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400628:	2001      	movs	r0, #1
  40062a:	e054      	b.n	4006d6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40062c:	f000 001f 	and.w	r0, r0, #31
  400630:	2601      	movs	r6, #1
  400632:	4086      	lsls	r6, r0
  400634:	4632      	mov	r2, r6
  400636:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40063a:	4620      	mov	r0, r4
  40063c:	4b27      	ldr	r3, [pc, #156]	; (4006dc <pio_configure_pin+0x118>)
  40063e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400640:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400644:	bf14      	ite	ne
  400646:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400648:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40064a:	2001      	movs	r0, #1
  40064c:	e043      	b.n	4006d6 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40064e:	f000 001f 	and.w	r0, r0, #31
  400652:	2601      	movs	r6, #1
  400654:	4086      	lsls	r6, r0
  400656:	4632      	mov	r2, r6
  400658:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40065c:	4620      	mov	r0, r4
  40065e:	4b1f      	ldr	r3, [pc, #124]	; (4006dc <pio_configure_pin+0x118>)
  400660:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400662:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400666:	bf14      	ite	ne
  400668:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40066a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40066c:	2001      	movs	r0, #1
  40066e:	e032      	b.n	4006d6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400670:	f000 001f 	and.w	r0, r0, #31
  400674:	2601      	movs	r6, #1
  400676:	4086      	lsls	r6, r0
  400678:	4632      	mov	r2, r6
  40067a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40067e:	4620      	mov	r0, r4
  400680:	4b16      	ldr	r3, [pc, #88]	; (4006dc <pio_configure_pin+0x118>)
  400682:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400684:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400688:	bf14      	ite	ne
  40068a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40068c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40068e:	2001      	movs	r0, #1
  400690:	e021      	b.n	4006d6 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400692:	f000 011f 	and.w	r1, r0, #31
  400696:	2601      	movs	r6, #1
  400698:	462a      	mov	r2, r5
  40069a:	fa06 f101 	lsl.w	r1, r6, r1
  40069e:	4620      	mov	r0, r4
  4006a0:	4b0f      	ldr	r3, [pc, #60]	; (4006e0 <pio_configure_pin+0x11c>)
  4006a2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4006a4:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4006a6:	e016      	b.n	4006d6 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4006a8:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  4006ac:	f000 011f 	and.w	r1, r0, #31
  4006b0:	2601      	movs	r6, #1
  4006b2:	ea05 0306 	and.w	r3, r5, r6
  4006b6:	9300      	str	r3, [sp, #0]
  4006b8:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4006bc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4006c0:	bf14      	ite	ne
  4006c2:	2200      	movne	r2, #0
  4006c4:	2201      	moveq	r2, #1
  4006c6:	fa06 f101 	lsl.w	r1, r6, r1
  4006ca:	4620      	mov	r0, r4
  4006cc:	4c05      	ldr	r4, [pc, #20]	; (4006e4 <pio_configure_pin+0x120>)
  4006ce:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4006d0:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4006d2:	e000      	b.n	4006d6 <pio_configure_pin+0x112>

	default:
		return 0;
  4006d4:	2000      	movs	r0, #0
	}

	return 1;
}
  4006d6:	b002      	add	sp, #8
  4006d8:	bd70      	pop	{r4, r5, r6, pc}
  4006da:	bf00      	nop
  4006dc:	00400491 	.word	0x00400491
  4006e0:	00400521 	.word	0x00400521
  4006e4:	00400555 	.word	0x00400555

004006e8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4006e8:	b570      	push	{r4, r5, r6, lr}
  4006ea:	b082      	sub	sp, #8
  4006ec:	4605      	mov	r5, r0
  4006ee:	460e      	mov	r6, r1
  4006f0:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4006f2:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4006f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4006fa:	d038      	beq.n	40076e <pio_configure_pin_group+0x86>
  4006fc:	d809      	bhi.n	400712 <pio_configure_pin_group+0x2a>
  4006fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400702:	d01c      	beq.n	40073e <pio_configure_pin_group+0x56>
  400704:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400708:	d025      	beq.n	400756 <pio_configure_pin_group+0x6e>
  40070a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40070e:	d150      	bne.n	4007b2 <pio_configure_pin_group+0xca>
  400710:	e009      	b.n	400726 <pio_configure_pin_group+0x3e>
  400712:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400716:	d03a      	beq.n	40078e <pio_configure_pin_group+0xa6>
  400718:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40071c:	d037      	beq.n	40078e <pio_configure_pin_group+0xa6>
  40071e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400722:	d030      	beq.n	400786 <pio_configure_pin_group+0x9e>
  400724:	e045      	b.n	4007b2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400726:	460a      	mov	r2, r1
  400728:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40072c:	4b22      	ldr	r3, [pc, #136]	; (4007b8 <pio_configure_pin_group+0xd0>)
  40072e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400730:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400734:	bf14      	ite	ne
  400736:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400738:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40073a:	2001      	movs	r0, #1
  40073c:	e03a      	b.n	4007b4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40073e:	460a      	mov	r2, r1
  400740:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400744:	4b1c      	ldr	r3, [pc, #112]	; (4007b8 <pio_configure_pin_group+0xd0>)
  400746:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400748:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40074c:	bf14      	ite	ne
  40074e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400750:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400752:	2001      	movs	r0, #1
  400754:	e02e      	b.n	4007b4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400756:	460a      	mov	r2, r1
  400758:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40075c:	4b16      	ldr	r3, [pc, #88]	; (4007b8 <pio_configure_pin_group+0xd0>)
  40075e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400760:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400764:	bf14      	ite	ne
  400766:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400768:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40076a:	2001      	movs	r0, #1
  40076c:	e022      	b.n	4007b4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40076e:	460a      	mov	r2, r1
  400770:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400774:	4b10      	ldr	r3, [pc, #64]	; (4007b8 <pio_configure_pin_group+0xd0>)
  400776:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400778:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40077c:	bf14      	ite	ne
  40077e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  400780:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  400782:	2001      	movs	r0, #1
  400784:	e016      	b.n	4007b4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400786:	4b0d      	ldr	r3, [pc, #52]	; (4007bc <pio_configure_pin_group+0xd4>)
  400788:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40078a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40078c:	e012      	b.n	4007b4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  40078e:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  400792:	f004 0301 	and.w	r3, r4, #1
  400796:	9300      	str	r3, [sp, #0]
  400798:	f3c4 0380 	ubfx	r3, r4, #2, #1
  40079c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4007a0:	bf14      	ite	ne
  4007a2:	2200      	movne	r2, #0
  4007a4:	2201      	moveq	r2, #1
  4007a6:	4631      	mov	r1, r6
  4007a8:	4628      	mov	r0, r5
  4007aa:	4c05      	ldr	r4, [pc, #20]	; (4007c0 <pio_configure_pin_group+0xd8>)
  4007ac:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4007ae:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4007b0:	e000      	b.n	4007b4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4007b2:	2000      	movs	r0, #0
	}

	return 1;
}
  4007b4:	b002      	add	sp, #8
  4007b6:	bd70      	pop	{r4, r5, r6, pc}
  4007b8:	00400491 	.word	0x00400491
  4007bc:	00400521 	.word	0x00400521
  4007c0:	00400555 	.word	0x00400555

004007c4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4007c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4007c8:	4681      	mov	r9, r0
  4007ca:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4007cc:	4b12      	ldr	r3, [pc, #72]	; (400818 <pio_handler_process+0x54>)
  4007ce:	4798      	blx	r3
  4007d0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4007d2:	4648      	mov	r0, r9
  4007d4:	4b11      	ldr	r3, [pc, #68]	; (40081c <pio_handler_process+0x58>)
  4007d6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4007d8:	4005      	ands	r5, r0
  4007da:	d013      	beq.n	400804 <pio_handler_process+0x40>
  4007dc:	4c10      	ldr	r4, [pc, #64]	; (400820 <pio_handler_process+0x5c>)
  4007de:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4007e2:	6823      	ldr	r3, [r4, #0]
  4007e4:	4543      	cmp	r3, r8
  4007e6:	d108      	bne.n	4007fa <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4007e8:	6861      	ldr	r1, [r4, #4]
  4007ea:	4229      	tst	r1, r5
  4007ec:	d005      	beq.n	4007fa <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4007ee:	68e3      	ldr	r3, [r4, #12]
  4007f0:	4640      	mov	r0, r8
  4007f2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4007f4:	6863      	ldr	r3, [r4, #4]
  4007f6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4007fa:	42b4      	cmp	r4, r6
  4007fc:	d002      	beq.n	400804 <pio_handler_process+0x40>
  4007fe:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400800:	2d00      	cmp	r5, #0
  400802:	d1ee      	bne.n	4007e2 <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400804:	4b07      	ldr	r3, [pc, #28]	; (400824 <pio_handler_process+0x60>)
  400806:	681b      	ldr	r3, [r3, #0]
  400808:	b123      	cbz	r3, 400814 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40080a:	4b07      	ldr	r3, [pc, #28]	; (400828 <pio_handler_process+0x64>)
  40080c:	681b      	ldr	r3, [r3, #0]
  40080e:	b10b      	cbz	r3, 400814 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400810:	4648      	mov	r0, r9
  400812:	4798      	blx	r3
  400814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400818:	0040057d 	.word	0x0040057d
  40081c:	00400581 	.word	0x00400581
  400820:	2000089c 	.word	0x2000089c
  400824:	20000950 	.word	0x20000950
  400828:	20000898 	.word	0x20000898

0040082c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40082c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40082e:	210b      	movs	r1, #11
  400830:	4801      	ldr	r0, [pc, #4]	; (400838 <PIOA_Handler+0xc>)
  400832:	4b02      	ldr	r3, [pc, #8]	; (40083c <PIOA_Handler+0x10>)
  400834:	4798      	blx	r3
  400836:	bd08      	pop	{r3, pc}
  400838:	400e0e00 	.word	0x400e0e00
  40083c:	004007c5 	.word	0x004007c5

00400840 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400840:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400842:	210c      	movs	r1, #12
  400844:	4801      	ldr	r0, [pc, #4]	; (40084c <PIOB_Handler+0xc>)
  400846:	4b02      	ldr	r3, [pc, #8]	; (400850 <PIOB_Handler+0x10>)
  400848:	4798      	blx	r3
  40084a:	bd08      	pop	{r3, pc}
  40084c:	400e1000 	.word	0x400e1000
  400850:	004007c5 	.word	0x004007c5

00400854 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400854:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400856:	210d      	movs	r1, #13
  400858:	4801      	ldr	r0, [pc, #4]	; (400860 <PIOC_Handler+0xc>)
  40085a:	4b02      	ldr	r3, [pc, #8]	; (400864 <PIOC_Handler+0x10>)
  40085c:	4798      	blx	r3
  40085e:	bd08      	pop	{r3, pc}
  400860:	400e1200 	.word	0x400e1200
  400864:	004007c5 	.word	0x004007c5

00400868 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400868:	4a18      	ldr	r2, [pc, #96]	; (4008cc <pmc_switch_mck_to_pllack+0x64>)
  40086a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40086c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400870:	4318      	orrs	r0, r3
  400872:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400874:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400876:	f013 0f08 	tst.w	r3, #8
  40087a:	d003      	beq.n	400884 <pmc_switch_mck_to_pllack+0x1c>
  40087c:	e009      	b.n	400892 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40087e:	3b01      	subs	r3, #1
  400880:	d103      	bne.n	40088a <pmc_switch_mck_to_pllack+0x22>
  400882:	e01e      	b.n	4008c2 <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400884:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400888:	4910      	ldr	r1, [pc, #64]	; (4008cc <pmc_switch_mck_to_pllack+0x64>)
  40088a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40088c:	f012 0f08 	tst.w	r2, #8
  400890:	d0f5      	beq.n	40087e <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400892:	4a0e      	ldr	r2, [pc, #56]	; (4008cc <pmc_switch_mck_to_pllack+0x64>)
  400894:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400896:	f023 0303 	bic.w	r3, r3, #3
  40089a:	f043 0302 	orr.w	r3, r3, #2
  40089e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008a0:	6e90      	ldr	r0, [r2, #104]	; 0x68
  4008a2:	f010 0008 	ands.w	r0, r0, #8
  4008a6:	d004      	beq.n	4008b2 <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4008a8:	2000      	movs	r0, #0
  4008aa:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  4008ac:	3b01      	subs	r3, #1
  4008ae:	d103      	bne.n	4008b8 <pmc_switch_mck_to_pllack+0x50>
  4008b0:	e009      	b.n	4008c6 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4008b6:	4905      	ldr	r1, [pc, #20]	; (4008cc <pmc_switch_mck_to_pllack+0x64>)
  4008b8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4008ba:	f012 0f08 	tst.w	r2, #8
  4008be:	d0f5      	beq.n	4008ac <pmc_switch_mck_to_pllack+0x44>
  4008c0:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4008c2:	2001      	movs	r0, #1
  4008c4:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4008c6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4008c8:	4770      	bx	lr
  4008ca:	bf00      	nop
  4008cc:	400e0400 	.word	0x400e0400

004008d0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4008d0:	b138      	cbz	r0, 4008e2 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008d2:	4911      	ldr	r1, [pc, #68]	; (400918 <pmc_switch_mainck_to_xtal+0x48>)
  4008d4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4008d6:	4a11      	ldr	r2, [pc, #68]	; (40091c <pmc_switch_mainck_to_xtal+0x4c>)
  4008d8:	401a      	ands	r2, r3
  4008da:	4b11      	ldr	r3, [pc, #68]	; (400920 <pmc_switch_mainck_to_xtal+0x50>)
  4008dc:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4008de:	620b      	str	r3, [r1, #32]
  4008e0:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008e2:	480d      	ldr	r0, [pc, #52]	; (400918 <pmc_switch_mainck_to_xtal+0x48>)
  4008e4:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4008e6:	0209      	lsls	r1, r1, #8
  4008e8:	b289      	uxth	r1, r1
  4008ea:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  4008ee:	f023 0303 	bic.w	r3, r3, #3
  4008f2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4008f6:	f043 0301 	orr.w	r3, r3, #1
  4008fa:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4008fc:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4008fe:	4602      	mov	r2, r0
  400900:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400902:	f013 0f01 	tst.w	r3, #1
  400906:	d0fb      	beq.n	400900 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400908:	4a03      	ldr	r2, [pc, #12]	; (400918 <pmc_switch_mainck_to_xtal+0x48>)
  40090a:	6a13      	ldr	r3, [r2, #32]
  40090c:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400914:	6213      	str	r3, [r2, #32]
  400916:	4770      	bx	lr
  400918:	400e0400 	.word	0x400e0400
  40091c:	fec8fffc 	.word	0xfec8fffc
  400920:	01370002 	.word	0x01370002

00400924 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400924:	4b02      	ldr	r3, [pc, #8]	; (400930 <pmc_osc_is_ready_mainck+0xc>)
  400926:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400928:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40092c:	4770      	bx	lr
  40092e:	bf00      	nop
  400930:	400e0400 	.word	0x400e0400

00400934 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400934:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400938:	4b01      	ldr	r3, [pc, #4]	; (400940 <pmc_disable_pllack+0xc>)
  40093a:	629a      	str	r2, [r3, #40]	; 0x28
  40093c:	4770      	bx	lr
  40093e:	bf00      	nop
  400940:	400e0400 	.word	0x400e0400

00400944 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400944:	4b02      	ldr	r3, [pc, #8]	; (400950 <pmc_is_locked_pllack+0xc>)
  400946:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400948:	f000 0002 	and.w	r0, r0, #2
  40094c:	4770      	bx	lr
  40094e:	bf00      	nop
  400950:	400e0400 	.word	0x400e0400

00400954 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400954:	2822      	cmp	r0, #34	; 0x22
  400956:	d81e      	bhi.n	400996 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400958:	281f      	cmp	r0, #31
  40095a:	d80c      	bhi.n	400976 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40095c:	4b11      	ldr	r3, [pc, #68]	; (4009a4 <pmc_enable_periph_clk+0x50>)
  40095e:	699a      	ldr	r2, [r3, #24]
  400960:	2301      	movs	r3, #1
  400962:	4083      	lsls	r3, r0
  400964:	4393      	bics	r3, r2
  400966:	d018      	beq.n	40099a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400968:	2301      	movs	r3, #1
  40096a:	fa03 f000 	lsl.w	r0, r3, r0
  40096e:	4b0d      	ldr	r3, [pc, #52]	; (4009a4 <pmc_enable_periph_clk+0x50>)
  400970:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400972:	2000      	movs	r0, #0
  400974:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400976:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400978:	4b0a      	ldr	r3, [pc, #40]	; (4009a4 <pmc_enable_periph_clk+0x50>)
  40097a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40097e:	2301      	movs	r3, #1
  400980:	4083      	lsls	r3, r0
  400982:	4393      	bics	r3, r2
  400984:	d00b      	beq.n	40099e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400986:	2301      	movs	r3, #1
  400988:	fa03 f000 	lsl.w	r0, r3, r0
  40098c:	4b05      	ldr	r3, [pc, #20]	; (4009a4 <pmc_enable_periph_clk+0x50>)
  40098e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  400992:	2000      	movs	r0, #0
  400994:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  400996:	2001      	movs	r0, #1
  400998:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40099a:	2000      	movs	r0, #0
  40099c:	4770      	bx	lr
  40099e:	2000      	movs	r0, #0
}
  4009a0:	4770      	bx	lr
  4009a2:	bf00      	nop
  4009a4:	400e0400 	.word	0x400e0400

004009a8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4009a8:	e7fe      	b.n	4009a8 <Dummy_Handler>
  4009aa:	bf00      	nop

004009ac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4009ac:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  4009ae:	4b20      	ldr	r3, [pc, #128]	; (400a30 <Reset_Handler+0x84>)
  4009b0:	4a20      	ldr	r2, [pc, #128]	; (400a34 <Reset_Handler+0x88>)
  4009b2:	429a      	cmp	r2, r3
  4009b4:	d912      	bls.n	4009dc <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  4009b6:	4b20      	ldr	r3, [pc, #128]	; (400a38 <Reset_Handler+0x8c>)
  4009b8:	4a1d      	ldr	r2, [pc, #116]	; (400a30 <Reset_Handler+0x84>)
  4009ba:	429a      	cmp	r2, r3
  4009bc:	d21e      	bcs.n	4009fc <Reset_Handler+0x50>
  4009be:	4611      	mov	r1, r2
  4009c0:	3b01      	subs	r3, #1
  4009c2:	1a9b      	subs	r3, r3, r2
  4009c4:	f023 0303 	bic.w	r3, r3, #3
  4009c8:	3304      	adds	r3, #4
  4009ca:	4a1a      	ldr	r2, [pc, #104]	; (400a34 <Reset_Handler+0x88>)
  4009cc:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  4009ce:	f852 0b04 	ldr.w	r0, [r2], #4
  4009d2:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  4009d6:	429a      	cmp	r2, r3
  4009d8:	d1f9      	bne.n	4009ce <Reset_Handler+0x22>
  4009da:	e00f      	b.n	4009fc <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  4009dc:	4b14      	ldr	r3, [pc, #80]	; (400a30 <Reset_Handler+0x84>)
  4009de:	4a15      	ldr	r2, [pc, #84]	; (400a34 <Reset_Handler+0x88>)
  4009e0:	429a      	cmp	r2, r3
  4009e2:	d20b      	bcs.n	4009fc <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4009e4:	4b14      	ldr	r3, [pc, #80]	; (400a38 <Reset_Handler+0x8c>)
  4009e6:	4a12      	ldr	r2, [pc, #72]	; (400a30 <Reset_Handler+0x84>)
  4009e8:	1a9a      	subs	r2, r3, r2
  4009ea:	4814      	ldr	r0, [pc, #80]	; (400a3c <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4009ec:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4009ee:	b12a      	cbz	r2, 4009fc <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  4009f0:	f851 2904 	ldr.w	r2, [r1], #-4
  4009f4:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  4009f8:	4281      	cmp	r1, r0
  4009fa:	d1f9      	bne.n	4009f0 <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4009fc:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4009fe:	4b10      	ldr	r3, [pc, #64]	; (400a40 <Reset_Handler+0x94>)
  400a00:	4a10      	ldr	r2, [pc, #64]	; (400a44 <Reset_Handler+0x98>)
  400a02:	429a      	cmp	r2, r3
  400a04:	d20b      	bcs.n	400a1e <Reset_Handler+0x72>
  400a06:	1d13      	adds	r3, r2, #4
  400a08:	4a0f      	ldr	r2, [pc, #60]	; (400a48 <Reset_Handler+0x9c>)
  400a0a:	1ad2      	subs	r2, r2, r3
  400a0c:	f022 0203 	bic.w	r2, r2, #3
  400a10:	441a      	add	r2, r3
  400a12:	3b04      	subs	r3, #4
		*pDest++ = 0;
  400a14:	2100      	movs	r1, #0
  400a16:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400a1a:	429a      	cmp	r2, r3
  400a1c:	d1fb      	bne.n	400a16 <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  400a1e:	4b0b      	ldr	r3, [pc, #44]	; (400a4c <Reset_Handler+0xa0>)
  400a20:	4a0b      	ldr	r2, [pc, #44]	; (400a50 <Reset_Handler+0xa4>)
  400a22:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  400a24:	4b0b      	ldr	r3, [pc, #44]	; (400a54 <Reset_Handler+0xa8>)
  400a26:	4798      	blx	r3

	/* Branch to main function */
	main();
  400a28:	4b0b      	ldr	r3, [pc, #44]	; (400a58 <Reset_Handler+0xac>)
  400a2a:	4798      	blx	r3
  400a2c:	e7fe      	b.n	400a2c <Reset_Handler+0x80>
  400a2e:	bf00      	nop
  400a30:	20000000 	.word	0x20000000
  400a34:	004040a4 	.word	0x004040a4
  400a38:	2000087c 	.word	0x2000087c
  400a3c:	004040a0 	.word	0x004040a0
  400a40:	20000958 	.word	0x20000958
  400a44:	2000087c 	.word	0x2000087c
  400a48:	2000095b 	.word	0x2000095b
  400a4c:	e000ed00 	.word	0xe000ed00
  400a50:	00400000 	.word	0x00400000
  400a54:	00400f09 	.word	0x00400f09
  400a58:	00400e21 	.word	0x00400e21

00400a5c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400a5c:	4b3d      	ldr	r3, [pc, #244]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a60:	f003 0303 	and.w	r3, r3, #3
  400a64:	2b03      	cmp	r3, #3
  400a66:	d85d      	bhi.n	400b24 <SystemCoreClockUpdate+0xc8>
  400a68:	e8df f003 	tbb	[pc, r3]
  400a6c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400a70:	4b39      	ldr	r3, [pc, #228]	; (400b58 <SystemCoreClockUpdate+0xfc>)
  400a72:	695b      	ldr	r3, [r3, #20]
  400a74:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a78:	bf14      	ite	ne
  400a7a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a7e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a82:	4b36      	ldr	r3, [pc, #216]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400a84:	601a      	str	r2, [r3, #0]
  400a86:	e04d      	b.n	400b24 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400a88:	4b32      	ldr	r3, [pc, #200]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400a8a:	6a1b      	ldr	r3, [r3, #32]
  400a8c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a90:	d003      	beq.n	400a9a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400a92:	4a33      	ldr	r2, [pc, #204]	; (400b60 <SystemCoreClockUpdate+0x104>)
  400a94:	4b31      	ldr	r3, [pc, #196]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400a96:	601a      	str	r2, [r3, #0]
  400a98:	e044      	b.n	400b24 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400a9a:	4a32      	ldr	r2, [pc, #200]	; (400b64 <SystemCoreClockUpdate+0x108>)
  400a9c:	4b2f      	ldr	r3, [pc, #188]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400a9e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400aa0:	4b2c      	ldr	r3, [pc, #176]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400aa2:	6a1b      	ldr	r3, [r3, #32]
  400aa4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400aa8:	2b10      	cmp	r3, #16
  400aaa:	d002      	beq.n	400ab2 <SystemCoreClockUpdate+0x56>
  400aac:	2b20      	cmp	r3, #32
  400aae:	d004      	beq.n	400aba <SystemCoreClockUpdate+0x5e>
  400ab0:	e038      	b.n	400b24 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400ab2:	4a2d      	ldr	r2, [pc, #180]	; (400b68 <SystemCoreClockUpdate+0x10c>)
  400ab4:	4b29      	ldr	r3, [pc, #164]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400ab6:	601a      	str	r2, [r3, #0]
			break;
  400ab8:	e034      	b.n	400b24 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400aba:	4a29      	ldr	r2, [pc, #164]	; (400b60 <SystemCoreClockUpdate+0x104>)
  400abc:	4b27      	ldr	r3, [pc, #156]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400abe:	601a      	str	r2, [r3, #0]
			break;
  400ac0:	e030      	b.n	400b24 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400ac2:	4b24      	ldr	r3, [pc, #144]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400ac4:	6a1b      	ldr	r3, [r3, #32]
  400ac6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400aca:	d003      	beq.n	400ad4 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400acc:	4a24      	ldr	r2, [pc, #144]	; (400b60 <SystemCoreClockUpdate+0x104>)
  400ace:	4b23      	ldr	r3, [pc, #140]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400ad0:	601a      	str	r2, [r3, #0]
  400ad2:	e012      	b.n	400afa <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ad4:	4a23      	ldr	r2, [pc, #140]	; (400b64 <SystemCoreClockUpdate+0x108>)
  400ad6:	4b21      	ldr	r3, [pc, #132]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400ad8:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400ada:	4b1e      	ldr	r3, [pc, #120]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400adc:	6a1b      	ldr	r3, [r3, #32]
  400ade:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ae2:	2b10      	cmp	r3, #16
  400ae4:	d002      	beq.n	400aec <SystemCoreClockUpdate+0x90>
  400ae6:	2b20      	cmp	r3, #32
  400ae8:	d004      	beq.n	400af4 <SystemCoreClockUpdate+0x98>
  400aea:	e006      	b.n	400afa <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400aec:	4a1e      	ldr	r2, [pc, #120]	; (400b68 <SystemCoreClockUpdate+0x10c>)
  400aee:	4b1b      	ldr	r3, [pc, #108]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400af0:	601a      	str	r2, [r3, #0]
					break;
  400af2:	e002      	b.n	400afa <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400af4:	4a1a      	ldr	r2, [pc, #104]	; (400b60 <SystemCoreClockUpdate+0x104>)
  400af6:	4b19      	ldr	r3, [pc, #100]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400af8:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400afa:	4b16      	ldr	r3, [pc, #88]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400afe:	f003 0303 	and.w	r3, r3, #3
  400b02:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400b04:	4a13      	ldr	r2, [pc, #76]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400b06:	bf07      	ittee	eq
  400b08:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400b0a:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400b0c:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400b0e:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400b10:	4812      	ldr	r0, [pc, #72]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400b12:	f3c3 410a 	ubfx	r1, r3, #16, #11
  400b16:	6803      	ldr	r3, [r0, #0]
  400b18:	fb01 3303 	mla	r3, r1, r3, r3
  400b1c:	b2d2      	uxtb	r2, r2
  400b1e:	fbb3 f3f2 	udiv	r3, r3, r2
  400b22:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400b24:	4b0b      	ldr	r3, [pc, #44]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b28:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b2c:	2b70      	cmp	r3, #112	; 0x70
  400b2e:	d107      	bne.n	400b40 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  400b30:	4a0a      	ldr	r2, [pc, #40]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400b32:	6813      	ldr	r3, [r2, #0]
  400b34:	490d      	ldr	r1, [pc, #52]	; (400b6c <SystemCoreClockUpdate+0x110>)
  400b36:	fba1 1303 	umull	r1, r3, r1, r3
  400b3a:	085b      	lsrs	r3, r3, #1
  400b3c:	6013      	str	r3, [r2, #0]
  400b3e:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400b40:	4b04      	ldr	r3, [pc, #16]	; (400b54 <SystemCoreClockUpdate+0xf8>)
  400b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  400b44:	4905      	ldr	r1, [pc, #20]	; (400b5c <SystemCoreClockUpdate+0x100>)
  400b46:	f3c3 1202 	ubfx	r2, r3, #4, #3
  400b4a:	680b      	ldr	r3, [r1, #0]
  400b4c:	40d3      	lsrs	r3, r2
  400b4e:	600b      	str	r3, [r1, #0]
  400b50:	4770      	bx	lr
  400b52:	bf00      	nop
  400b54:	400e0400 	.word	0x400e0400
  400b58:	400e1410 	.word	0x400e1410
  400b5c:	20000000 	.word	0x20000000
  400b60:	00b71b00 	.word	0x00b71b00
  400b64:	003d0900 	.word	0x003d0900
  400b68:	007a1200 	.word	0x007a1200
  400b6c:	aaaaaaab 	.word	0xaaaaaaab

00400b70 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400b70:	4b1a      	ldr	r3, [pc, #104]	; (400bdc <system_init_flash+0x6c>)
  400b72:	4298      	cmp	r0, r3
  400b74:	d807      	bhi.n	400b86 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b76:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400b7a:	4a19      	ldr	r2, [pc, #100]	; (400be0 <system_init_flash+0x70>)
  400b7c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400b7e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b82:	6013      	str	r3, [r2, #0]
  400b84:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400b86:	4b17      	ldr	r3, [pc, #92]	; (400be4 <system_init_flash+0x74>)
  400b88:	4298      	cmp	r0, r3
  400b8a:	d806      	bhi.n	400b9a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b8c:	4b16      	ldr	r3, [pc, #88]	; (400be8 <system_init_flash+0x78>)
  400b8e:	4a14      	ldr	r2, [pc, #80]	; (400be0 <system_init_flash+0x70>)
  400b90:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400b92:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400b96:	6013      	str	r3, [r2, #0]
  400b98:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400b9a:	4b14      	ldr	r3, [pc, #80]	; (400bec <system_init_flash+0x7c>)
  400b9c:	4298      	cmp	r0, r3
  400b9e:	d806      	bhi.n	400bae <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ba0:	4b13      	ldr	r3, [pc, #76]	; (400bf0 <system_init_flash+0x80>)
  400ba2:	4a0f      	ldr	r2, [pc, #60]	; (400be0 <system_init_flash+0x70>)
  400ba4:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400ba6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400baa:	6013      	str	r3, [r2, #0]
  400bac:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400bae:	4b11      	ldr	r3, [pc, #68]	; (400bf4 <system_init_flash+0x84>)
  400bb0:	4298      	cmp	r0, r3
  400bb2:	d806      	bhi.n	400bc2 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bb4:	4b10      	ldr	r3, [pc, #64]	; (400bf8 <system_init_flash+0x88>)
  400bb6:	4a0a      	ldr	r2, [pc, #40]	; (400be0 <system_init_flash+0x70>)
  400bb8:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bba:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bbe:	6013      	str	r3, [r2, #0]
  400bc0:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400bc2:	4b0e      	ldr	r3, [pc, #56]	; (400bfc <system_init_flash+0x8c>)
  400bc4:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400bc6:	bf94      	ite	ls
  400bc8:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400bcc:	4b0c      	ldrhi	r3, [pc, #48]	; (400c00 <system_init_flash+0x90>)
  400bce:	4a04      	ldr	r2, [pc, #16]	; (400be0 <system_init_flash+0x70>)
  400bd0:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400bd2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bd6:	6013      	str	r3, [r2, #0]
  400bd8:	4770      	bx	lr
  400bda:	bf00      	nop
  400bdc:	01312cff 	.word	0x01312cff
  400be0:	400e0a00 	.word	0x400e0a00
  400be4:	026259ff 	.word	0x026259ff
  400be8:	04000100 	.word	0x04000100
  400bec:	039386ff 	.word	0x039386ff
  400bf0:	04000200 	.word	0x04000200
  400bf4:	04c4b3ff 	.word	0x04c4b3ff
  400bf8:	04000300 	.word	0x04000300
  400bfc:	05f5e0ff 	.word	0x05f5e0ff
  400c00:	04000500 	.word	0x04000500

00400c04 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400c04:	4b09      	ldr	r3, [pc, #36]	; (400c2c <_sbrk+0x28>)
  400c06:	681b      	ldr	r3, [r3, #0]
  400c08:	b913      	cbnz	r3, 400c10 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400c0a:	4a09      	ldr	r2, [pc, #36]	; (400c30 <_sbrk+0x2c>)
  400c0c:	4b07      	ldr	r3, [pc, #28]	; (400c2c <_sbrk+0x28>)
  400c0e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400c10:	4b06      	ldr	r3, [pc, #24]	; (400c2c <_sbrk+0x28>)
  400c12:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400c14:	181a      	adds	r2, r3, r0
  400c16:	4907      	ldr	r1, [pc, #28]	; (400c34 <_sbrk+0x30>)
  400c18:	4291      	cmp	r1, r2
  400c1a:	db04      	blt.n	400c26 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400c1c:	4610      	mov	r0, r2
  400c1e:	4a03      	ldr	r2, [pc, #12]	; (400c2c <_sbrk+0x28>)
  400c20:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400c22:	4618      	mov	r0, r3
  400c24:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400c26:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400c2a:	4770      	bx	lr
  400c2c:	2000090c 	.word	0x2000090c
  400c30:	20003958 	.word	0x20003958
  400c34:	20027ffc 	.word	0x20027ffc

00400c38 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400c38:	f04f 30ff 	mov.w	r0, #4294967295
  400c3c:	4770      	bx	lr
  400c3e:	bf00      	nop

00400c40 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400c40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400c44:	604b      	str	r3, [r1, #4]

	return 0;
}
  400c46:	2000      	movs	r0, #0
  400c48:	4770      	bx	lr
  400c4a:	bf00      	nop

00400c4c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400c4c:	2001      	movs	r0, #1
  400c4e:	4770      	bx	lr

00400c50 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400c50:	2000      	movs	r0, #0
  400c52:	4770      	bx	lr

00400c54 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400c54:	b5f0      	push	{r4, r5, r6, r7, lr}
  400c56:	b083      	sub	sp, #12
  400c58:	4605      	mov	r5, r0
  400c5a:	460c      	mov	r4, r1
	uint32_t val = 0;
  400c5c:	2300      	movs	r3, #0
  400c5e:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400c60:	4b18      	ldr	r3, [pc, #96]	; (400cc4 <usart_serial_getchar+0x70>)
  400c62:	4298      	cmp	r0, r3
  400c64:	d107      	bne.n	400c76 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400c66:	461f      	mov	r7, r3
  400c68:	4e17      	ldr	r6, [pc, #92]	; (400cc8 <usart_serial_getchar+0x74>)
  400c6a:	4621      	mov	r1, r4
  400c6c:	4638      	mov	r0, r7
  400c6e:	47b0      	blx	r6
  400c70:	2800      	cmp	r0, #0
  400c72:	d1fa      	bne.n	400c6a <usart_serial_getchar+0x16>
  400c74:	e017      	b.n	400ca6 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400c76:	4b15      	ldr	r3, [pc, #84]	; (400ccc <usart_serial_getchar+0x78>)
  400c78:	4298      	cmp	r0, r3
  400c7a:	d107      	bne.n	400c8c <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400c7c:	461e      	mov	r6, r3
  400c7e:	4d12      	ldr	r5, [pc, #72]	; (400cc8 <usart_serial_getchar+0x74>)
  400c80:	4621      	mov	r1, r4
  400c82:	4630      	mov	r0, r6
  400c84:	47a8      	blx	r5
  400c86:	2800      	cmp	r0, #0
  400c88:	d1fa      	bne.n	400c80 <usart_serial_getchar+0x2c>
  400c8a:	e018      	b.n	400cbe <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400c8c:	4b10      	ldr	r3, [pc, #64]	; (400cd0 <usart_serial_getchar+0x7c>)
  400c8e:	4298      	cmp	r0, r3
  400c90:	d109      	bne.n	400ca6 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400c92:	461e      	mov	r6, r3
  400c94:	4d0f      	ldr	r5, [pc, #60]	; (400cd4 <usart_serial_getchar+0x80>)
  400c96:	a901      	add	r1, sp, #4
  400c98:	4630      	mov	r0, r6
  400c9a:	47a8      	blx	r5
  400c9c:	2800      	cmp	r0, #0
  400c9e:	d1fa      	bne.n	400c96 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400ca0:	9b01      	ldr	r3, [sp, #4]
  400ca2:	7023      	strb	r3, [r4, #0]
  400ca4:	e00b      	b.n	400cbe <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400ca6:	4b0c      	ldr	r3, [pc, #48]	; (400cd8 <usart_serial_getchar+0x84>)
  400ca8:	429d      	cmp	r5, r3
  400caa:	d108      	bne.n	400cbe <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400cac:	461e      	mov	r6, r3
  400cae:	4d09      	ldr	r5, [pc, #36]	; (400cd4 <usart_serial_getchar+0x80>)
  400cb0:	a901      	add	r1, sp, #4
  400cb2:	4630      	mov	r0, r6
  400cb4:	47a8      	blx	r5
  400cb6:	2800      	cmp	r0, #0
  400cb8:	d1fa      	bne.n	400cb0 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400cba:	9b01      	ldr	r3, [sp, #4]
  400cbc:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400cbe:	b003      	add	sp, #12
  400cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400cc2:	bf00      	nop
  400cc4:	400e0600 	.word	0x400e0600
  400cc8:	004002d5 	.word	0x004002d5
  400ccc:	400e0800 	.word	0x400e0800
  400cd0:	40024000 	.word	0x40024000
  400cd4:	00400179 	.word	0x00400179
  400cd8:	40028000 	.word	0x40028000

00400cdc <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400cdc:	b570      	push	{r4, r5, r6, lr}
  400cde:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400ce0:	4b18      	ldr	r3, [pc, #96]	; (400d44 <usart_serial_putchar+0x68>)
  400ce2:	4298      	cmp	r0, r3
  400ce4:	d108      	bne.n	400cf8 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400ce6:	461e      	mov	r6, r3
  400ce8:	4d17      	ldr	r5, [pc, #92]	; (400d48 <usart_serial_putchar+0x6c>)
  400cea:	4621      	mov	r1, r4
  400cec:	4630      	mov	r0, r6
  400cee:	47a8      	blx	r5
  400cf0:	2800      	cmp	r0, #0
  400cf2:	d1fa      	bne.n	400cea <usart_serial_putchar+0xe>
		return 1;
  400cf4:	2001      	movs	r0, #1
  400cf6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400cf8:	4b14      	ldr	r3, [pc, #80]	; (400d4c <usart_serial_putchar+0x70>)
  400cfa:	4298      	cmp	r0, r3
  400cfc:	d108      	bne.n	400d10 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  400cfe:	461e      	mov	r6, r3
  400d00:	4d11      	ldr	r5, [pc, #68]	; (400d48 <usart_serial_putchar+0x6c>)
  400d02:	4621      	mov	r1, r4
  400d04:	4630      	mov	r0, r6
  400d06:	47a8      	blx	r5
  400d08:	2800      	cmp	r0, #0
  400d0a:	d1fa      	bne.n	400d02 <usart_serial_putchar+0x26>
		return 1;
  400d0c:	2001      	movs	r0, #1
  400d0e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400d10:	4b0f      	ldr	r3, [pc, #60]	; (400d50 <usart_serial_putchar+0x74>)
  400d12:	4298      	cmp	r0, r3
  400d14:	d108      	bne.n	400d28 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  400d16:	461e      	mov	r6, r3
  400d18:	4d0e      	ldr	r5, [pc, #56]	; (400d54 <usart_serial_putchar+0x78>)
  400d1a:	4621      	mov	r1, r4
  400d1c:	4630      	mov	r0, r6
  400d1e:	47a8      	blx	r5
  400d20:	2800      	cmp	r0, #0
  400d22:	d1fa      	bne.n	400d1a <usart_serial_putchar+0x3e>
		return 1;
  400d24:	2001      	movs	r0, #1
  400d26:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400d28:	4b0b      	ldr	r3, [pc, #44]	; (400d58 <usart_serial_putchar+0x7c>)
  400d2a:	4298      	cmp	r0, r3
  400d2c:	d108      	bne.n	400d40 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  400d2e:	461e      	mov	r6, r3
  400d30:	4d08      	ldr	r5, [pc, #32]	; (400d54 <usart_serial_putchar+0x78>)
  400d32:	4621      	mov	r1, r4
  400d34:	4630      	mov	r0, r6
  400d36:	47a8      	blx	r5
  400d38:	2800      	cmp	r0, #0
  400d3a:	d1fa      	bne.n	400d32 <usart_serial_putchar+0x56>
		return 1;
  400d3c:	2001      	movs	r0, #1
  400d3e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400d40:	2000      	movs	r0, #0
}
  400d42:	bd70      	pop	{r4, r5, r6, pc}
  400d44:	400e0600 	.word	0x400e0600
  400d48:	004002c5 	.word	0x004002c5
  400d4c:	400e0800 	.word	0x400e0800
  400d50:	40024000 	.word	0x40024000
  400d54:	00400165 	.word	0x00400165
  400d58:	40028000 	.word	0x40028000

00400d5c <inicializacao_UART>:
#define CONF_UART_BAUDRATE     9600
#define CONF_UART_CHAR_LENGTH  US_MR_CHRL_8_BIT
#define CONF_UART_PARITY       US_MR_PAR_NO
#define CONF_UART_STOP_BITS    US_MR_NBSTOP_1_BIT

void inicializacao_UART (){
  400d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d60:	b084      	sub	sp, #16
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400d62:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400df0 <inicializacao_UART+0x94>
  400d66:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400d6a:	4c16      	ldr	r4, [pc, #88]	; (400dc4 <inicializacao_UART+0x68>)
  400d6c:	6823      	ldr	r3, [r4, #0]
  400d6e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400d70:	68a3      	ldr	r3, [r4, #8]
  400d72:	9303      	str	r3, [sp, #12]
  400d74:	2008      	movs	r0, #8
  400d76:	4f14      	ldr	r7, [pc, #80]	; (400dc8 <inicializacao_UART+0x6c>)
  400d78:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400d7a:	4d14      	ldr	r5, [pc, #80]	; (400dcc <inicializacao_UART+0x70>)
  400d7c:	a901      	add	r1, sp, #4
  400d7e:	4628      	mov	r0, r5
  400d80:	4e13      	ldr	r6, [pc, #76]	; (400dd0 <inicializacao_UART+0x74>)
  400d82:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400d84:	4b13      	ldr	r3, [pc, #76]	; (400dd4 <inicializacao_UART+0x78>)
  400d86:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400d88:	4a13      	ldr	r2, [pc, #76]	; (400dd8 <inicializacao_UART+0x7c>)
  400d8a:	4b14      	ldr	r3, [pc, #80]	; (400ddc <inicializacao_UART+0x80>)
  400d8c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400d8e:	4a14      	ldr	r2, [pc, #80]	; (400de0 <inicializacao_UART+0x84>)
  400d90:	4b14      	ldr	r3, [pc, #80]	; (400de4 <inicializacao_UART+0x88>)
  400d92:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400d94:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400d98:	6823      	ldr	r3, [r4, #0]
  400d9a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400d9c:	68a3      	ldr	r3, [r4, #8]
  400d9e:	9303      	str	r3, [sp, #12]
  400da0:	2008      	movs	r0, #8
  400da2:	47b8      	blx	r7
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400da4:	a901      	add	r1, sp, #4
  400da6:	4628      	mov	r0, r5
  400da8:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400daa:	4d0f      	ldr	r5, [pc, #60]	; (400de8 <inicializacao_UART+0x8c>)
  400dac:	682b      	ldr	r3, [r5, #0]
  400dae:	2100      	movs	r1, #0
  400db0:	6898      	ldr	r0, [r3, #8]
  400db2:	4c0e      	ldr	r4, [pc, #56]	; (400dec <inicializacao_UART+0x90>)
  400db4:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400db6:	682b      	ldr	r3, [r5, #0]
  400db8:	2100      	movs	r1, #0
  400dba:	6858      	ldr	r0, [r3, #4]
  400dbc:	47a0      	blx	r4
	};
	
	usart_serial_init(CONF_UART, &usart_options);
	
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  400dbe:	b004      	add	sp, #16
  400dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dc4:	20000004 	.word	0x20000004
  400dc8:	00400955 	.word	0x00400955
  400dcc:	400e0600 	.word	0x400e0600
  400dd0:	0040028d 	.word	0x0040028d
  400dd4:	2000094c 	.word	0x2000094c
  400dd8:	00400cdd 	.word	0x00400cdd
  400ddc:	20000948 	.word	0x20000948
  400de0:	00400c55 	.word	0x00400c55
  400de4:	20000944 	.word	0x20000944
  400de8:	20000440 	.word	0x20000440
  400dec:	00401095 	.word	0x00401095
  400df0:	07270e00 	.word	0x07270e00

00400df4 <TC0_Handler>:
}


// Interrupt service routine
void TC0_Handler(void)
{
  400df4:	b508      	push	{r3, lr}
	tc_get_status(TC0,0);
  400df6:	2100      	movs	r1, #0
  400df8:	4804      	ldr	r0, [pc, #16]	; (400e0c <TC0_Handler+0x18>)
  400dfa:	4b05      	ldr	r3, [pc, #20]	; (400e10 <TC0_Handler+0x1c>)
  400dfc:	4798      	blx	r3
	puts("Execuo da ISR do timer.");
  400dfe:	4805      	ldr	r0, [pc, #20]	; (400e14 <TC0_Handler+0x20>)
  400e00:	4b05      	ldr	r3, [pc, #20]	; (400e18 <TC0_Handler+0x24>)
  400e02:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  400e04:	2013      	movs	r0, #19
  400e06:	4b05      	ldr	r3, [pc, #20]	; (400e1c <TC0_Handler+0x28>)
  400e08:	4798      	blx	r3
  400e0a:	bd08      	pop	{r3, pc}
  400e0c:	40010000 	.word	0x40010000
  400e10:	00400211 	.word	0x00400211
  400e14:	00403fd0 	.word	0x00403fd0
  400e18:	00401085 	.word	0x00401085
  400e1c:	004005a1 	.word	0x004005a1

00400e20 <main>:
}


int main (void)
{
  400e20:	b500      	push	{lr}
  400e22:	b085      	sub	sp, #20
	/* Insert system clock initialization code here (sysclk_init()). */
	sysclk_init();
  400e24:	4b28      	ldr	r3, [pc, #160]	; (400ec8 <main+0xa8>)
  400e26:	4798      	blx	r3
	board_init();
  400e28:	4b28      	ldr	r3, [pc, #160]	; (400ecc <main+0xac>)
  400e2a:	4798      	blx	r3

	inicializacao_UART();
  400e2c:	4b28      	ldr	r3, [pc, #160]	; (400ed0 <main+0xb0>)
  400e2e:	4798      	blx	r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t counts;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC0);
  400e30:	2017      	movs	r0, #23
  400e32:	4b28      	ldr	r3, [pc, #160]	; (400ed4 <main+0xb4>)
  400e34:	4798      	blx	r3
	
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	ul_sysclk);
  400e36:	4c28      	ldr	r4, [pc, #160]	; (400ed8 <main+0xb8>)
  400e38:	9400      	str	r4, [sp, #0]
  400e3a:	ab03      	add	r3, sp, #12
  400e3c:	aa02      	add	r2, sp, #8
  400e3e:	4621      	mov	r1, r4
  400e40:	2001      	movs	r0, #1
  400e42:	4d26      	ldr	r5, [pc, #152]	; (400edc <main+0xbc>)
  400e44:	47a8      	blx	r5
	
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  400e46:	4d26      	ldr	r5, [pc, #152]	; (400ee0 <main+0xc0>)
  400e48:	9a03      	ldr	r2, [sp, #12]
  400e4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400e4e:	2100      	movs	r1, #0
  400e50:	4628      	mov	r0, r5
  400e52:	4b24      	ldr	r3, [pc, #144]	; (400ee4 <main+0xc4>)
  400e54:	4798      	blx	r3

	unsigned int clock_timer = sysclk_get_peripheral_bus_hz(TC0);
	printf("Clock do periferico SCLK: %u \n\r", clock_timer);
  400e56:	4621      	mov	r1, r4
  400e58:	4823      	ldr	r0, [pc, #140]	; (400ee8 <main+0xc8>)
  400e5a:	4e24      	ldr	r6, [pc, #144]	; (400eec <main+0xcc>)
  400e5c:	47b0      	blx	r6
	
	counts = (ul_sysclk/ul_div)/freq_desejada;
  400e5e:	9b02      	ldr	r3, [sp, #8]
  400e60:	fbb4 f4f3 	udiv	r4, r4, r3
	
	printf("counts: %u \n\r", counts);
  400e64:	4621      	mov	r1, r4
  400e66:	4822      	ldr	r0, [pc, #136]	; (400ef0 <main+0xd0>)
  400e68:	47b0      	blx	r6
	tc_write_rc(TC0, 0, counts);
  400e6a:	4622      	mov	r2, r4
  400e6c:	2100      	movs	r1, #0
  400e6e:	4628      	mov	r0, r5
  400e70:	4b20      	ldr	r3, [pc, #128]	; (400ef4 <main+0xd4>)
  400e72:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400e74:	4b20      	ldr	r3, [pc, #128]	; (400ef8 <main+0xd8>)
  400e76:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400e7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400e7e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400e82:	2120      	movs	r1, #32
  400e84:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400e88:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(TC0_IRQn);
	NVIC_SetPriority(TC0_IRQn,2);
	NVIC_EnableIRQ(TC0_IRQn);
	
	// Enable interrupts for this TC, and start the TC.
	tc_enable_interrupt(TC,	CHANNEL,
  400e8a:	2210      	movs	r2, #16
  400e8c:	2100      	movs	r1, #0
  400e8e:	4628      	mov	r0, r5
  400e90:	4b1a      	ldr	r3, [pc, #104]	; (400efc <main+0xdc>)
  400e92:	4798      	blx	r3
	TC_IER_CPCS);				// Enable interrupt.
	tc_start(TC,CHANNEL);			// Start the TC.
  400e94:	2100      	movs	r1, #0
  400e96:	4628      	mov	r0, r5
  400e98:	4b19      	ldr	r3, [pc, #100]	; (400f00 <main+0xe0>)
  400e9a:	4798      	blx	r3

	inicializacao_UART();
	tc_config(1);
	
	//Configura os PIOs de saida (LEDs)
	pio_set_output(PIOA, PIO_PA19, LOW, DISABLE, ENABLE);
  400e9c:	f505 2550 	add.w	r5, r5, #851968	; 0xd0000
  400ea0:	f505 6560 	add.w	r5, r5, #3584	; 0xe00
  400ea4:	2601      	movs	r6, #1
  400ea6:	9600      	str	r6, [sp, #0]
  400ea8:	2300      	movs	r3, #0
  400eaa:	461a      	mov	r2, r3
  400eac:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400eb0:	4628      	mov	r0, r5
  400eb2:	4c14      	ldr	r4, [pc, #80]	; (400f04 <main+0xe4>)
  400eb4:	47a0      	blx	r4
	pio_set_output(PIOA, PIO_PA20, LOW, DISABLE, ENABLE);
  400eb6:	9600      	str	r6, [sp, #0]
  400eb8:	2300      	movs	r3, #0
  400eba:	461a      	mov	r2, r3
  400ebc:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400ec0:	4628      	mov	r0, r5
  400ec2:	47a0      	blx	r4
  400ec4:	e7fe      	b.n	400ec4 <main+0xa4>
  400ec6:	bf00      	nop
  400ec8:	004002e9 	.word	0x004002e9
  400ecc:	0040034d 	.word	0x0040034d
  400ed0:	00400d5d 	.word	0x00400d5d
  400ed4:	00400955 	.word	0x00400955
  400ed8:	07270e00 	.word	0x07270e00
  400edc:	00400219 	.word	0x00400219
  400ee0:	40010000 	.word	0x40010000
  400ee4:	004001e1 	.word	0x004001e1
  400ee8:	00403fec 	.word	0x00403fec
  400eec:	00400f59 	.word	0x00400f59
  400ef0:	0040400c 	.word	0x0040400c
  400ef4:	00400201 	.word	0x00400201
  400ef8:	e000e100 	.word	0xe000e100
  400efc:	00400209 	.word	0x00400209
  400f00:	004001f9 	.word	0x004001f9
  400f04:	00400555 	.word	0x00400555

00400f08 <__libc_init_array>:
  400f08:	b570      	push	{r4, r5, r6, lr}
  400f0a:	4e0f      	ldr	r6, [pc, #60]	; (400f48 <__libc_init_array+0x40>)
  400f0c:	4d0f      	ldr	r5, [pc, #60]	; (400f4c <__libc_init_array+0x44>)
  400f0e:	1b76      	subs	r6, r6, r5
  400f10:	10b6      	asrs	r6, r6, #2
  400f12:	bf18      	it	ne
  400f14:	2400      	movne	r4, #0
  400f16:	d005      	beq.n	400f24 <__libc_init_array+0x1c>
  400f18:	3401      	adds	r4, #1
  400f1a:	f855 3b04 	ldr.w	r3, [r5], #4
  400f1e:	4798      	blx	r3
  400f20:	42a6      	cmp	r6, r4
  400f22:	d1f9      	bne.n	400f18 <__libc_init_array+0x10>
  400f24:	4e0a      	ldr	r6, [pc, #40]	; (400f50 <__libc_init_array+0x48>)
  400f26:	4d0b      	ldr	r5, [pc, #44]	; (400f54 <__libc_init_array+0x4c>)
  400f28:	1b76      	subs	r6, r6, r5
  400f2a:	f003 f8a5 	bl	404078 <_init>
  400f2e:	10b6      	asrs	r6, r6, #2
  400f30:	bf18      	it	ne
  400f32:	2400      	movne	r4, #0
  400f34:	d006      	beq.n	400f44 <__libc_init_array+0x3c>
  400f36:	3401      	adds	r4, #1
  400f38:	f855 3b04 	ldr.w	r3, [r5], #4
  400f3c:	4798      	blx	r3
  400f3e:	42a6      	cmp	r6, r4
  400f40:	d1f9      	bne.n	400f36 <__libc_init_array+0x2e>
  400f42:	bd70      	pop	{r4, r5, r6, pc}
  400f44:	bd70      	pop	{r4, r5, r6, pc}
  400f46:	bf00      	nop
  400f48:	00404084 	.word	0x00404084
  400f4c:	00404084 	.word	0x00404084
  400f50:	0040408c 	.word	0x0040408c
  400f54:	00404084 	.word	0x00404084

00400f58 <iprintf>:
  400f58:	b40f      	push	{r0, r1, r2, r3}
  400f5a:	b500      	push	{lr}
  400f5c:	4907      	ldr	r1, [pc, #28]	; (400f7c <iprintf+0x24>)
  400f5e:	b083      	sub	sp, #12
  400f60:	ab04      	add	r3, sp, #16
  400f62:	6808      	ldr	r0, [r1, #0]
  400f64:	f853 2b04 	ldr.w	r2, [r3], #4
  400f68:	6881      	ldr	r1, [r0, #8]
  400f6a:	9301      	str	r3, [sp, #4]
  400f6c:	f000 f9f2 	bl	401354 <_vfiprintf_r>
  400f70:	b003      	add	sp, #12
  400f72:	f85d eb04 	ldr.w	lr, [sp], #4
  400f76:	b004      	add	sp, #16
  400f78:	4770      	bx	lr
  400f7a:	bf00      	nop
  400f7c:	20000440 	.word	0x20000440

00400f80 <memset>:
  400f80:	b470      	push	{r4, r5, r6}
  400f82:	0784      	lsls	r4, r0, #30
  400f84:	d046      	beq.n	401014 <memset+0x94>
  400f86:	1e54      	subs	r4, r2, #1
  400f88:	2a00      	cmp	r2, #0
  400f8a:	d041      	beq.n	401010 <memset+0x90>
  400f8c:	b2cd      	uxtb	r5, r1
  400f8e:	4603      	mov	r3, r0
  400f90:	e002      	b.n	400f98 <memset+0x18>
  400f92:	1e62      	subs	r2, r4, #1
  400f94:	b3e4      	cbz	r4, 401010 <memset+0x90>
  400f96:	4614      	mov	r4, r2
  400f98:	f803 5b01 	strb.w	r5, [r3], #1
  400f9c:	079a      	lsls	r2, r3, #30
  400f9e:	d1f8      	bne.n	400f92 <memset+0x12>
  400fa0:	2c03      	cmp	r4, #3
  400fa2:	d92e      	bls.n	401002 <memset+0x82>
  400fa4:	b2cd      	uxtb	r5, r1
  400fa6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400faa:	2c0f      	cmp	r4, #15
  400fac:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400fb0:	d919      	bls.n	400fe6 <memset+0x66>
  400fb2:	f103 0210 	add.w	r2, r3, #16
  400fb6:	4626      	mov	r6, r4
  400fb8:	3e10      	subs	r6, #16
  400fba:	2e0f      	cmp	r6, #15
  400fbc:	f842 5c10 	str.w	r5, [r2, #-16]
  400fc0:	f842 5c0c 	str.w	r5, [r2, #-12]
  400fc4:	f842 5c08 	str.w	r5, [r2, #-8]
  400fc8:	f842 5c04 	str.w	r5, [r2, #-4]
  400fcc:	f102 0210 	add.w	r2, r2, #16
  400fd0:	d8f2      	bhi.n	400fb8 <memset+0x38>
  400fd2:	f1a4 0210 	sub.w	r2, r4, #16
  400fd6:	f022 020f 	bic.w	r2, r2, #15
  400fda:	f004 040f 	and.w	r4, r4, #15
  400fde:	3210      	adds	r2, #16
  400fe0:	2c03      	cmp	r4, #3
  400fe2:	4413      	add	r3, r2
  400fe4:	d90d      	bls.n	401002 <memset+0x82>
  400fe6:	461e      	mov	r6, r3
  400fe8:	4622      	mov	r2, r4
  400fea:	3a04      	subs	r2, #4
  400fec:	2a03      	cmp	r2, #3
  400fee:	f846 5b04 	str.w	r5, [r6], #4
  400ff2:	d8fa      	bhi.n	400fea <memset+0x6a>
  400ff4:	1f22      	subs	r2, r4, #4
  400ff6:	f022 0203 	bic.w	r2, r2, #3
  400ffa:	3204      	adds	r2, #4
  400ffc:	4413      	add	r3, r2
  400ffe:	f004 0403 	and.w	r4, r4, #3
  401002:	b12c      	cbz	r4, 401010 <memset+0x90>
  401004:	b2c9      	uxtb	r1, r1
  401006:	441c      	add	r4, r3
  401008:	f803 1b01 	strb.w	r1, [r3], #1
  40100c:	42a3      	cmp	r3, r4
  40100e:	d1fb      	bne.n	401008 <memset+0x88>
  401010:	bc70      	pop	{r4, r5, r6}
  401012:	4770      	bx	lr
  401014:	4614      	mov	r4, r2
  401016:	4603      	mov	r3, r0
  401018:	e7c2      	b.n	400fa0 <memset+0x20>
  40101a:	bf00      	nop

0040101c <_puts_r>:
  40101c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40101e:	4605      	mov	r5, r0
  401020:	b089      	sub	sp, #36	; 0x24
  401022:	4608      	mov	r0, r1
  401024:	460c      	mov	r4, r1
  401026:	f000 f8eb 	bl	401200 <strlen>
  40102a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40102c:	4f14      	ldr	r7, [pc, #80]	; (401080 <_puts_r+0x64>)
  40102e:	9404      	str	r4, [sp, #16]
  401030:	2601      	movs	r6, #1
  401032:	1c44      	adds	r4, r0, #1
  401034:	a904      	add	r1, sp, #16
  401036:	2202      	movs	r2, #2
  401038:	9403      	str	r4, [sp, #12]
  40103a:	9005      	str	r0, [sp, #20]
  40103c:	68ac      	ldr	r4, [r5, #8]
  40103e:	9706      	str	r7, [sp, #24]
  401040:	9607      	str	r6, [sp, #28]
  401042:	9101      	str	r1, [sp, #4]
  401044:	9202      	str	r2, [sp, #8]
  401046:	b1b3      	cbz	r3, 401076 <_puts_r+0x5a>
  401048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40104c:	049a      	lsls	r2, r3, #18
  40104e:	d406      	bmi.n	40105e <_puts_r+0x42>
  401050:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401052:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401056:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40105a:	81a3      	strh	r3, [r4, #12]
  40105c:	6662      	str	r2, [r4, #100]	; 0x64
  40105e:	4621      	mov	r1, r4
  401060:	4628      	mov	r0, r5
  401062:	aa01      	add	r2, sp, #4
  401064:	f001 fc08 	bl	402878 <__sfvwrite_r>
  401068:	2800      	cmp	r0, #0
  40106a:	bf14      	ite	ne
  40106c:	f04f 30ff 	movne.w	r0, #4294967295
  401070:	200a      	moveq	r0, #10
  401072:	b009      	add	sp, #36	; 0x24
  401074:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401076:	4628      	mov	r0, r5
  401078:	f001 fa4c 	bl	402514 <__sinit>
  40107c:	e7e4      	b.n	401048 <_puts_r+0x2c>
  40107e:	bf00      	nop
  401080:	00404024 	.word	0x00404024

00401084 <puts>:
  401084:	4b02      	ldr	r3, [pc, #8]	; (401090 <puts+0xc>)
  401086:	4601      	mov	r1, r0
  401088:	6818      	ldr	r0, [r3, #0]
  40108a:	f7ff bfc7 	b.w	40101c <_puts_r>
  40108e:	bf00      	nop
  401090:	20000440 	.word	0x20000440

00401094 <setbuf>:
  401094:	2900      	cmp	r1, #0
  401096:	bf0c      	ite	eq
  401098:	2202      	moveq	r2, #2
  40109a:	2200      	movne	r2, #0
  40109c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4010a0:	f000 b800 	b.w	4010a4 <setvbuf>

004010a4 <setvbuf>:
  4010a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4010a8:	4c51      	ldr	r4, [pc, #324]	; (4011f0 <setvbuf+0x14c>)
  4010aa:	6825      	ldr	r5, [r4, #0]
  4010ac:	b083      	sub	sp, #12
  4010ae:	4604      	mov	r4, r0
  4010b0:	460f      	mov	r7, r1
  4010b2:	4690      	mov	r8, r2
  4010b4:	461e      	mov	r6, r3
  4010b6:	b115      	cbz	r5, 4010be <setvbuf+0x1a>
  4010b8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4010ba:	2b00      	cmp	r3, #0
  4010bc:	d079      	beq.n	4011b2 <setvbuf+0x10e>
  4010be:	f1b8 0f02 	cmp.w	r8, #2
  4010c2:	d004      	beq.n	4010ce <setvbuf+0x2a>
  4010c4:	f1b8 0f01 	cmp.w	r8, #1
  4010c8:	d87f      	bhi.n	4011ca <setvbuf+0x126>
  4010ca:	2e00      	cmp	r6, #0
  4010cc:	db7d      	blt.n	4011ca <setvbuf+0x126>
  4010ce:	4621      	mov	r1, r4
  4010d0:	4628      	mov	r0, r5
  4010d2:	f001 f98b 	bl	4023ec <_fflush_r>
  4010d6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4010d8:	b141      	cbz	r1, 4010ec <setvbuf+0x48>
  4010da:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4010de:	4299      	cmp	r1, r3
  4010e0:	d002      	beq.n	4010e8 <setvbuf+0x44>
  4010e2:	4628      	mov	r0, r5
  4010e4:	f001 fae0 	bl	4026a8 <_free_r>
  4010e8:	2300      	movs	r3, #0
  4010ea:	6323      	str	r3, [r4, #48]	; 0x30
  4010ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4010f0:	2200      	movs	r2, #0
  4010f2:	61a2      	str	r2, [r4, #24]
  4010f4:	6062      	str	r2, [r4, #4]
  4010f6:	061a      	lsls	r2, r3, #24
  4010f8:	d454      	bmi.n	4011a4 <setvbuf+0x100>
  4010fa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4010fe:	f023 0303 	bic.w	r3, r3, #3
  401102:	f1b8 0f02 	cmp.w	r8, #2
  401106:	81a3      	strh	r3, [r4, #12]
  401108:	d039      	beq.n	40117e <setvbuf+0xda>
  40110a:	ab01      	add	r3, sp, #4
  40110c:	466a      	mov	r2, sp
  40110e:	4621      	mov	r1, r4
  401110:	4628      	mov	r0, r5
  401112:	f001 fd67 	bl	402be4 <__swhatbuf_r>
  401116:	89a3      	ldrh	r3, [r4, #12]
  401118:	4318      	orrs	r0, r3
  40111a:	81a0      	strh	r0, [r4, #12]
  40111c:	b326      	cbz	r6, 401168 <setvbuf+0xc4>
  40111e:	b327      	cbz	r7, 40116a <setvbuf+0xc6>
  401120:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401122:	2b00      	cmp	r3, #0
  401124:	d04d      	beq.n	4011c2 <setvbuf+0x11e>
  401126:	9b00      	ldr	r3, [sp, #0]
  401128:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40112c:	6027      	str	r7, [r4, #0]
  40112e:	429e      	cmp	r6, r3
  401130:	bf1c      	itt	ne
  401132:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  401136:	81a0      	strhne	r0, [r4, #12]
  401138:	f1b8 0f01 	cmp.w	r8, #1
  40113c:	bf08      	it	eq
  40113e:	f040 0001 	orreq.w	r0, r0, #1
  401142:	b283      	uxth	r3, r0
  401144:	bf08      	it	eq
  401146:	81a0      	strheq	r0, [r4, #12]
  401148:	f003 0008 	and.w	r0, r3, #8
  40114c:	b280      	uxth	r0, r0
  40114e:	6127      	str	r7, [r4, #16]
  401150:	6166      	str	r6, [r4, #20]
  401152:	b318      	cbz	r0, 40119c <setvbuf+0xf8>
  401154:	f013 0001 	ands.w	r0, r3, #1
  401158:	d02f      	beq.n	4011ba <setvbuf+0x116>
  40115a:	2000      	movs	r0, #0
  40115c:	4276      	negs	r6, r6
  40115e:	61a6      	str	r6, [r4, #24]
  401160:	60a0      	str	r0, [r4, #8]
  401162:	b003      	add	sp, #12
  401164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401168:	9e00      	ldr	r6, [sp, #0]
  40116a:	4630      	mov	r0, r6
  40116c:	f001 fdae 	bl	402ccc <malloc>
  401170:	4607      	mov	r7, r0
  401172:	b368      	cbz	r0, 4011d0 <setvbuf+0x12c>
  401174:	89a3      	ldrh	r3, [r4, #12]
  401176:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40117a:	81a3      	strh	r3, [r4, #12]
  40117c:	e7d0      	b.n	401120 <setvbuf+0x7c>
  40117e:	2000      	movs	r0, #0
  401180:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401184:	f043 0302 	orr.w	r3, r3, #2
  401188:	2500      	movs	r5, #0
  40118a:	2101      	movs	r1, #1
  40118c:	81a3      	strh	r3, [r4, #12]
  40118e:	60a5      	str	r5, [r4, #8]
  401190:	6022      	str	r2, [r4, #0]
  401192:	6122      	str	r2, [r4, #16]
  401194:	6161      	str	r1, [r4, #20]
  401196:	b003      	add	sp, #12
  401198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40119c:	60a0      	str	r0, [r4, #8]
  40119e:	b003      	add	sp, #12
  4011a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4011a4:	6921      	ldr	r1, [r4, #16]
  4011a6:	4628      	mov	r0, r5
  4011a8:	f001 fa7e 	bl	4026a8 <_free_r>
  4011ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4011b0:	e7a3      	b.n	4010fa <setvbuf+0x56>
  4011b2:	4628      	mov	r0, r5
  4011b4:	f001 f9ae 	bl	402514 <__sinit>
  4011b8:	e781      	b.n	4010be <setvbuf+0x1a>
  4011ba:	60a6      	str	r6, [r4, #8]
  4011bc:	b003      	add	sp, #12
  4011be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4011c2:	4628      	mov	r0, r5
  4011c4:	f001 f9a6 	bl	402514 <__sinit>
  4011c8:	e7ad      	b.n	401126 <setvbuf+0x82>
  4011ca:	f04f 30ff 	mov.w	r0, #4294967295
  4011ce:	e7e2      	b.n	401196 <setvbuf+0xf2>
  4011d0:	f8dd 9000 	ldr.w	r9, [sp]
  4011d4:	45b1      	cmp	r9, r6
  4011d6:	d006      	beq.n	4011e6 <setvbuf+0x142>
  4011d8:	4648      	mov	r0, r9
  4011da:	f001 fd77 	bl	402ccc <malloc>
  4011de:	4607      	mov	r7, r0
  4011e0:	b108      	cbz	r0, 4011e6 <setvbuf+0x142>
  4011e2:	464e      	mov	r6, r9
  4011e4:	e7c6      	b.n	401174 <setvbuf+0xd0>
  4011e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4011ea:	f04f 30ff 	mov.w	r0, #4294967295
  4011ee:	e7c7      	b.n	401180 <setvbuf+0xdc>
  4011f0:	20000440 	.word	0x20000440
	...

00401200 <strlen>:
  401200:	f890 f000 	pld	[r0]
  401204:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401208:	f020 0107 	bic.w	r1, r0, #7
  40120c:	f06f 0c00 	mvn.w	ip, #0
  401210:	f010 0407 	ands.w	r4, r0, #7
  401214:	f891 f020 	pld	[r1, #32]
  401218:	f040 8049 	bne.w	4012ae <strlen+0xae>
  40121c:	f04f 0400 	mov.w	r4, #0
  401220:	f06f 0007 	mvn.w	r0, #7
  401224:	e9d1 2300 	ldrd	r2, r3, [r1]
  401228:	f891 f040 	pld	[r1, #64]	; 0x40
  40122c:	f100 0008 	add.w	r0, r0, #8
  401230:	fa82 f24c 	uadd8	r2, r2, ip
  401234:	faa4 f28c 	sel	r2, r4, ip
  401238:	fa83 f34c 	uadd8	r3, r3, ip
  40123c:	faa2 f38c 	sel	r3, r2, ip
  401240:	bb4b      	cbnz	r3, 401296 <strlen+0x96>
  401242:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401246:	fa82 f24c 	uadd8	r2, r2, ip
  40124a:	f100 0008 	add.w	r0, r0, #8
  40124e:	faa4 f28c 	sel	r2, r4, ip
  401252:	fa83 f34c 	uadd8	r3, r3, ip
  401256:	faa2 f38c 	sel	r3, r2, ip
  40125a:	b9e3      	cbnz	r3, 401296 <strlen+0x96>
  40125c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401260:	fa82 f24c 	uadd8	r2, r2, ip
  401264:	f100 0008 	add.w	r0, r0, #8
  401268:	faa4 f28c 	sel	r2, r4, ip
  40126c:	fa83 f34c 	uadd8	r3, r3, ip
  401270:	faa2 f38c 	sel	r3, r2, ip
  401274:	b97b      	cbnz	r3, 401296 <strlen+0x96>
  401276:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40127a:	f101 0120 	add.w	r1, r1, #32
  40127e:	fa82 f24c 	uadd8	r2, r2, ip
  401282:	f100 0008 	add.w	r0, r0, #8
  401286:	faa4 f28c 	sel	r2, r4, ip
  40128a:	fa83 f34c 	uadd8	r3, r3, ip
  40128e:	faa2 f38c 	sel	r3, r2, ip
  401292:	2b00      	cmp	r3, #0
  401294:	d0c6      	beq.n	401224 <strlen+0x24>
  401296:	2a00      	cmp	r2, #0
  401298:	bf04      	itt	eq
  40129a:	3004      	addeq	r0, #4
  40129c:	461a      	moveq	r2, r3
  40129e:	ba12      	rev	r2, r2
  4012a0:	fab2 f282 	clz	r2, r2
  4012a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4012a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4012ac:	4770      	bx	lr
  4012ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4012b2:	f004 0503 	and.w	r5, r4, #3
  4012b6:	f1c4 0000 	rsb	r0, r4, #0
  4012ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4012be:	f014 0f04 	tst.w	r4, #4
  4012c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4012c6:	fa0c f505 	lsl.w	r5, ip, r5
  4012ca:	ea62 0205 	orn	r2, r2, r5
  4012ce:	bf1c      	itt	ne
  4012d0:	ea63 0305 	ornne	r3, r3, r5
  4012d4:	4662      	movne	r2, ip
  4012d6:	f04f 0400 	mov.w	r4, #0
  4012da:	e7a9      	b.n	401230 <strlen+0x30>

004012dc <__sprint_r.part.0>:
  4012dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4012de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4012e2:	049c      	lsls	r4, r3, #18
  4012e4:	4692      	mov	sl, r2
  4012e6:	d52c      	bpl.n	401342 <__sprint_r.part.0+0x66>
  4012e8:	6893      	ldr	r3, [r2, #8]
  4012ea:	6812      	ldr	r2, [r2, #0]
  4012ec:	b33b      	cbz	r3, 40133e <__sprint_r.part.0+0x62>
  4012ee:	460f      	mov	r7, r1
  4012f0:	4680      	mov	r8, r0
  4012f2:	f102 0908 	add.w	r9, r2, #8
  4012f6:	e919 0060 	ldmdb	r9, {r5, r6}
  4012fa:	08b6      	lsrs	r6, r6, #2
  4012fc:	d017      	beq.n	40132e <__sprint_r.part.0+0x52>
  4012fe:	3d04      	subs	r5, #4
  401300:	2400      	movs	r4, #0
  401302:	e001      	b.n	401308 <__sprint_r.part.0+0x2c>
  401304:	42a6      	cmp	r6, r4
  401306:	d010      	beq.n	40132a <__sprint_r.part.0+0x4e>
  401308:	463a      	mov	r2, r7
  40130a:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40130e:	4640      	mov	r0, r8
  401310:	f001 f96a 	bl	4025e8 <_fputwc_r>
  401314:	1c43      	adds	r3, r0, #1
  401316:	f104 0401 	add.w	r4, r4, #1
  40131a:	d1f3      	bne.n	401304 <__sprint_r.part.0+0x28>
  40131c:	2300      	movs	r3, #0
  40131e:	f8ca 3008 	str.w	r3, [sl, #8]
  401322:	f8ca 3004 	str.w	r3, [sl, #4]
  401326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40132a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40132e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  401332:	f8ca 3008 	str.w	r3, [sl, #8]
  401336:	f109 0908 	add.w	r9, r9, #8
  40133a:	2b00      	cmp	r3, #0
  40133c:	d1db      	bne.n	4012f6 <__sprint_r.part.0+0x1a>
  40133e:	2000      	movs	r0, #0
  401340:	e7ec      	b.n	40131c <__sprint_r.part.0+0x40>
  401342:	f001 fa99 	bl	402878 <__sfvwrite_r>
  401346:	2300      	movs	r3, #0
  401348:	f8ca 3008 	str.w	r3, [sl, #8]
  40134c:	f8ca 3004 	str.w	r3, [sl, #4]
  401350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00401354 <_vfiprintf_r>:
  401354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401358:	b0ab      	sub	sp, #172	; 0xac
  40135a:	461c      	mov	r4, r3
  40135c:	9100      	str	r1, [sp, #0]
  40135e:	4690      	mov	r8, r2
  401360:	9304      	str	r3, [sp, #16]
  401362:	9005      	str	r0, [sp, #20]
  401364:	b118      	cbz	r0, 40136e <_vfiprintf_r+0x1a>
  401366:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401368:	2b00      	cmp	r3, #0
  40136a:	f000 80de 	beq.w	40152a <_vfiprintf_r+0x1d6>
  40136e:	9800      	ldr	r0, [sp, #0]
  401370:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  401374:	b28a      	uxth	r2, r1
  401376:	0495      	lsls	r5, r2, #18
  401378:	d407      	bmi.n	40138a <_vfiprintf_r+0x36>
  40137a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40137c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  401380:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  401384:	8182      	strh	r2, [r0, #12]
  401386:	6643      	str	r3, [r0, #100]	; 0x64
  401388:	b292      	uxth	r2, r2
  40138a:	0711      	lsls	r1, r2, #28
  40138c:	f140 80b1 	bpl.w	4014f2 <_vfiprintf_r+0x19e>
  401390:	9b00      	ldr	r3, [sp, #0]
  401392:	691b      	ldr	r3, [r3, #16]
  401394:	2b00      	cmp	r3, #0
  401396:	f000 80ac 	beq.w	4014f2 <_vfiprintf_r+0x19e>
  40139a:	f002 021a 	and.w	r2, r2, #26
  40139e:	2a0a      	cmp	r2, #10
  4013a0:	f000 80b5 	beq.w	40150e <_vfiprintf_r+0x1ba>
  4013a4:	2300      	movs	r3, #0
  4013a6:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  4013aa:	9302      	str	r3, [sp, #8]
  4013ac:	930f      	str	r3, [sp, #60]	; 0x3c
  4013ae:	930e      	str	r3, [sp, #56]	; 0x38
  4013b0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  4013b4:	46da      	mov	sl, fp
  4013b6:	f898 3000 	ldrb.w	r3, [r8]
  4013ba:	4644      	mov	r4, r8
  4013bc:	b1fb      	cbz	r3, 4013fe <_vfiprintf_r+0xaa>
  4013be:	2b25      	cmp	r3, #37	; 0x25
  4013c0:	d102      	bne.n	4013c8 <_vfiprintf_r+0x74>
  4013c2:	e01c      	b.n	4013fe <_vfiprintf_r+0xaa>
  4013c4:	2b25      	cmp	r3, #37	; 0x25
  4013c6:	d003      	beq.n	4013d0 <_vfiprintf_r+0x7c>
  4013c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4013cc:	2b00      	cmp	r3, #0
  4013ce:	d1f9      	bne.n	4013c4 <_vfiprintf_r+0x70>
  4013d0:	ebc8 0504 	rsb	r5, r8, r4
  4013d4:	b19d      	cbz	r5, 4013fe <_vfiprintf_r+0xaa>
  4013d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4013d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4013da:	f8ca 8000 	str.w	r8, [sl]
  4013de:	3301      	adds	r3, #1
  4013e0:	442a      	add	r2, r5
  4013e2:	2b07      	cmp	r3, #7
  4013e4:	f8ca 5004 	str.w	r5, [sl, #4]
  4013e8:	920f      	str	r2, [sp, #60]	; 0x3c
  4013ea:	930e      	str	r3, [sp, #56]	; 0x38
  4013ec:	dd7b      	ble.n	4014e6 <_vfiprintf_r+0x192>
  4013ee:	2a00      	cmp	r2, #0
  4013f0:	f040 8528 	bne.w	401e44 <_vfiprintf_r+0xaf0>
  4013f4:	9b02      	ldr	r3, [sp, #8]
  4013f6:	920e      	str	r2, [sp, #56]	; 0x38
  4013f8:	442b      	add	r3, r5
  4013fa:	46da      	mov	sl, fp
  4013fc:	9302      	str	r3, [sp, #8]
  4013fe:	7823      	ldrb	r3, [r4, #0]
  401400:	2b00      	cmp	r3, #0
  401402:	f000 843e 	beq.w	401c82 <_vfiprintf_r+0x92e>
  401406:	2100      	movs	r1, #0
  401408:	f04f 0300 	mov.w	r3, #0
  40140c:	f04f 32ff 	mov.w	r2, #4294967295
  401410:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401414:	f104 0801 	add.w	r8, r4, #1
  401418:	7863      	ldrb	r3, [r4, #1]
  40141a:	9201      	str	r2, [sp, #4]
  40141c:	4608      	mov	r0, r1
  40141e:	460e      	mov	r6, r1
  401420:	460c      	mov	r4, r1
  401422:	f108 0801 	add.w	r8, r8, #1
  401426:	f1a3 0220 	sub.w	r2, r3, #32
  40142a:	2a58      	cmp	r2, #88	; 0x58
  40142c:	f200 8393 	bhi.w	401b56 <_vfiprintf_r+0x802>
  401430:	e8df f012 	tbh	[pc, r2, lsl #1]
  401434:	03910346 	.word	0x03910346
  401438:	034e0391 	.word	0x034e0391
  40143c:	03910391 	.word	0x03910391
  401440:	03910391 	.word	0x03910391
  401444:	03910391 	.word	0x03910391
  401448:	02670289 	.word	0x02670289
  40144c:	00800391 	.word	0x00800391
  401450:	0391026c 	.word	0x0391026c
  401454:	025901c6 	.word	0x025901c6
  401458:	02590259 	.word	0x02590259
  40145c:	02590259 	.word	0x02590259
  401460:	02590259 	.word	0x02590259
  401464:	02590259 	.word	0x02590259
  401468:	03910391 	.word	0x03910391
  40146c:	03910391 	.word	0x03910391
  401470:	03910391 	.word	0x03910391
  401474:	03910391 	.word	0x03910391
  401478:	03910391 	.word	0x03910391
  40147c:	039101cb 	.word	0x039101cb
  401480:	03910391 	.word	0x03910391
  401484:	03910391 	.word	0x03910391
  401488:	03910391 	.word	0x03910391
  40148c:	03910391 	.word	0x03910391
  401490:	02140391 	.word	0x02140391
  401494:	03910391 	.word	0x03910391
  401498:	03910391 	.word	0x03910391
  40149c:	02ee0391 	.word	0x02ee0391
  4014a0:	03910391 	.word	0x03910391
  4014a4:	03910311 	.word	0x03910311
  4014a8:	03910391 	.word	0x03910391
  4014ac:	03910391 	.word	0x03910391
  4014b0:	03910391 	.word	0x03910391
  4014b4:	03910391 	.word	0x03910391
  4014b8:	03340391 	.word	0x03340391
  4014bc:	0391038a 	.word	0x0391038a
  4014c0:	03910391 	.word	0x03910391
  4014c4:	038a0367 	.word	0x038a0367
  4014c8:	03910391 	.word	0x03910391
  4014cc:	0391036c 	.word	0x0391036c
  4014d0:	02950379 	.word	0x02950379
  4014d4:	02e90085 	.word	0x02e90085
  4014d8:	029b0391 	.word	0x029b0391
  4014dc:	02ba0391 	.word	0x02ba0391
  4014e0:	03910391 	.word	0x03910391
  4014e4:	0353      	.short	0x0353
  4014e6:	f10a 0a08 	add.w	sl, sl, #8
  4014ea:	9b02      	ldr	r3, [sp, #8]
  4014ec:	442b      	add	r3, r5
  4014ee:	9302      	str	r3, [sp, #8]
  4014f0:	e785      	b.n	4013fe <_vfiprintf_r+0xaa>
  4014f2:	9900      	ldr	r1, [sp, #0]
  4014f4:	9805      	ldr	r0, [sp, #20]
  4014f6:	f000 fe61 	bl	4021bc <__swsetup_r>
  4014fa:	2800      	cmp	r0, #0
  4014fc:	f040 8558 	bne.w	401fb0 <_vfiprintf_r+0xc5c>
  401500:	9b00      	ldr	r3, [sp, #0]
  401502:	899a      	ldrh	r2, [r3, #12]
  401504:	f002 021a 	and.w	r2, r2, #26
  401508:	2a0a      	cmp	r2, #10
  40150a:	f47f af4b 	bne.w	4013a4 <_vfiprintf_r+0x50>
  40150e:	9900      	ldr	r1, [sp, #0]
  401510:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  401514:	2b00      	cmp	r3, #0
  401516:	f6ff af45 	blt.w	4013a4 <_vfiprintf_r+0x50>
  40151a:	4623      	mov	r3, r4
  40151c:	4642      	mov	r2, r8
  40151e:	9805      	ldr	r0, [sp, #20]
  401520:	f000 fe16 	bl	402150 <__sbprintf>
  401524:	b02b      	add	sp, #172	; 0xac
  401526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40152a:	f000 fff3 	bl	402514 <__sinit>
  40152e:	e71e      	b.n	40136e <_vfiprintf_r+0x1a>
  401530:	4264      	negs	r4, r4
  401532:	9304      	str	r3, [sp, #16]
  401534:	f046 0604 	orr.w	r6, r6, #4
  401538:	f898 3000 	ldrb.w	r3, [r8]
  40153c:	e771      	b.n	401422 <_vfiprintf_r+0xce>
  40153e:	2130      	movs	r1, #48	; 0x30
  401540:	9804      	ldr	r0, [sp, #16]
  401542:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  401546:	9901      	ldr	r1, [sp, #4]
  401548:	9406      	str	r4, [sp, #24]
  40154a:	f04f 0300 	mov.w	r3, #0
  40154e:	2278      	movs	r2, #120	; 0x78
  401550:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401554:	2900      	cmp	r1, #0
  401556:	4603      	mov	r3, r0
  401558:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  40155c:	6804      	ldr	r4, [r0, #0]
  40155e:	f103 0304 	add.w	r3, r3, #4
  401562:	f04f 0500 	mov.w	r5, #0
  401566:	f046 0202 	orr.w	r2, r6, #2
  40156a:	f2c0 8525 	blt.w	401fb8 <_vfiprintf_r+0xc64>
  40156e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401572:	ea54 0205 	orrs.w	r2, r4, r5
  401576:	f046 0602 	orr.w	r6, r6, #2
  40157a:	9304      	str	r3, [sp, #16]
  40157c:	f040 84bf 	bne.w	401efe <_vfiprintf_r+0xbaa>
  401580:	48b3      	ldr	r0, [pc, #716]	; (401850 <_vfiprintf_r+0x4fc>)
  401582:	9b01      	ldr	r3, [sp, #4]
  401584:	2b00      	cmp	r3, #0
  401586:	f040 841c 	bne.w	401dc2 <_vfiprintf_r+0xa6e>
  40158a:	4699      	mov	r9, r3
  40158c:	2300      	movs	r3, #0
  40158e:	9301      	str	r3, [sp, #4]
  401590:	9303      	str	r3, [sp, #12]
  401592:	465f      	mov	r7, fp
  401594:	9b01      	ldr	r3, [sp, #4]
  401596:	9a03      	ldr	r2, [sp, #12]
  401598:	4293      	cmp	r3, r2
  40159a:	bfb8      	it	lt
  40159c:	4613      	movlt	r3, r2
  40159e:	461d      	mov	r5, r3
  4015a0:	f1b9 0f00 	cmp.w	r9, #0
  4015a4:	d000      	beq.n	4015a8 <_vfiprintf_r+0x254>
  4015a6:	3501      	adds	r5, #1
  4015a8:	f016 0302 	ands.w	r3, r6, #2
  4015ac:	9307      	str	r3, [sp, #28]
  4015ae:	bf18      	it	ne
  4015b0:	3502      	addne	r5, #2
  4015b2:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  4015b6:	9308      	str	r3, [sp, #32]
  4015b8:	f040 82f1 	bne.w	401b9e <_vfiprintf_r+0x84a>
  4015bc:	9b06      	ldr	r3, [sp, #24]
  4015be:	1b5c      	subs	r4, r3, r5
  4015c0:	2c00      	cmp	r4, #0
  4015c2:	f340 82ec 	ble.w	401b9e <_vfiprintf_r+0x84a>
  4015c6:	2c10      	cmp	r4, #16
  4015c8:	f340 8556 	ble.w	402078 <_vfiprintf_r+0xd24>
  4015cc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 401854 <_vfiprintf_r+0x500>
  4015d0:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  4015d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4015d6:	46d4      	mov	ip, sl
  4015d8:	2310      	movs	r3, #16
  4015da:	46c2      	mov	sl, r8
  4015dc:	4670      	mov	r0, lr
  4015de:	46a8      	mov	r8, r5
  4015e0:	464d      	mov	r5, r9
  4015e2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4015e6:	e007      	b.n	4015f8 <_vfiprintf_r+0x2a4>
  4015e8:	f100 0e02 	add.w	lr, r0, #2
  4015ec:	f10c 0c08 	add.w	ip, ip, #8
  4015f0:	4608      	mov	r0, r1
  4015f2:	3c10      	subs	r4, #16
  4015f4:	2c10      	cmp	r4, #16
  4015f6:	dd13      	ble.n	401620 <_vfiprintf_r+0x2cc>
  4015f8:	1c41      	adds	r1, r0, #1
  4015fa:	3210      	adds	r2, #16
  4015fc:	2907      	cmp	r1, #7
  4015fe:	920f      	str	r2, [sp, #60]	; 0x3c
  401600:	f8cc 5000 	str.w	r5, [ip]
  401604:	f8cc 3004 	str.w	r3, [ip, #4]
  401608:	910e      	str	r1, [sp, #56]	; 0x38
  40160a:	dded      	ble.n	4015e8 <_vfiprintf_r+0x294>
  40160c:	2a00      	cmp	r2, #0
  40160e:	f040 82b7 	bne.w	401b80 <_vfiprintf_r+0x82c>
  401612:	3c10      	subs	r4, #16
  401614:	2c10      	cmp	r4, #16
  401616:	4610      	mov	r0, r2
  401618:	f04f 0e01 	mov.w	lr, #1
  40161c:	46dc      	mov	ip, fp
  40161e:	dceb      	bgt.n	4015f8 <_vfiprintf_r+0x2a4>
  401620:	46a9      	mov	r9, r5
  401622:	4670      	mov	r0, lr
  401624:	4645      	mov	r5, r8
  401626:	46d0      	mov	r8, sl
  401628:	46e2      	mov	sl, ip
  40162a:	4422      	add	r2, r4
  40162c:	2807      	cmp	r0, #7
  40162e:	920f      	str	r2, [sp, #60]	; 0x3c
  401630:	f8ca 9000 	str.w	r9, [sl]
  401634:	f8ca 4004 	str.w	r4, [sl, #4]
  401638:	900e      	str	r0, [sp, #56]	; 0x38
  40163a:	f300 8375 	bgt.w	401d28 <_vfiprintf_r+0x9d4>
  40163e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401642:	f10a 0a08 	add.w	sl, sl, #8
  401646:	f100 0e01 	add.w	lr, r0, #1
  40164a:	2b00      	cmp	r3, #0
  40164c:	f040 82b0 	bne.w	401bb0 <_vfiprintf_r+0x85c>
  401650:	9b07      	ldr	r3, [sp, #28]
  401652:	2b00      	cmp	r3, #0
  401654:	f000 82c3 	beq.w	401bde <_vfiprintf_r+0x88a>
  401658:	3202      	adds	r2, #2
  40165a:	a90c      	add	r1, sp, #48	; 0x30
  40165c:	2302      	movs	r3, #2
  40165e:	f1be 0f07 	cmp.w	lr, #7
  401662:	920f      	str	r2, [sp, #60]	; 0x3c
  401664:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401668:	e88a 000a 	stmia.w	sl, {r1, r3}
  40166c:	f340 8378 	ble.w	401d60 <_vfiprintf_r+0xa0c>
  401670:	2a00      	cmp	r2, #0
  401672:	f040 840a 	bne.w	401e8a <_vfiprintf_r+0xb36>
  401676:	9b08      	ldr	r3, [sp, #32]
  401678:	2b80      	cmp	r3, #128	; 0x80
  40167a:	f04f 0e01 	mov.w	lr, #1
  40167e:	4610      	mov	r0, r2
  401680:	46da      	mov	sl, fp
  401682:	f040 82b0 	bne.w	401be6 <_vfiprintf_r+0x892>
  401686:	9b06      	ldr	r3, [sp, #24]
  401688:	1b5c      	subs	r4, r3, r5
  40168a:	2c00      	cmp	r4, #0
  40168c:	f340 82ab 	ble.w	401be6 <_vfiprintf_r+0x892>
  401690:	2c10      	cmp	r4, #16
  401692:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 401858 <_vfiprintf_r+0x504>
  401696:	f340 850b 	ble.w	4020b0 <_vfiprintf_r+0xd5c>
  40169a:	46d6      	mov	lr, sl
  40169c:	2310      	movs	r3, #16
  40169e:	46c2      	mov	sl, r8
  4016a0:	46a8      	mov	r8, r5
  4016a2:	464d      	mov	r5, r9
  4016a4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4016a8:	e007      	b.n	4016ba <_vfiprintf_r+0x366>
  4016aa:	f100 0c02 	add.w	ip, r0, #2
  4016ae:	f10e 0e08 	add.w	lr, lr, #8
  4016b2:	4608      	mov	r0, r1
  4016b4:	3c10      	subs	r4, #16
  4016b6:	2c10      	cmp	r4, #16
  4016b8:	dd13      	ble.n	4016e2 <_vfiprintf_r+0x38e>
  4016ba:	1c41      	adds	r1, r0, #1
  4016bc:	3210      	adds	r2, #16
  4016be:	2907      	cmp	r1, #7
  4016c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4016c2:	f8ce 5000 	str.w	r5, [lr]
  4016c6:	f8ce 3004 	str.w	r3, [lr, #4]
  4016ca:	910e      	str	r1, [sp, #56]	; 0x38
  4016cc:	dded      	ble.n	4016aa <_vfiprintf_r+0x356>
  4016ce:	2a00      	cmp	r2, #0
  4016d0:	f040 8315 	bne.w	401cfe <_vfiprintf_r+0x9aa>
  4016d4:	3c10      	subs	r4, #16
  4016d6:	2c10      	cmp	r4, #16
  4016d8:	f04f 0c01 	mov.w	ip, #1
  4016dc:	4610      	mov	r0, r2
  4016de:	46de      	mov	lr, fp
  4016e0:	dceb      	bgt.n	4016ba <_vfiprintf_r+0x366>
  4016e2:	46a9      	mov	r9, r5
  4016e4:	4645      	mov	r5, r8
  4016e6:	46d0      	mov	r8, sl
  4016e8:	46f2      	mov	sl, lr
  4016ea:	4422      	add	r2, r4
  4016ec:	f1bc 0f07 	cmp.w	ip, #7
  4016f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4016f2:	f8ca 9000 	str.w	r9, [sl]
  4016f6:	f8ca 4004 	str.w	r4, [sl, #4]
  4016fa:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  4016fe:	f300 83d2 	bgt.w	401ea6 <_vfiprintf_r+0xb52>
  401702:	9b01      	ldr	r3, [sp, #4]
  401704:	9903      	ldr	r1, [sp, #12]
  401706:	1a5c      	subs	r4, r3, r1
  401708:	2c00      	cmp	r4, #0
  40170a:	f10a 0a08 	add.w	sl, sl, #8
  40170e:	f10c 0e01 	add.w	lr, ip, #1
  401712:	4660      	mov	r0, ip
  401714:	f300 826d 	bgt.w	401bf2 <_vfiprintf_r+0x89e>
  401718:	9903      	ldr	r1, [sp, #12]
  40171a:	f8ca 7000 	str.w	r7, [sl]
  40171e:	440a      	add	r2, r1
  401720:	f1be 0f07 	cmp.w	lr, #7
  401724:	920f      	str	r2, [sp, #60]	; 0x3c
  401726:	f8ca 1004 	str.w	r1, [sl, #4]
  40172a:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40172e:	f340 82ce 	ble.w	401cce <_vfiprintf_r+0x97a>
  401732:	2a00      	cmp	r2, #0
  401734:	f040 833a 	bne.w	401dac <_vfiprintf_r+0xa58>
  401738:	0770      	lsls	r0, r6, #29
  40173a:	920e      	str	r2, [sp, #56]	; 0x38
  40173c:	d538      	bpl.n	4017b0 <_vfiprintf_r+0x45c>
  40173e:	9b06      	ldr	r3, [sp, #24]
  401740:	1b5c      	subs	r4, r3, r5
  401742:	2c00      	cmp	r4, #0
  401744:	dd34      	ble.n	4017b0 <_vfiprintf_r+0x45c>
  401746:	46da      	mov	sl, fp
  401748:	2c10      	cmp	r4, #16
  40174a:	f340 84ab 	ble.w	4020a4 <_vfiprintf_r+0xd50>
  40174e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 401854 <_vfiprintf_r+0x500>
  401752:	990e      	ldr	r1, [sp, #56]	; 0x38
  401754:	464f      	mov	r7, r9
  401756:	2610      	movs	r6, #16
  401758:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40175c:	e006      	b.n	40176c <_vfiprintf_r+0x418>
  40175e:	1c88      	adds	r0, r1, #2
  401760:	f10a 0a08 	add.w	sl, sl, #8
  401764:	4619      	mov	r1, r3
  401766:	3c10      	subs	r4, #16
  401768:	2c10      	cmp	r4, #16
  40176a:	dd13      	ble.n	401794 <_vfiprintf_r+0x440>
  40176c:	1c4b      	adds	r3, r1, #1
  40176e:	3210      	adds	r2, #16
  401770:	2b07      	cmp	r3, #7
  401772:	920f      	str	r2, [sp, #60]	; 0x3c
  401774:	f8ca 7000 	str.w	r7, [sl]
  401778:	f8ca 6004 	str.w	r6, [sl, #4]
  40177c:	930e      	str	r3, [sp, #56]	; 0x38
  40177e:	ddee      	ble.n	40175e <_vfiprintf_r+0x40a>
  401780:	2a00      	cmp	r2, #0
  401782:	f040 828e 	bne.w	401ca2 <_vfiprintf_r+0x94e>
  401786:	3c10      	subs	r4, #16
  401788:	2c10      	cmp	r4, #16
  40178a:	f04f 0001 	mov.w	r0, #1
  40178e:	4611      	mov	r1, r2
  401790:	46da      	mov	sl, fp
  401792:	dceb      	bgt.n	40176c <_vfiprintf_r+0x418>
  401794:	46b9      	mov	r9, r7
  401796:	4422      	add	r2, r4
  401798:	2807      	cmp	r0, #7
  40179a:	920f      	str	r2, [sp, #60]	; 0x3c
  40179c:	f8ca 9000 	str.w	r9, [sl]
  4017a0:	f8ca 4004 	str.w	r4, [sl, #4]
  4017a4:	900e      	str	r0, [sp, #56]	; 0x38
  4017a6:	f340 829b 	ble.w	401ce0 <_vfiprintf_r+0x98c>
  4017aa:	2a00      	cmp	r2, #0
  4017ac:	f040 8425 	bne.w	401ffa <_vfiprintf_r+0xca6>
  4017b0:	9b02      	ldr	r3, [sp, #8]
  4017b2:	9a06      	ldr	r2, [sp, #24]
  4017b4:	42aa      	cmp	r2, r5
  4017b6:	bfac      	ite	ge
  4017b8:	189b      	addge	r3, r3, r2
  4017ba:	195b      	addlt	r3, r3, r5
  4017bc:	9302      	str	r3, [sp, #8]
  4017be:	e299      	b.n	401cf4 <_vfiprintf_r+0x9a0>
  4017c0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  4017c4:	f898 3000 	ldrb.w	r3, [r8]
  4017c8:	e62b      	b.n	401422 <_vfiprintf_r+0xce>
  4017ca:	9406      	str	r4, [sp, #24]
  4017cc:	2900      	cmp	r1, #0
  4017ce:	f040 84af 	bne.w	402130 <_vfiprintf_r+0xddc>
  4017d2:	f046 0610 	orr.w	r6, r6, #16
  4017d6:	06b3      	lsls	r3, r6, #26
  4017d8:	f140 8312 	bpl.w	401e00 <_vfiprintf_r+0xaac>
  4017dc:	9904      	ldr	r1, [sp, #16]
  4017de:	3107      	adds	r1, #7
  4017e0:	f021 0107 	bic.w	r1, r1, #7
  4017e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4017e8:	3108      	adds	r1, #8
  4017ea:	9104      	str	r1, [sp, #16]
  4017ec:	4614      	mov	r4, r2
  4017ee:	461d      	mov	r5, r3
  4017f0:	2a00      	cmp	r2, #0
  4017f2:	f173 0300 	sbcs.w	r3, r3, #0
  4017f6:	f2c0 8386 	blt.w	401f06 <_vfiprintf_r+0xbb2>
  4017fa:	9b01      	ldr	r3, [sp, #4]
  4017fc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  401800:	2b00      	cmp	r3, #0
  401802:	f2c0 831a 	blt.w	401e3a <_vfiprintf_r+0xae6>
  401806:	ea54 0305 	orrs.w	r3, r4, r5
  40180a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40180e:	f000 80ed 	beq.w	4019ec <_vfiprintf_r+0x698>
  401812:	2d00      	cmp	r5, #0
  401814:	bf08      	it	eq
  401816:	2c0a      	cmpeq	r4, #10
  401818:	f0c0 80ed 	bcc.w	4019f6 <_vfiprintf_r+0x6a2>
  40181c:	465f      	mov	r7, fp
  40181e:	4620      	mov	r0, r4
  401820:	4629      	mov	r1, r5
  401822:	220a      	movs	r2, #10
  401824:	2300      	movs	r3, #0
  401826:	f002 fa47 	bl	403cb8 <__aeabi_uldivmod>
  40182a:	3230      	adds	r2, #48	; 0x30
  40182c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  401830:	4620      	mov	r0, r4
  401832:	4629      	mov	r1, r5
  401834:	2300      	movs	r3, #0
  401836:	220a      	movs	r2, #10
  401838:	f002 fa3e 	bl	403cb8 <__aeabi_uldivmod>
  40183c:	4604      	mov	r4, r0
  40183e:	460d      	mov	r5, r1
  401840:	ea54 0305 	orrs.w	r3, r4, r5
  401844:	d1eb      	bne.n	40181e <_vfiprintf_r+0x4ca>
  401846:	ebc7 030b 	rsb	r3, r7, fp
  40184a:	9303      	str	r3, [sp, #12]
  40184c:	e6a2      	b.n	401594 <_vfiprintf_r+0x240>
  40184e:	bf00      	nop
  401850:	0040404c 	.word	0x0040404c
  401854:	00404068 	.word	0x00404068
  401858:	00404028 	.word	0x00404028
  40185c:	9406      	str	r4, [sp, #24]
  40185e:	2900      	cmp	r1, #0
  401860:	f040 8462 	bne.w	402128 <_vfiprintf_r+0xdd4>
  401864:	f046 0610 	orr.w	r6, r6, #16
  401868:	f016 0320 	ands.w	r3, r6, #32
  40186c:	f000 82ae 	beq.w	401dcc <_vfiprintf_r+0xa78>
  401870:	9b04      	ldr	r3, [sp, #16]
  401872:	3307      	adds	r3, #7
  401874:	f023 0307 	bic.w	r3, r3, #7
  401878:	f04f 0200 	mov.w	r2, #0
  40187c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401880:	e9d3 4500 	ldrd	r4, r5, [r3]
  401884:	f103 0208 	add.w	r2, r3, #8
  401888:	9b01      	ldr	r3, [sp, #4]
  40188a:	9204      	str	r2, [sp, #16]
  40188c:	2b00      	cmp	r3, #0
  40188e:	f2c0 8174 	blt.w	401b7a <_vfiprintf_r+0x826>
  401892:	ea54 0305 	orrs.w	r3, r4, r5
  401896:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40189a:	f040 816e 	bne.w	401b7a <_vfiprintf_r+0x826>
  40189e:	9b01      	ldr	r3, [sp, #4]
  4018a0:	2b00      	cmp	r3, #0
  4018a2:	f000 8430 	beq.w	402106 <_vfiprintf_r+0xdb2>
  4018a6:	f04f 0900 	mov.w	r9, #0
  4018aa:	2400      	movs	r4, #0
  4018ac:	2500      	movs	r5, #0
  4018ae:	465f      	mov	r7, fp
  4018b0:	08e2      	lsrs	r2, r4, #3
  4018b2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4018b6:	08e9      	lsrs	r1, r5, #3
  4018b8:	f004 0307 	and.w	r3, r4, #7
  4018bc:	460d      	mov	r5, r1
  4018be:	4614      	mov	r4, r2
  4018c0:	3330      	adds	r3, #48	; 0x30
  4018c2:	ea54 0205 	orrs.w	r2, r4, r5
  4018c6:	f807 3d01 	strb.w	r3, [r7, #-1]!
  4018ca:	d1f1      	bne.n	4018b0 <_vfiprintf_r+0x55c>
  4018cc:	07f4      	lsls	r4, r6, #31
  4018ce:	d5ba      	bpl.n	401846 <_vfiprintf_r+0x4f2>
  4018d0:	2b30      	cmp	r3, #48	; 0x30
  4018d2:	d0b8      	beq.n	401846 <_vfiprintf_r+0x4f2>
  4018d4:	2230      	movs	r2, #48	; 0x30
  4018d6:	1e7b      	subs	r3, r7, #1
  4018d8:	f807 2c01 	strb.w	r2, [r7, #-1]
  4018dc:	ebc3 020b 	rsb	r2, r3, fp
  4018e0:	9203      	str	r2, [sp, #12]
  4018e2:	461f      	mov	r7, r3
  4018e4:	e656      	b.n	401594 <_vfiprintf_r+0x240>
  4018e6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4018ea:	2400      	movs	r4, #0
  4018ec:	f818 3b01 	ldrb.w	r3, [r8], #1
  4018f0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4018f4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  4018f8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4018fc:	2a09      	cmp	r2, #9
  4018fe:	d9f5      	bls.n	4018ec <_vfiprintf_r+0x598>
  401900:	e591      	b.n	401426 <_vfiprintf_r+0xd2>
  401902:	f898 3000 	ldrb.w	r3, [r8]
  401906:	2101      	movs	r1, #1
  401908:	202b      	movs	r0, #43	; 0x2b
  40190a:	e58a      	b.n	401422 <_vfiprintf_r+0xce>
  40190c:	f898 3000 	ldrb.w	r3, [r8]
  401910:	2b2a      	cmp	r3, #42	; 0x2a
  401912:	f108 0501 	add.w	r5, r8, #1
  401916:	f000 83dd 	beq.w	4020d4 <_vfiprintf_r+0xd80>
  40191a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40191e:	2a09      	cmp	r2, #9
  401920:	46a8      	mov	r8, r5
  401922:	bf98      	it	ls
  401924:	2500      	movls	r5, #0
  401926:	f200 83ce 	bhi.w	4020c6 <_vfiprintf_r+0xd72>
  40192a:	f818 3b01 	ldrb.w	r3, [r8], #1
  40192e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401932:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401936:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40193a:	2a09      	cmp	r2, #9
  40193c:	d9f5      	bls.n	40192a <_vfiprintf_r+0x5d6>
  40193e:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  401942:	9201      	str	r2, [sp, #4]
  401944:	e56f      	b.n	401426 <_vfiprintf_r+0xd2>
  401946:	9a04      	ldr	r2, [sp, #16]
  401948:	6814      	ldr	r4, [r2, #0]
  40194a:	4613      	mov	r3, r2
  40194c:	2c00      	cmp	r4, #0
  40194e:	f103 0304 	add.w	r3, r3, #4
  401952:	f6ff aded 	blt.w	401530 <_vfiprintf_r+0x1dc>
  401956:	9304      	str	r3, [sp, #16]
  401958:	f898 3000 	ldrb.w	r3, [r8]
  40195c:	e561      	b.n	401422 <_vfiprintf_r+0xce>
  40195e:	9406      	str	r4, [sp, #24]
  401960:	2900      	cmp	r1, #0
  401962:	d081      	beq.n	401868 <_vfiprintf_r+0x514>
  401964:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401968:	e77e      	b.n	401868 <_vfiprintf_r+0x514>
  40196a:	9a04      	ldr	r2, [sp, #16]
  40196c:	9406      	str	r4, [sp, #24]
  40196e:	6817      	ldr	r7, [r2, #0]
  401970:	f04f 0300 	mov.w	r3, #0
  401974:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401978:	1d14      	adds	r4, r2, #4
  40197a:	9b01      	ldr	r3, [sp, #4]
  40197c:	2f00      	cmp	r7, #0
  40197e:	f000 8386 	beq.w	40208e <_vfiprintf_r+0xd3a>
  401982:	2b00      	cmp	r3, #0
  401984:	f2c0 835f 	blt.w	402046 <_vfiprintf_r+0xcf2>
  401988:	461a      	mov	r2, r3
  40198a:	2100      	movs	r1, #0
  40198c:	4638      	mov	r0, r7
  40198e:	f001 fc5f 	bl	403250 <memchr>
  401992:	2800      	cmp	r0, #0
  401994:	f000 838f 	beq.w	4020b6 <_vfiprintf_r+0xd62>
  401998:	1bc3      	subs	r3, r0, r7
  40199a:	9303      	str	r3, [sp, #12]
  40199c:	2300      	movs	r3, #0
  40199e:	9404      	str	r4, [sp, #16]
  4019a0:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4019a4:	9301      	str	r3, [sp, #4]
  4019a6:	e5f5      	b.n	401594 <_vfiprintf_r+0x240>
  4019a8:	9406      	str	r4, [sp, #24]
  4019aa:	2900      	cmp	r1, #0
  4019ac:	f040 83b9 	bne.w	402122 <_vfiprintf_r+0xdce>
  4019b0:	f016 0920 	ands.w	r9, r6, #32
  4019b4:	d135      	bne.n	401a22 <_vfiprintf_r+0x6ce>
  4019b6:	f016 0310 	ands.w	r3, r6, #16
  4019ba:	d103      	bne.n	4019c4 <_vfiprintf_r+0x670>
  4019bc:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4019c0:	f040 832a 	bne.w	402018 <_vfiprintf_r+0xcc4>
  4019c4:	9a04      	ldr	r2, [sp, #16]
  4019c6:	4613      	mov	r3, r2
  4019c8:	6814      	ldr	r4, [r2, #0]
  4019ca:	9a01      	ldr	r2, [sp, #4]
  4019cc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4019d0:	2a00      	cmp	r2, #0
  4019d2:	f103 0304 	add.w	r3, r3, #4
  4019d6:	f04f 0500 	mov.w	r5, #0
  4019da:	f2c0 8332 	blt.w	402042 <_vfiprintf_r+0xcee>
  4019de:	ea54 0205 	orrs.w	r2, r4, r5
  4019e2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4019e6:	9304      	str	r3, [sp, #16]
  4019e8:	f47f af13 	bne.w	401812 <_vfiprintf_r+0x4be>
  4019ec:	9b01      	ldr	r3, [sp, #4]
  4019ee:	2b00      	cmp	r3, #0
  4019f0:	f43f adcc 	beq.w	40158c <_vfiprintf_r+0x238>
  4019f4:	2400      	movs	r4, #0
  4019f6:	af2a      	add	r7, sp, #168	; 0xa8
  4019f8:	3430      	adds	r4, #48	; 0x30
  4019fa:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4019fe:	ebc7 030b 	rsb	r3, r7, fp
  401a02:	9303      	str	r3, [sp, #12]
  401a04:	e5c6      	b.n	401594 <_vfiprintf_r+0x240>
  401a06:	f046 0620 	orr.w	r6, r6, #32
  401a0a:	f898 3000 	ldrb.w	r3, [r8]
  401a0e:	e508      	b.n	401422 <_vfiprintf_r+0xce>
  401a10:	9406      	str	r4, [sp, #24]
  401a12:	2900      	cmp	r1, #0
  401a14:	f040 836e 	bne.w	4020f4 <_vfiprintf_r+0xda0>
  401a18:	f046 0610 	orr.w	r6, r6, #16
  401a1c:	f016 0920 	ands.w	r9, r6, #32
  401a20:	d0c9      	beq.n	4019b6 <_vfiprintf_r+0x662>
  401a22:	9b04      	ldr	r3, [sp, #16]
  401a24:	3307      	adds	r3, #7
  401a26:	f023 0307 	bic.w	r3, r3, #7
  401a2a:	f04f 0200 	mov.w	r2, #0
  401a2e:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401a32:	e9d3 4500 	ldrd	r4, r5, [r3]
  401a36:	f103 0208 	add.w	r2, r3, #8
  401a3a:	9b01      	ldr	r3, [sp, #4]
  401a3c:	9204      	str	r2, [sp, #16]
  401a3e:	2b00      	cmp	r3, #0
  401a40:	f2c0 81f9 	blt.w	401e36 <_vfiprintf_r+0xae2>
  401a44:	ea54 0305 	orrs.w	r3, r4, r5
  401a48:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401a4c:	f04f 0900 	mov.w	r9, #0
  401a50:	f47f aedf 	bne.w	401812 <_vfiprintf_r+0x4be>
  401a54:	e7ca      	b.n	4019ec <_vfiprintf_r+0x698>
  401a56:	9406      	str	r4, [sp, #24]
  401a58:	2900      	cmp	r1, #0
  401a5a:	f040 8351 	bne.w	402100 <_vfiprintf_r+0xdac>
  401a5e:	06b2      	lsls	r2, r6, #26
  401a60:	48ae      	ldr	r0, [pc, #696]	; (401d1c <_vfiprintf_r+0x9c8>)
  401a62:	d541      	bpl.n	401ae8 <_vfiprintf_r+0x794>
  401a64:	9a04      	ldr	r2, [sp, #16]
  401a66:	3207      	adds	r2, #7
  401a68:	f022 0207 	bic.w	r2, r2, #7
  401a6c:	e9d2 4500 	ldrd	r4, r5, [r2]
  401a70:	f102 0108 	add.w	r1, r2, #8
  401a74:	9104      	str	r1, [sp, #16]
  401a76:	f016 0901 	ands.w	r9, r6, #1
  401a7a:	f000 8177 	beq.w	401d6c <_vfiprintf_r+0xa18>
  401a7e:	ea54 0205 	orrs.w	r2, r4, r5
  401a82:	f040 8226 	bne.w	401ed2 <_vfiprintf_r+0xb7e>
  401a86:	f04f 0300 	mov.w	r3, #0
  401a8a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401a8e:	9b01      	ldr	r3, [sp, #4]
  401a90:	2b00      	cmp	r3, #0
  401a92:	f2c0 8196 	blt.w	401dc2 <_vfiprintf_r+0xa6e>
  401a96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401a9a:	e572      	b.n	401582 <_vfiprintf_r+0x22e>
  401a9c:	9a04      	ldr	r2, [sp, #16]
  401a9e:	9406      	str	r4, [sp, #24]
  401aa0:	6813      	ldr	r3, [r2, #0]
  401aa2:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401aa6:	4613      	mov	r3, r2
  401aa8:	f04f 0100 	mov.w	r1, #0
  401aac:	2501      	movs	r5, #1
  401aae:	3304      	adds	r3, #4
  401ab0:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  401ab4:	9304      	str	r3, [sp, #16]
  401ab6:	9503      	str	r5, [sp, #12]
  401ab8:	af10      	add	r7, sp, #64	; 0x40
  401aba:	2300      	movs	r3, #0
  401abc:	9301      	str	r3, [sp, #4]
  401abe:	e573      	b.n	4015a8 <_vfiprintf_r+0x254>
  401ac0:	f898 3000 	ldrb.w	r3, [r8]
  401ac4:	2800      	cmp	r0, #0
  401ac6:	f47f acac 	bne.w	401422 <_vfiprintf_r+0xce>
  401aca:	2101      	movs	r1, #1
  401acc:	2020      	movs	r0, #32
  401ace:	e4a8      	b.n	401422 <_vfiprintf_r+0xce>
  401ad0:	f046 0601 	orr.w	r6, r6, #1
  401ad4:	f898 3000 	ldrb.w	r3, [r8]
  401ad8:	e4a3      	b.n	401422 <_vfiprintf_r+0xce>
  401ada:	9406      	str	r4, [sp, #24]
  401adc:	2900      	cmp	r1, #0
  401ade:	f040 830c 	bne.w	4020fa <_vfiprintf_r+0xda6>
  401ae2:	06b2      	lsls	r2, r6, #26
  401ae4:	488e      	ldr	r0, [pc, #568]	; (401d20 <_vfiprintf_r+0x9cc>)
  401ae6:	d4bd      	bmi.n	401a64 <_vfiprintf_r+0x710>
  401ae8:	9904      	ldr	r1, [sp, #16]
  401aea:	06f7      	lsls	r7, r6, #27
  401aec:	460a      	mov	r2, r1
  401aee:	f100 819d 	bmi.w	401e2c <_vfiprintf_r+0xad8>
  401af2:	0675      	lsls	r5, r6, #25
  401af4:	f140 819a 	bpl.w	401e2c <_vfiprintf_r+0xad8>
  401af8:	3204      	adds	r2, #4
  401afa:	880c      	ldrh	r4, [r1, #0]
  401afc:	9204      	str	r2, [sp, #16]
  401afe:	2500      	movs	r5, #0
  401b00:	e7b9      	b.n	401a76 <_vfiprintf_r+0x722>
  401b02:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  401b06:	f898 3000 	ldrb.w	r3, [r8]
  401b0a:	e48a      	b.n	401422 <_vfiprintf_r+0xce>
  401b0c:	f898 3000 	ldrb.w	r3, [r8]
  401b10:	2b6c      	cmp	r3, #108	; 0x6c
  401b12:	bf03      	ittte	eq
  401b14:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  401b18:	f046 0620 	orreq.w	r6, r6, #32
  401b1c:	f108 0801 	addeq.w	r8, r8, #1
  401b20:	f046 0610 	orrne.w	r6, r6, #16
  401b24:	e47d      	b.n	401422 <_vfiprintf_r+0xce>
  401b26:	2900      	cmp	r1, #0
  401b28:	f040 8309 	bne.w	40213e <_vfiprintf_r+0xdea>
  401b2c:	06b4      	lsls	r4, r6, #26
  401b2e:	f140 821c 	bpl.w	401f6a <_vfiprintf_r+0xc16>
  401b32:	9a04      	ldr	r2, [sp, #16]
  401b34:	9902      	ldr	r1, [sp, #8]
  401b36:	6813      	ldr	r3, [r2, #0]
  401b38:	17cd      	asrs	r5, r1, #31
  401b3a:	4608      	mov	r0, r1
  401b3c:	3204      	adds	r2, #4
  401b3e:	4629      	mov	r1, r5
  401b40:	9204      	str	r2, [sp, #16]
  401b42:	e9c3 0100 	strd	r0, r1, [r3]
  401b46:	e436      	b.n	4013b6 <_vfiprintf_r+0x62>
  401b48:	9406      	str	r4, [sp, #24]
  401b4a:	2900      	cmp	r1, #0
  401b4c:	f43f ae43 	beq.w	4017d6 <_vfiprintf_r+0x482>
  401b50:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  401b54:	e63f      	b.n	4017d6 <_vfiprintf_r+0x482>
  401b56:	9406      	str	r4, [sp, #24]
  401b58:	2900      	cmp	r1, #0
  401b5a:	f040 82ed 	bne.w	402138 <_vfiprintf_r+0xde4>
  401b5e:	2b00      	cmp	r3, #0
  401b60:	f000 808f 	beq.w	401c82 <_vfiprintf_r+0x92e>
  401b64:	2501      	movs	r5, #1
  401b66:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  401b6a:	f04f 0300 	mov.w	r3, #0
  401b6e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401b72:	9503      	str	r5, [sp, #12]
  401b74:	af10      	add	r7, sp, #64	; 0x40
  401b76:	e7a0      	b.n	401aba <_vfiprintf_r+0x766>
  401b78:	9304      	str	r3, [sp, #16]
  401b7a:	f04f 0900 	mov.w	r9, #0
  401b7e:	e696      	b.n	4018ae <_vfiprintf_r+0x55a>
  401b80:	aa0d      	add	r2, sp, #52	; 0x34
  401b82:	9900      	ldr	r1, [sp, #0]
  401b84:	9309      	str	r3, [sp, #36]	; 0x24
  401b86:	4648      	mov	r0, r9
  401b88:	f7ff fba8 	bl	4012dc <__sprint_r.part.0>
  401b8c:	2800      	cmp	r0, #0
  401b8e:	d17f      	bne.n	401c90 <_vfiprintf_r+0x93c>
  401b90:	980e      	ldr	r0, [sp, #56]	; 0x38
  401b92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b96:	f100 0e01 	add.w	lr, r0, #1
  401b9a:	46dc      	mov	ip, fp
  401b9c:	e529      	b.n	4015f2 <_vfiprintf_r+0x29e>
  401b9e:	980e      	ldr	r0, [sp, #56]	; 0x38
  401ba0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ba2:	f100 0e01 	add.w	lr, r0, #1
  401ba6:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401baa:	2b00      	cmp	r3, #0
  401bac:	f43f ad50 	beq.w	401650 <_vfiprintf_r+0x2fc>
  401bb0:	3201      	adds	r2, #1
  401bb2:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401bb6:	2301      	movs	r3, #1
  401bb8:	f1be 0f07 	cmp.w	lr, #7
  401bbc:	920f      	str	r2, [sp, #60]	; 0x3c
  401bbe:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401bc2:	e88a 000a 	stmia.w	sl, {r1, r3}
  401bc6:	f340 80bf 	ble.w	401d48 <_vfiprintf_r+0x9f4>
  401bca:	2a00      	cmp	r2, #0
  401bcc:	f040 814e 	bne.w	401e6c <_vfiprintf_r+0xb18>
  401bd0:	9907      	ldr	r1, [sp, #28]
  401bd2:	2900      	cmp	r1, #0
  401bd4:	f040 80be 	bne.w	401d54 <_vfiprintf_r+0xa00>
  401bd8:	469e      	mov	lr, r3
  401bda:	4610      	mov	r0, r2
  401bdc:	46da      	mov	sl, fp
  401bde:	9b08      	ldr	r3, [sp, #32]
  401be0:	2b80      	cmp	r3, #128	; 0x80
  401be2:	f43f ad50 	beq.w	401686 <_vfiprintf_r+0x332>
  401be6:	9b01      	ldr	r3, [sp, #4]
  401be8:	9903      	ldr	r1, [sp, #12]
  401bea:	1a5c      	subs	r4, r3, r1
  401bec:	2c00      	cmp	r4, #0
  401bee:	f77f ad93 	ble.w	401718 <_vfiprintf_r+0x3c4>
  401bf2:	2c10      	cmp	r4, #16
  401bf4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401d24 <_vfiprintf_r+0x9d0>
  401bf8:	dd25      	ble.n	401c46 <_vfiprintf_r+0x8f2>
  401bfa:	46d4      	mov	ip, sl
  401bfc:	2310      	movs	r3, #16
  401bfe:	46c2      	mov	sl, r8
  401c00:	46a8      	mov	r8, r5
  401c02:	464d      	mov	r5, r9
  401c04:	f8dd 9014 	ldr.w	r9, [sp, #20]
  401c08:	e007      	b.n	401c1a <_vfiprintf_r+0x8c6>
  401c0a:	f100 0e02 	add.w	lr, r0, #2
  401c0e:	f10c 0c08 	add.w	ip, ip, #8
  401c12:	4608      	mov	r0, r1
  401c14:	3c10      	subs	r4, #16
  401c16:	2c10      	cmp	r4, #16
  401c18:	dd11      	ble.n	401c3e <_vfiprintf_r+0x8ea>
  401c1a:	1c41      	adds	r1, r0, #1
  401c1c:	3210      	adds	r2, #16
  401c1e:	2907      	cmp	r1, #7
  401c20:	920f      	str	r2, [sp, #60]	; 0x3c
  401c22:	f8cc 5000 	str.w	r5, [ip]
  401c26:	f8cc 3004 	str.w	r3, [ip, #4]
  401c2a:	910e      	str	r1, [sp, #56]	; 0x38
  401c2c:	dded      	ble.n	401c0a <_vfiprintf_r+0x8b6>
  401c2e:	b9d2      	cbnz	r2, 401c66 <_vfiprintf_r+0x912>
  401c30:	3c10      	subs	r4, #16
  401c32:	2c10      	cmp	r4, #16
  401c34:	f04f 0e01 	mov.w	lr, #1
  401c38:	4610      	mov	r0, r2
  401c3a:	46dc      	mov	ip, fp
  401c3c:	dced      	bgt.n	401c1a <_vfiprintf_r+0x8c6>
  401c3e:	46a9      	mov	r9, r5
  401c40:	4645      	mov	r5, r8
  401c42:	46d0      	mov	r8, sl
  401c44:	46e2      	mov	sl, ip
  401c46:	4422      	add	r2, r4
  401c48:	f1be 0f07 	cmp.w	lr, #7
  401c4c:	920f      	str	r2, [sp, #60]	; 0x3c
  401c4e:	f8ca 9000 	str.w	r9, [sl]
  401c52:	f8ca 4004 	str.w	r4, [sl, #4]
  401c56:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  401c5a:	dc2e      	bgt.n	401cba <_vfiprintf_r+0x966>
  401c5c:	f10a 0a08 	add.w	sl, sl, #8
  401c60:	f10e 0e01 	add.w	lr, lr, #1
  401c64:	e558      	b.n	401718 <_vfiprintf_r+0x3c4>
  401c66:	aa0d      	add	r2, sp, #52	; 0x34
  401c68:	9900      	ldr	r1, [sp, #0]
  401c6a:	9301      	str	r3, [sp, #4]
  401c6c:	4648      	mov	r0, r9
  401c6e:	f7ff fb35 	bl	4012dc <__sprint_r.part.0>
  401c72:	b968      	cbnz	r0, 401c90 <_vfiprintf_r+0x93c>
  401c74:	980e      	ldr	r0, [sp, #56]	; 0x38
  401c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c78:	9b01      	ldr	r3, [sp, #4]
  401c7a:	f100 0e01 	add.w	lr, r0, #1
  401c7e:	46dc      	mov	ip, fp
  401c80:	e7c8      	b.n	401c14 <_vfiprintf_r+0x8c0>
  401c82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  401c84:	b123      	cbz	r3, 401c90 <_vfiprintf_r+0x93c>
  401c86:	9805      	ldr	r0, [sp, #20]
  401c88:	9900      	ldr	r1, [sp, #0]
  401c8a:	aa0d      	add	r2, sp, #52	; 0x34
  401c8c:	f7ff fb26 	bl	4012dc <__sprint_r.part.0>
  401c90:	9b00      	ldr	r3, [sp, #0]
  401c92:	899b      	ldrh	r3, [r3, #12]
  401c94:	065a      	lsls	r2, r3, #25
  401c96:	f100 818b 	bmi.w	401fb0 <_vfiprintf_r+0xc5c>
  401c9a:	9802      	ldr	r0, [sp, #8]
  401c9c:	b02b      	add	sp, #172	; 0xac
  401c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ca2:	aa0d      	add	r2, sp, #52	; 0x34
  401ca4:	9900      	ldr	r1, [sp, #0]
  401ca6:	4648      	mov	r0, r9
  401ca8:	f7ff fb18 	bl	4012dc <__sprint_r.part.0>
  401cac:	2800      	cmp	r0, #0
  401cae:	d1ef      	bne.n	401c90 <_vfiprintf_r+0x93c>
  401cb0:	990e      	ldr	r1, [sp, #56]	; 0x38
  401cb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cb4:	1c48      	adds	r0, r1, #1
  401cb6:	46da      	mov	sl, fp
  401cb8:	e555      	b.n	401766 <_vfiprintf_r+0x412>
  401cba:	2a00      	cmp	r2, #0
  401cbc:	f040 80fb 	bne.w	401eb6 <_vfiprintf_r+0xb62>
  401cc0:	9a03      	ldr	r2, [sp, #12]
  401cc2:	921b      	str	r2, [sp, #108]	; 0x6c
  401cc4:	2301      	movs	r3, #1
  401cc6:	920f      	str	r2, [sp, #60]	; 0x3c
  401cc8:	971a      	str	r7, [sp, #104]	; 0x68
  401cca:	930e      	str	r3, [sp, #56]	; 0x38
  401ccc:	46da      	mov	sl, fp
  401cce:	f10a 0a08 	add.w	sl, sl, #8
  401cd2:	0771      	lsls	r1, r6, #29
  401cd4:	d504      	bpl.n	401ce0 <_vfiprintf_r+0x98c>
  401cd6:	9b06      	ldr	r3, [sp, #24]
  401cd8:	1b5c      	subs	r4, r3, r5
  401cda:	2c00      	cmp	r4, #0
  401cdc:	f73f ad34 	bgt.w	401748 <_vfiprintf_r+0x3f4>
  401ce0:	9b02      	ldr	r3, [sp, #8]
  401ce2:	9906      	ldr	r1, [sp, #24]
  401ce4:	42a9      	cmp	r1, r5
  401ce6:	bfac      	ite	ge
  401ce8:	185b      	addge	r3, r3, r1
  401cea:	195b      	addlt	r3, r3, r5
  401cec:	9302      	str	r3, [sp, #8]
  401cee:	2a00      	cmp	r2, #0
  401cf0:	f040 80b3 	bne.w	401e5a <_vfiprintf_r+0xb06>
  401cf4:	2300      	movs	r3, #0
  401cf6:	930e      	str	r3, [sp, #56]	; 0x38
  401cf8:	46da      	mov	sl, fp
  401cfa:	f7ff bb5c 	b.w	4013b6 <_vfiprintf_r+0x62>
  401cfe:	aa0d      	add	r2, sp, #52	; 0x34
  401d00:	9900      	ldr	r1, [sp, #0]
  401d02:	9307      	str	r3, [sp, #28]
  401d04:	4648      	mov	r0, r9
  401d06:	f7ff fae9 	bl	4012dc <__sprint_r.part.0>
  401d0a:	2800      	cmp	r0, #0
  401d0c:	d1c0      	bne.n	401c90 <_vfiprintf_r+0x93c>
  401d0e:	980e      	ldr	r0, [sp, #56]	; 0x38
  401d10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d12:	9b07      	ldr	r3, [sp, #28]
  401d14:	f100 0c01 	add.w	ip, r0, #1
  401d18:	46de      	mov	lr, fp
  401d1a:	e4cb      	b.n	4016b4 <_vfiprintf_r+0x360>
  401d1c:	00404038 	.word	0x00404038
  401d20:	0040404c 	.word	0x0040404c
  401d24:	00404028 	.word	0x00404028
  401d28:	2a00      	cmp	r2, #0
  401d2a:	f040 8133 	bne.w	401f94 <_vfiprintf_r+0xc40>
  401d2e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  401d32:	2b00      	cmp	r3, #0
  401d34:	f000 80f5 	beq.w	401f22 <_vfiprintf_r+0xbce>
  401d38:	2301      	movs	r3, #1
  401d3a:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  401d3e:	461a      	mov	r2, r3
  401d40:	931b      	str	r3, [sp, #108]	; 0x6c
  401d42:	469e      	mov	lr, r3
  401d44:	911a      	str	r1, [sp, #104]	; 0x68
  401d46:	46da      	mov	sl, fp
  401d48:	4670      	mov	r0, lr
  401d4a:	f10a 0a08 	add.w	sl, sl, #8
  401d4e:	f10e 0e01 	add.w	lr, lr, #1
  401d52:	e47d      	b.n	401650 <_vfiprintf_r+0x2fc>
  401d54:	a90c      	add	r1, sp, #48	; 0x30
  401d56:	2202      	movs	r2, #2
  401d58:	469e      	mov	lr, r3
  401d5a:	911a      	str	r1, [sp, #104]	; 0x68
  401d5c:	921b      	str	r2, [sp, #108]	; 0x6c
  401d5e:	46da      	mov	sl, fp
  401d60:	4670      	mov	r0, lr
  401d62:	f10a 0a08 	add.w	sl, sl, #8
  401d66:	f10e 0e01 	add.w	lr, lr, #1
  401d6a:	e738      	b.n	401bde <_vfiprintf_r+0x88a>
  401d6c:	9b01      	ldr	r3, [sp, #4]
  401d6e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401d72:	2b00      	cmp	r3, #0
  401d74:	f2c0 812a 	blt.w	401fcc <_vfiprintf_r+0xc78>
  401d78:	ea54 0305 	orrs.w	r3, r4, r5
  401d7c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401d80:	f43f abff 	beq.w	401582 <_vfiprintf_r+0x22e>
  401d84:	465f      	mov	r7, fp
  401d86:	0923      	lsrs	r3, r4, #4
  401d88:	f004 010f 	and.w	r1, r4, #15
  401d8c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401d90:	092a      	lsrs	r2, r5, #4
  401d92:	461c      	mov	r4, r3
  401d94:	4615      	mov	r5, r2
  401d96:	5c43      	ldrb	r3, [r0, r1]
  401d98:	f807 3d01 	strb.w	r3, [r7, #-1]!
  401d9c:	ea54 0305 	orrs.w	r3, r4, r5
  401da0:	d1f1      	bne.n	401d86 <_vfiprintf_r+0xa32>
  401da2:	ebc7 030b 	rsb	r3, r7, fp
  401da6:	9303      	str	r3, [sp, #12]
  401da8:	f7ff bbf4 	b.w	401594 <_vfiprintf_r+0x240>
  401dac:	aa0d      	add	r2, sp, #52	; 0x34
  401dae:	9900      	ldr	r1, [sp, #0]
  401db0:	9805      	ldr	r0, [sp, #20]
  401db2:	f7ff fa93 	bl	4012dc <__sprint_r.part.0>
  401db6:	2800      	cmp	r0, #0
  401db8:	f47f af6a 	bne.w	401c90 <_vfiprintf_r+0x93c>
  401dbc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401dbe:	46da      	mov	sl, fp
  401dc0:	e787      	b.n	401cd2 <_vfiprintf_r+0x97e>
  401dc2:	f04f 0900 	mov.w	r9, #0
  401dc6:	2400      	movs	r4, #0
  401dc8:	2500      	movs	r5, #0
  401dca:	e7db      	b.n	401d84 <_vfiprintf_r+0xa30>
  401dcc:	f016 0210 	ands.w	r2, r6, #16
  401dd0:	f000 80b2 	beq.w	401f38 <_vfiprintf_r+0xbe4>
  401dd4:	9904      	ldr	r1, [sp, #16]
  401dd6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401dda:	460a      	mov	r2, r1
  401ddc:	680c      	ldr	r4, [r1, #0]
  401dde:	9901      	ldr	r1, [sp, #4]
  401de0:	2900      	cmp	r1, #0
  401de2:	f102 0204 	add.w	r2, r2, #4
  401de6:	f04f 0500 	mov.w	r5, #0
  401dea:	f2c0 8159 	blt.w	4020a0 <_vfiprintf_r+0xd4c>
  401dee:	ea54 0105 	orrs.w	r1, r4, r5
  401df2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401df6:	9204      	str	r2, [sp, #16]
  401df8:	f43f ad51 	beq.w	40189e <_vfiprintf_r+0x54a>
  401dfc:	4699      	mov	r9, r3
  401dfe:	e556      	b.n	4018ae <_vfiprintf_r+0x55a>
  401e00:	06f7      	lsls	r7, r6, #27
  401e02:	d40a      	bmi.n	401e1a <_vfiprintf_r+0xac6>
  401e04:	0675      	lsls	r5, r6, #25
  401e06:	d508      	bpl.n	401e1a <_vfiprintf_r+0xac6>
  401e08:	9904      	ldr	r1, [sp, #16]
  401e0a:	f9b1 4000 	ldrsh.w	r4, [r1]
  401e0e:	3104      	adds	r1, #4
  401e10:	17e5      	asrs	r5, r4, #31
  401e12:	4622      	mov	r2, r4
  401e14:	462b      	mov	r3, r5
  401e16:	9104      	str	r1, [sp, #16]
  401e18:	e4ea      	b.n	4017f0 <_vfiprintf_r+0x49c>
  401e1a:	9a04      	ldr	r2, [sp, #16]
  401e1c:	6814      	ldr	r4, [r2, #0]
  401e1e:	4613      	mov	r3, r2
  401e20:	3304      	adds	r3, #4
  401e22:	17e5      	asrs	r5, r4, #31
  401e24:	9304      	str	r3, [sp, #16]
  401e26:	4622      	mov	r2, r4
  401e28:	462b      	mov	r3, r5
  401e2a:	e4e1      	b.n	4017f0 <_vfiprintf_r+0x49c>
  401e2c:	6814      	ldr	r4, [r2, #0]
  401e2e:	3204      	adds	r2, #4
  401e30:	9204      	str	r2, [sp, #16]
  401e32:	2500      	movs	r5, #0
  401e34:	e61f      	b.n	401a76 <_vfiprintf_r+0x722>
  401e36:	f04f 0900 	mov.w	r9, #0
  401e3a:	ea54 0305 	orrs.w	r3, r4, r5
  401e3e:	f47f ace8 	bne.w	401812 <_vfiprintf_r+0x4be>
  401e42:	e5d8      	b.n	4019f6 <_vfiprintf_r+0x6a2>
  401e44:	aa0d      	add	r2, sp, #52	; 0x34
  401e46:	9900      	ldr	r1, [sp, #0]
  401e48:	9805      	ldr	r0, [sp, #20]
  401e4a:	f7ff fa47 	bl	4012dc <__sprint_r.part.0>
  401e4e:	2800      	cmp	r0, #0
  401e50:	f47f af1e 	bne.w	401c90 <_vfiprintf_r+0x93c>
  401e54:	46da      	mov	sl, fp
  401e56:	f7ff bb48 	b.w	4014ea <_vfiprintf_r+0x196>
  401e5a:	aa0d      	add	r2, sp, #52	; 0x34
  401e5c:	9900      	ldr	r1, [sp, #0]
  401e5e:	9805      	ldr	r0, [sp, #20]
  401e60:	f7ff fa3c 	bl	4012dc <__sprint_r.part.0>
  401e64:	2800      	cmp	r0, #0
  401e66:	f43f af45 	beq.w	401cf4 <_vfiprintf_r+0x9a0>
  401e6a:	e711      	b.n	401c90 <_vfiprintf_r+0x93c>
  401e6c:	aa0d      	add	r2, sp, #52	; 0x34
  401e6e:	9900      	ldr	r1, [sp, #0]
  401e70:	9805      	ldr	r0, [sp, #20]
  401e72:	f7ff fa33 	bl	4012dc <__sprint_r.part.0>
  401e76:	2800      	cmp	r0, #0
  401e78:	f47f af0a 	bne.w	401c90 <_vfiprintf_r+0x93c>
  401e7c:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e80:	f100 0e01 	add.w	lr, r0, #1
  401e84:	46da      	mov	sl, fp
  401e86:	f7ff bbe3 	b.w	401650 <_vfiprintf_r+0x2fc>
  401e8a:	aa0d      	add	r2, sp, #52	; 0x34
  401e8c:	9900      	ldr	r1, [sp, #0]
  401e8e:	9805      	ldr	r0, [sp, #20]
  401e90:	f7ff fa24 	bl	4012dc <__sprint_r.part.0>
  401e94:	2800      	cmp	r0, #0
  401e96:	f47f aefb 	bne.w	401c90 <_vfiprintf_r+0x93c>
  401e9a:	980e      	ldr	r0, [sp, #56]	; 0x38
  401e9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401e9e:	f100 0e01 	add.w	lr, r0, #1
  401ea2:	46da      	mov	sl, fp
  401ea4:	e69b      	b.n	401bde <_vfiprintf_r+0x88a>
  401ea6:	2a00      	cmp	r2, #0
  401ea8:	f040 80d8 	bne.w	40205c <_vfiprintf_r+0xd08>
  401eac:	f04f 0e01 	mov.w	lr, #1
  401eb0:	4610      	mov	r0, r2
  401eb2:	46da      	mov	sl, fp
  401eb4:	e697      	b.n	401be6 <_vfiprintf_r+0x892>
  401eb6:	aa0d      	add	r2, sp, #52	; 0x34
  401eb8:	9900      	ldr	r1, [sp, #0]
  401eba:	9805      	ldr	r0, [sp, #20]
  401ebc:	f7ff fa0e 	bl	4012dc <__sprint_r.part.0>
  401ec0:	2800      	cmp	r0, #0
  401ec2:	f47f aee5 	bne.w	401c90 <_vfiprintf_r+0x93c>
  401ec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401ec8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401eca:	f103 0e01 	add.w	lr, r3, #1
  401ece:	46da      	mov	sl, fp
  401ed0:	e422      	b.n	401718 <_vfiprintf_r+0x3c4>
  401ed2:	2230      	movs	r2, #48	; 0x30
  401ed4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  401ed8:	9a01      	ldr	r2, [sp, #4]
  401eda:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  401ede:	2a00      	cmp	r2, #0
  401ee0:	f04f 0300 	mov.w	r3, #0
  401ee4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  401ee8:	f046 0302 	orr.w	r3, r6, #2
  401eec:	f2c0 80cb 	blt.w	402086 <_vfiprintf_r+0xd32>
  401ef0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401ef4:	f046 0602 	orr.w	r6, r6, #2
  401ef8:	f04f 0900 	mov.w	r9, #0
  401efc:	e742      	b.n	401d84 <_vfiprintf_r+0xa30>
  401efe:	f04f 0900 	mov.w	r9, #0
  401f02:	4890      	ldr	r0, [pc, #576]	; (402144 <_vfiprintf_r+0xdf0>)
  401f04:	e73e      	b.n	401d84 <_vfiprintf_r+0xa30>
  401f06:	9b01      	ldr	r3, [sp, #4]
  401f08:	4264      	negs	r4, r4
  401f0a:	f04f 092d 	mov.w	r9, #45	; 0x2d
  401f0e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401f12:	2b00      	cmp	r3, #0
  401f14:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401f18:	f6ff ac7b 	blt.w	401812 <_vfiprintf_r+0x4be>
  401f1c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401f20:	e477      	b.n	401812 <_vfiprintf_r+0x4be>
  401f22:	9b07      	ldr	r3, [sp, #28]
  401f24:	2b00      	cmp	r3, #0
  401f26:	d072      	beq.n	40200e <_vfiprintf_r+0xcba>
  401f28:	ab0c      	add	r3, sp, #48	; 0x30
  401f2a:	2202      	movs	r2, #2
  401f2c:	931a      	str	r3, [sp, #104]	; 0x68
  401f2e:	921b      	str	r2, [sp, #108]	; 0x6c
  401f30:	f04f 0e01 	mov.w	lr, #1
  401f34:	46da      	mov	sl, fp
  401f36:	e713      	b.n	401d60 <_vfiprintf_r+0xa0c>
  401f38:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  401f3c:	d048      	beq.n	401fd0 <_vfiprintf_r+0xc7c>
  401f3e:	9904      	ldr	r1, [sp, #16]
  401f40:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  401f44:	460b      	mov	r3, r1
  401f46:	880c      	ldrh	r4, [r1, #0]
  401f48:	9901      	ldr	r1, [sp, #4]
  401f4a:	2900      	cmp	r1, #0
  401f4c:	f103 0304 	add.w	r3, r3, #4
  401f50:	f04f 0500 	mov.w	r5, #0
  401f54:	f6ff ae10 	blt.w	401b78 <_vfiprintf_r+0x824>
  401f58:	ea54 0105 	orrs.w	r1, r4, r5
  401f5c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401f60:	9304      	str	r3, [sp, #16]
  401f62:	f43f ac9c 	beq.w	40189e <_vfiprintf_r+0x54a>
  401f66:	4691      	mov	r9, r2
  401f68:	e4a1      	b.n	4018ae <_vfiprintf_r+0x55a>
  401f6a:	06f0      	lsls	r0, r6, #27
  401f6c:	d40a      	bmi.n	401f84 <_vfiprintf_r+0xc30>
  401f6e:	0671      	lsls	r1, r6, #25
  401f70:	d508      	bpl.n	401f84 <_vfiprintf_r+0xc30>
  401f72:	9a04      	ldr	r2, [sp, #16]
  401f74:	6813      	ldr	r3, [r2, #0]
  401f76:	3204      	adds	r2, #4
  401f78:	9204      	str	r2, [sp, #16]
  401f7a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  401f7e:	801a      	strh	r2, [r3, #0]
  401f80:	f7ff ba19 	b.w	4013b6 <_vfiprintf_r+0x62>
  401f84:	9a04      	ldr	r2, [sp, #16]
  401f86:	6813      	ldr	r3, [r2, #0]
  401f88:	3204      	adds	r2, #4
  401f8a:	9204      	str	r2, [sp, #16]
  401f8c:	9a02      	ldr	r2, [sp, #8]
  401f8e:	601a      	str	r2, [r3, #0]
  401f90:	f7ff ba11 	b.w	4013b6 <_vfiprintf_r+0x62>
  401f94:	aa0d      	add	r2, sp, #52	; 0x34
  401f96:	9900      	ldr	r1, [sp, #0]
  401f98:	9805      	ldr	r0, [sp, #20]
  401f9a:	f7ff f99f 	bl	4012dc <__sprint_r.part.0>
  401f9e:	2800      	cmp	r0, #0
  401fa0:	f47f ae76 	bne.w	401c90 <_vfiprintf_r+0x93c>
  401fa4:	980e      	ldr	r0, [sp, #56]	; 0x38
  401fa6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fa8:	f100 0e01 	add.w	lr, r0, #1
  401fac:	46da      	mov	sl, fp
  401fae:	e5fa      	b.n	401ba6 <_vfiprintf_r+0x852>
  401fb0:	f04f 30ff 	mov.w	r0, #4294967295
  401fb4:	f7ff bab6 	b.w	401524 <_vfiprintf_r+0x1d0>
  401fb8:	4862      	ldr	r0, [pc, #392]	; (402144 <_vfiprintf_r+0xdf0>)
  401fba:	4616      	mov	r6, r2
  401fbc:	ea54 0205 	orrs.w	r2, r4, r5
  401fc0:	9304      	str	r3, [sp, #16]
  401fc2:	f04f 0900 	mov.w	r9, #0
  401fc6:	f47f aedd 	bne.w	401d84 <_vfiprintf_r+0xa30>
  401fca:	e6fc      	b.n	401dc6 <_vfiprintf_r+0xa72>
  401fcc:	9b04      	ldr	r3, [sp, #16]
  401fce:	e7f5      	b.n	401fbc <_vfiprintf_r+0xc68>
  401fd0:	9a04      	ldr	r2, [sp, #16]
  401fd2:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  401fd6:	4613      	mov	r3, r2
  401fd8:	6814      	ldr	r4, [r2, #0]
  401fda:	9a01      	ldr	r2, [sp, #4]
  401fdc:	2a00      	cmp	r2, #0
  401fde:	f103 0304 	add.w	r3, r3, #4
  401fe2:	f04f 0500 	mov.w	r5, #0
  401fe6:	f6ff adc7 	blt.w	401b78 <_vfiprintf_r+0x824>
  401fea:	ea54 0205 	orrs.w	r2, r4, r5
  401fee:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  401ff2:	9304      	str	r3, [sp, #16]
  401ff4:	f47f ac5b 	bne.w	4018ae <_vfiprintf_r+0x55a>
  401ff8:	e451      	b.n	40189e <_vfiprintf_r+0x54a>
  401ffa:	aa0d      	add	r2, sp, #52	; 0x34
  401ffc:	9900      	ldr	r1, [sp, #0]
  401ffe:	9805      	ldr	r0, [sp, #20]
  402000:	f7ff f96c 	bl	4012dc <__sprint_r.part.0>
  402004:	2800      	cmp	r0, #0
  402006:	f47f ae43 	bne.w	401c90 <_vfiprintf_r+0x93c>
  40200a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40200c:	e668      	b.n	401ce0 <_vfiprintf_r+0x98c>
  40200e:	4610      	mov	r0, r2
  402010:	f04f 0e01 	mov.w	lr, #1
  402014:	46da      	mov	sl, fp
  402016:	e5e6      	b.n	401be6 <_vfiprintf_r+0x892>
  402018:	9904      	ldr	r1, [sp, #16]
  40201a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40201e:	460a      	mov	r2, r1
  402020:	880c      	ldrh	r4, [r1, #0]
  402022:	9901      	ldr	r1, [sp, #4]
  402024:	2900      	cmp	r1, #0
  402026:	f102 0204 	add.w	r2, r2, #4
  40202a:	f04f 0500 	mov.w	r5, #0
  40202e:	db4e      	blt.n	4020ce <_vfiprintf_r+0xd7a>
  402030:	ea54 0105 	orrs.w	r1, r4, r5
  402034:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  402038:	9204      	str	r2, [sp, #16]
  40203a:	4699      	mov	r9, r3
  40203c:	f47f abe9 	bne.w	401812 <_vfiprintf_r+0x4be>
  402040:	e4d4      	b.n	4019ec <_vfiprintf_r+0x698>
  402042:	9304      	str	r3, [sp, #16]
  402044:	e6f9      	b.n	401e3a <_vfiprintf_r+0xae6>
  402046:	4638      	mov	r0, r7
  402048:	9404      	str	r4, [sp, #16]
  40204a:	f7ff f8d9 	bl	401200 <strlen>
  40204e:	2300      	movs	r3, #0
  402050:	9003      	str	r0, [sp, #12]
  402052:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  402056:	9301      	str	r3, [sp, #4]
  402058:	f7ff ba9c 	b.w	401594 <_vfiprintf_r+0x240>
  40205c:	aa0d      	add	r2, sp, #52	; 0x34
  40205e:	9900      	ldr	r1, [sp, #0]
  402060:	9805      	ldr	r0, [sp, #20]
  402062:	f7ff f93b 	bl	4012dc <__sprint_r.part.0>
  402066:	2800      	cmp	r0, #0
  402068:	f47f ae12 	bne.w	401c90 <_vfiprintf_r+0x93c>
  40206c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40206e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402070:	f100 0e01 	add.w	lr, r0, #1
  402074:	46da      	mov	sl, fp
  402076:	e5b6      	b.n	401be6 <_vfiprintf_r+0x892>
  402078:	980e      	ldr	r0, [sp, #56]	; 0x38
  40207a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40207c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40214c <_vfiprintf_r+0xdf8>
  402080:	3001      	adds	r0, #1
  402082:	f7ff bad2 	b.w	40162a <_vfiprintf_r+0x2d6>
  402086:	461e      	mov	r6, r3
  402088:	f04f 0900 	mov.w	r9, #0
  40208c:	e67a      	b.n	401d84 <_vfiprintf_r+0xa30>
  40208e:	2b06      	cmp	r3, #6
  402090:	bf28      	it	cs
  402092:	2306      	movcs	r3, #6
  402094:	9303      	str	r3, [sp, #12]
  402096:	9404      	str	r4, [sp, #16]
  402098:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40209c:	4f2a      	ldr	r7, [pc, #168]	; (402148 <_vfiprintf_r+0xdf4>)
  40209e:	e50c      	b.n	401aba <_vfiprintf_r+0x766>
  4020a0:	9204      	str	r2, [sp, #16]
  4020a2:	e56a      	b.n	401b7a <_vfiprintf_r+0x826>
  4020a4:	980e      	ldr	r0, [sp, #56]	; 0x38
  4020a6:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40214c <_vfiprintf_r+0xdf8>
  4020aa:	3001      	adds	r0, #1
  4020ac:	f7ff bb73 	b.w	401796 <_vfiprintf_r+0x442>
  4020b0:	46f4      	mov	ip, lr
  4020b2:	f7ff bb1a 	b.w	4016ea <_vfiprintf_r+0x396>
  4020b6:	9b01      	ldr	r3, [sp, #4]
  4020b8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  4020bc:	9303      	str	r3, [sp, #12]
  4020be:	9404      	str	r4, [sp, #16]
  4020c0:	9001      	str	r0, [sp, #4]
  4020c2:	f7ff ba67 	b.w	401594 <_vfiprintf_r+0x240>
  4020c6:	2200      	movs	r2, #0
  4020c8:	9201      	str	r2, [sp, #4]
  4020ca:	f7ff b9ac 	b.w	401426 <_vfiprintf_r+0xd2>
  4020ce:	9204      	str	r2, [sp, #16]
  4020d0:	4699      	mov	r9, r3
  4020d2:	e6b2      	b.n	401e3a <_vfiprintf_r+0xae6>
  4020d4:	9a04      	ldr	r2, [sp, #16]
  4020d6:	6813      	ldr	r3, [r2, #0]
  4020d8:	9301      	str	r3, [sp, #4]
  4020da:	3204      	adds	r2, #4
  4020dc:	2b00      	cmp	r3, #0
  4020de:	9204      	str	r2, [sp, #16]
  4020e0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4020e4:	46a8      	mov	r8, r5
  4020e6:	f6bf a99c 	bge.w	401422 <_vfiprintf_r+0xce>
  4020ea:	f04f 32ff 	mov.w	r2, #4294967295
  4020ee:	9201      	str	r2, [sp, #4]
  4020f0:	f7ff b997 	b.w	401422 <_vfiprintf_r+0xce>
  4020f4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4020f8:	e48e      	b.n	401a18 <_vfiprintf_r+0x6c4>
  4020fa:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4020fe:	e4f0      	b.n	401ae2 <_vfiprintf_r+0x78e>
  402100:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402104:	e4ab      	b.n	401a5e <_vfiprintf_r+0x70a>
  402106:	4699      	mov	r9, r3
  402108:	07f3      	lsls	r3, r6, #31
  40210a:	d505      	bpl.n	402118 <_vfiprintf_r+0xdc4>
  40210c:	af2a      	add	r7, sp, #168	; 0xa8
  40210e:	2330      	movs	r3, #48	; 0x30
  402110:	f807 3d41 	strb.w	r3, [r7, #-65]!
  402114:	f7ff bb97 	b.w	401846 <_vfiprintf_r+0x4f2>
  402118:	9b01      	ldr	r3, [sp, #4]
  40211a:	9303      	str	r3, [sp, #12]
  40211c:	465f      	mov	r7, fp
  40211e:	f7ff ba39 	b.w	401594 <_vfiprintf_r+0x240>
  402122:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402126:	e443      	b.n	4019b0 <_vfiprintf_r+0x65c>
  402128:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40212c:	f7ff bb9a 	b.w	401864 <_vfiprintf_r+0x510>
  402130:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402134:	f7ff bb4d 	b.w	4017d2 <_vfiprintf_r+0x47e>
  402138:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  40213c:	e50f      	b.n	401b5e <_vfiprintf_r+0x80a>
  40213e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  402142:	e4f3      	b.n	401b2c <_vfiprintf_r+0x7d8>
  402144:	0040404c 	.word	0x0040404c
  402148:	00404060 	.word	0x00404060
  40214c:	00404068 	.word	0x00404068

00402150 <__sbprintf>:
  402150:	b5f0      	push	{r4, r5, r6, r7, lr}
  402152:	460c      	mov	r4, r1
  402154:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  402158:	8989      	ldrh	r1, [r1, #12]
  40215a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40215c:	89e5      	ldrh	r5, [r4, #14]
  40215e:	9619      	str	r6, [sp, #100]	; 0x64
  402160:	f021 0102 	bic.w	r1, r1, #2
  402164:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402166:	f8ad 500e 	strh.w	r5, [sp, #14]
  40216a:	2500      	movs	r5, #0
  40216c:	69e7      	ldr	r7, [r4, #28]
  40216e:	f8ad 100c 	strh.w	r1, [sp, #12]
  402172:	9609      	str	r6, [sp, #36]	; 0x24
  402174:	9506      	str	r5, [sp, #24]
  402176:	ae1a      	add	r6, sp, #104	; 0x68
  402178:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40217c:	4669      	mov	r1, sp
  40217e:	9600      	str	r6, [sp, #0]
  402180:	9604      	str	r6, [sp, #16]
  402182:	9502      	str	r5, [sp, #8]
  402184:	9505      	str	r5, [sp, #20]
  402186:	9707      	str	r7, [sp, #28]
  402188:	4606      	mov	r6, r0
  40218a:	f7ff f8e3 	bl	401354 <_vfiprintf_r>
  40218e:	1e05      	subs	r5, r0, #0
  402190:	db07      	blt.n	4021a2 <__sbprintf+0x52>
  402192:	4630      	mov	r0, r6
  402194:	4669      	mov	r1, sp
  402196:	f000 f929 	bl	4023ec <_fflush_r>
  40219a:	2800      	cmp	r0, #0
  40219c:	bf18      	it	ne
  40219e:	f04f 35ff 	movne.w	r5, #4294967295
  4021a2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4021a6:	065b      	lsls	r3, r3, #25
  4021a8:	d503      	bpl.n	4021b2 <__sbprintf+0x62>
  4021aa:	89a3      	ldrh	r3, [r4, #12]
  4021ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4021b0:	81a3      	strh	r3, [r4, #12]
  4021b2:	4628      	mov	r0, r5
  4021b4:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4021b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4021ba:	bf00      	nop

004021bc <__swsetup_r>:
  4021bc:	b538      	push	{r3, r4, r5, lr}
  4021be:	4b30      	ldr	r3, [pc, #192]	; (402280 <__swsetup_r+0xc4>)
  4021c0:	681b      	ldr	r3, [r3, #0]
  4021c2:	4605      	mov	r5, r0
  4021c4:	460c      	mov	r4, r1
  4021c6:	b113      	cbz	r3, 4021ce <__swsetup_r+0x12>
  4021c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4021ca:	2a00      	cmp	r2, #0
  4021cc:	d038      	beq.n	402240 <__swsetup_r+0x84>
  4021ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4021d2:	b293      	uxth	r3, r2
  4021d4:	0718      	lsls	r0, r3, #28
  4021d6:	d50c      	bpl.n	4021f2 <__swsetup_r+0x36>
  4021d8:	6920      	ldr	r0, [r4, #16]
  4021da:	b1a8      	cbz	r0, 402208 <__swsetup_r+0x4c>
  4021dc:	f013 0201 	ands.w	r2, r3, #1
  4021e0:	d01e      	beq.n	402220 <__swsetup_r+0x64>
  4021e2:	6963      	ldr	r3, [r4, #20]
  4021e4:	2200      	movs	r2, #0
  4021e6:	425b      	negs	r3, r3
  4021e8:	61a3      	str	r3, [r4, #24]
  4021ea:	60a2      	str	r2, [r4, #8]
  4021ec:	b1f0      	cbz	r0, 40222c <__swsetup_r+0x70>
  4021ee:	2000      	movs	r0, #0
  4021f0:	bd38      	pop	{r3, r4, r5, pc}
  4021f2:	06d9      	lsls	r1, r3, #27
  4021f4:	d53c      	bpl.n	402270 <__swsetup_r+0xb4>
  4021f6:	0758      	lsls	r0, r3, #29
  4021f8:	d426      	bmi.n	402248 <__swsetup_r+0x8c>
  4021fa:	6920      	ldr	r0, [r4, #16]
  4021fc:	f042 0308 	orr.w	r3, r2, #8
  402200:	81a3      	strh	r3, [r4, #12]
  402202:	b29b      	uxth	r3, r3
  402204:	2800      	cmp	r0, #0
  402206:	d1e9      	bne.n	4021dc <__swsetup_r+0x20>
  402208:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40220c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402210:	d0e4      	beq.n	4021dc <__swsetup_r+0x20>
  402212:	4628      	mov	r0, r5
  402214:	4621      	mov	r1, r4
  402216:	f000 fd15 	bl	402c44 <__smakebuf_r>
  40221a:	89a3      	ldrh	r3, [r4, #12]
  40221c:	6920      	ldr	r0, [r4, #16]
  40221e:	e7dd      	b.n	4021dc <__swsetup_r+0x20>
  402220:	0799      	lsls	r1, r3, #30
  402222:	bf58      	it	pl
  402224:	6962      	ldrpl	r2, [r4, #20]
  402226:	60a2      	str	r2, [r4, #8]
  402228:	2800      	cmp	r0, #0
  40222a:	d1e0      	bne.n	4021ee <__swsetup_r+0x32>
  40222c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402230:	061a      	lsls	r2, r3, #24
  402232:	d5dd      	bpl.n	4021f0 <__swsetup_r+0x34>
  402234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402238:	81a3      	strh	r3, [r4, #12]
  40223a:	f04f 30ff 	mov.w	r0, #4294967295
  40223e:	bd38      	pop	{r3, r4, r5, pc}
  402240:	4618      	mov	r0, r3
  402242:	f000 f967 	bl	402514 <__sinit>
  402246:	e7c2      	b.n	4021ce <__swsetup_r+0x12>
  402248:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40224a:	b151      	cbz	r1, 402262 <__swsetup_r+0xa6>
  40224c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402250:	4299      	cmp	r1, r3
  402252:	d004      	beq.n	40225e <__swsetup_r+0xa2>
  402254:	4628      	mov	r0, r5
  402256:	f000 fa27 	bl	4026a8 <_free_r>
  40225a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40225e:	2300      	movs	r3, #0
  402260:	6323      	str	r3, [r4, #48]	; 0x30
  402262:	2300      	movs	r3, #0
  402264:	6920      	ldr	r0, [r4, #16]
  402266:	6063      	str	r3, [r4, #4]
  402268:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40226c:	6020      	str	r0, [r4, #0]
  40226e:	e7c5      	b.n	4021fc <__swsetup_r+0x40>
  402270:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402274:	2309      	movs	r3, #9
  402276:	602b      	str	r3, [r5, #0]
  402278:	f04f 30ff 	mov.w	r0, #4294967295
  40227c:	81a2      	strh	r2, [r4, #12]
  40227e:	bd38      	pop	{r3, r4, r5, pc}
  402280:	20000440 	.word	0x20000440

00402284 <register_fini>:
  402284:	4b02      	ldr	r3, [pc, #8]	; (402290 <register_fini+0xc>)
  402286:	b113      	cbz	r3, 40228e <register_fini+0xa>
  402288:	4802      	ldr	r0, [pc, #8]	; (402294 <register_fini+0x10>)
  40228a:	f000 b805 	b.w	402298 <atexit>
  40228e:	4770      	bx	lr
  402290:	00000000 	.word	0x00000000
  402294:	00402529 	.word	0x00402529

00402298 <atexit>:
  402298:	2300      	movs	r3, #0
  40229a:	4601      	mov	r1, r0
  40229c:	461a      	mov	r2, r3
  40229e:	4618      	mov	r0, r3
  4022a0:	f001 bc12 	b.w	403ac8 <__register_exitproc>

004022a4 <__sflush_r>:
  4022a4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4022a8:	b29a      	uxth	r2, r3
  4022aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4022ae:	460d      	mov	r5, r1
  4022b0:	0711      	lsls	r1, r2, #28
  4022b2:	4680      	mov	r8, r0
  4022b4:	d43c      	bmi.n	402330 <__sflush_r+0x8c>
  4022b6:	686a      	ldr	r2, [r5, #4]
  4022b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4022bc:	2a00      	cmp	r2, #0
  4022be:	81ab      	strh	r3, [r5, #12]
  4022c0:	dd73      	ble.n	4023aa <__sflush_r+0x106>
  4022c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4022c4:	2c00      	cmp	r4, #0
  4022c6:	d04b      	beq.n	402360 <__sflush_r+0xbc>
  4022c8:	b29b      	uxth	r3, r3
  4022ca:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4022ce:	2100      	movs	r1, #0
  4022d0:	b292      	uxth	r2, r2
  4022d2:	f8d8 6000 	ldr.w	r6, [r8]
  4022d6:	f8c8 1000 	str.w	r1, [r8]
  4022da:	2a00      	cmp	r2, #0
  4022dc:	d069      	beq.n	4023b2 <__sflush_r+0x10e>
  4022de:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4022e0:	075f      	lsls	r7, r3, #29
  4022e2:	d505      	bpl.n	4022f0 <__sflush_r+0x4c>
  4022e4:	6869      	ldr	r1, [r5, #4]
  4022e6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4022e8:	1a52      	subs	r2, r2, r1
  4022ea:	b10b      	cbz	r3, 4022f0 <__sflush_r+0x4c>
  4022ec:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4022ee:	1ad2      	subs	r2, r2, r3
  4022f0:	2300      	movs	r3, #0
  4022f2:	69e9      	ldr	r1, [r5, #28]
  4022f4:	4640      	mov	r0, r8
  4022f6:	47a0      	blx	r4
  4022f8:	1c44      	adds	r4, r0, #1
  4022fa:	d03c      	beq.n	402376 <__sflush_r+0xd2>
  4022fc:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402300:	692a      	ldr	r2, [r5, #16]
  402302:	602a      	str	r2, [r5, #0]
  402304:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402308:	2200      	movs	r2, #0
  40230a:	81ab      	strh	r3, [r5, #12]
  40230c:	04db      	lsls	r3, r3, #19
  40230e:	606a      	str	r2, [r5, #4]
  402310:	d449      	bmi.n	4023a6 <__sflush_r+0x102>
  402312:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402314:	f8c8 6000 	str.w	r6, [r8]
  402318:	b311      	cbz	r1, 402360 <__sflush_r+0xbc>
  40231a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40231e:	4299      	cmp	r1, r3
  402320:	d002      	beq.n	402328 <__sflush_r+0x84>
  402322:	4640      	mov	r0, r8
  402324:	f000 f9c0 	bl	4026a8 <_free_r>
  402328:	2000      	movs	r0, #0
  40232a:	6328      	str	r0, [r5, #48]	; 0x30
  40232c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402330:	692e      	ldr	r6, [r5, #16]
  402332:	b1ae      	cbz	r6, 402360 <__sflush_r+0xbc>
  402334:	682c      	ldr	r4, [r5, #0]
  402336:	602e      	str	r6, [r5, #0]
  402338:	0790      	lsls	r0, r2, #30
  40233a:	bf0c      	ite	eq
  40233c:	696b      	ldreq	r3, [r5, #20]
  40233e:	2300      	movne	r3, #0
  402340:	1ba4      	subs	r4, r4, r6
  402342:	60ab      	str	r3, [r5, #8]
  402344:	e00a      	b.n	40235c <__sflush_r+0xb8>
  402346:	4623      	mov	r3, r4
  402348:	4632      	mov	r2, r6
  40234a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40234c:	69e9      	ldr	r1, [r5, #28]
  40234e:	4640      	mov	r0, r8
  402350:	47b8      	blx	r7
  402352:	2800      	cmp	r0, #0
  402354:	eba4 0400 	sub.w	r4, r4, r0
  402358:	4406      	add	r6, r0
  40235a:	dd04      	ble.n	402366 <__sflush_r+0xc2>
  40235c:	2c00      	cmp	r4, #0
  40235e:	dcf2      	bgt.n	402346 <__sflush_r+0xa2>
  402360:	2000      	movs	r0, #0
  402362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402366:	89ab      	ldrh	r3, [r5, #12]
  402368:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40236c:	81ab      	strh	r3, [r5, #12]
  40236e:	f04f 30ff 	mov.w	r0, #4294967295
  402372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402376:	f8d8 2000 	ldr.w	r2, [r8]
  40237a:	2a1d      	cmp	r2, #29
  40237c:	d8f3      	bhi.n	402366 <__sflush_r+0xc2>
  40237e:	4b1a      	ldr	r3, [pc, #104]	; (4023e8 <__sflush_r+0x144>)
  402380:	40d3      	lsrs	r3, r2
  402382:	f003 0301 	and.w	r3, r3, #1
  402386:	f083 0401 	eor.w	r4, r3, #1
  40238a:	2b00      	cmp	r3, #0
  40238c:	d0eb      	beq.n	402366 <__sflush_r+0xc2>
  40238e:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402392:	6929      	ldr	r1, [r5, #16]
  402394:	6029      	str	r1, [r5, #0]
  402396:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40239a:	04d9      	lsls	r1, r3, #19
  40239c:	606c      	str	r4, [r5, #4]
  40239e:	81ab      	strh	r3, [r5, #12]
  4023a0:	d5b7      	bpl.n	402312 <__sflush_r+0x6e>
  4023a2:	2a00      	cmp	r2, #0
  4023a4:	d1b5      	bne.n	402312 <__sflush_r+0x6e>
  4023a6:	6528      	str	r0, [r5, #80]	; 0x50
  4023a8:	e7b3      	b.n	402312 <__sflush_r+0x6e>
  4023aa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4023ac:	2a00      	cmp	r2, #0
  4023ae:	dc88      	bgt.n	4022c2 <__sflush_r+0x1e>
  4023b0:	e7d6      	b.n	402360 <__sflush_r+0xbc>
  4023b2:	2301      	movs	r3, #1
  4023b4:	69e9      	ldr	r1, [r5, #28]
  4023b6:	4640      	mov	r0, r8
  4023b8:	47a0      	blx	r4
  4023ba:	1c43      	adds	r3, r0, #1
  4023bc:	4602      	mov	r2, r0
  4023be:	d002      	beq.n	4023c6 <__sflush_r+0x122>
  4023c0:	89ab      	ldrh	r3, [r5, #12]
  4023c2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4023c4:	e78c      	b.n	4022e0 <__sflush_r+0x3c>
  4023c6:	f8d8 3000 	ldr.w	r3, [r8]
  4023ca:	2b00      	cmp	r3, #0
  4023cc:	d0f8      	beq.n	4023c0 <__sflush_r+0x11c>
  4023ce:	2b1d      	cmp	r3, #29
  4023d0:	d001      	beq.n	4023d6 <__sflush_r+0x132>
  4023d2:	2b16      	cmp	r3, #22
  4023d4:	d102      	bne.n	4023dc <__sflush_r+0x138>
  4023d6:	f8c8 6000 	str.w	r6, [r8]
  4023da:	e7c1      	b.n	402360 <__sflush_r+0xbc>
  4023dc:	89ab      	ldrh	r3, [r5, #12]
  4023de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4023e2:	81ab      	strh	r3, [r5, #12]
  4023e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023e8:	20400001 	.word	0x20400001

004023ec <_fflush_r>:
  4023ec:	b510      	push	{r4, lr}
  4023ee:	4604      	mov	r4, r0
  4023f0:	b082      	sub	sp, #8
  4023f2:	b108      	cbz	r0, 4023f8 <_fflush_r+0xc>
  4023f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4023f6:	b153      	cbz	r3, 40240e <_fflush_r+0x22>
  4023f8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4023fc:	b908      	cbnz	r0, 402402 <_fflush_r+0x16>
  4023fe:	b002      	add	sp, #8
  402400:	bd10      	pop	{r4, pc}
  402402:	4620      	mov	r0, r4
  402404:	b002      	add	sp, #8
  402406:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40240a:	f7ff bf4b 	b.w	4022a4 <__sflush_r>
  40240e:	9101      	str	r1, [sp, #4]
  402410:	f000 f880 	bl	402514 <__sinit>
  402414:	9901      	ldr	r1, [sp, #4]
  402416:	e7ef      	b.n	4023f8 <_fflush_r+0xc>

00402418 <_cleanup_r>:
  402418:	4901      	ldr	r1, [pc, #4]	; (402420 <_cleanup_r+0x8>)
  40241a:	f000 bbaf 	b.w	402b7c <_fwalk_reent>
  40241e:	bf00      	nop
  402420:	00403b91 	.word	0x00403b91

00402424 <__sinit.part.1>:
  402424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402428:	4b35      	ldr	r3, [pc, #212]	; (402500 <__sinit.part.1+0xdc>)
  40242a:	6845      	ldr	r5, [r0, #4]
  40242c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40242e:	2400      	movs	r4, #0
  402430:	4607      	mov	r7, r0
  402432:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  402436:	2304      	movs	r3, #4
  402438:	2103      	movs	r1, #3
  40243a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40243e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  402442:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  402446:	b083      	sub	sp, #12
  402448:	602c      	str	r4, [r5, #0]
  40244a:	606c      	str	r4, [r5, #4]
  40244c:	60ac      	str	r4, [r5, #8]
  40244e:	666c      	str	r4, [r5, #100]	; 0x64
  402450:	81ec      	strh	r4, [r5, #14]
  402452:	612c      	str	r4, [r5, #16]
  402454:	616c      	str	r4, [r5, #20]
  402456:	61ac      	str	r4, [r5, #24]
  402458:	81ab      	strh	r3, [r5, #12]
  40245a:	4621      	mov	r1, r4
  40245c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402460:	2208      	movs	r2, #8
  402462:	f7fe fd8d 	bl	400f80 <memset>
  402466:	68be      	ldr	r6, [r7, #8]
  402468:	f8df b098 	ldr.w	fp, [pc, #152]	; 402504 <__sinit.part.1+0xe0>
  40246c:	f8df a098 	ldr.w	sl, [pc, #152]	; 402508 <__sinit.part.1+0xe4>
  402470:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40250c <__sinit.part.1+0xe8>
  402474:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402510 <__sinit.part.1+0xec>
  402478:	f8c5 b020 	str.w	fp, [r5, #32]
  40247c:	2301      	movs	r3, #1
  40247e:	2209      	movs	r2, #9
  402480:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402484:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402488:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40248c:	61ed      	str	r5, [r5, #28]
  40248e:	4621      	mov	r1, r4
  402490:	81f3      	strh	r3, [r6, #14]
  402492:	81b2      	strh	r2, [r6, #12]
  402494:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  402498:	6034      	str	r4, [r6, #0]
  40249a:	6074      	str	r4, [r6, #4]
  40249c:	60b4      	str	r4, [r6, #8]
  40249e:	6674      	str	r4, [r6, #100]	; 0x64
  4024a0:	6134      	str	r4, [r6, #16]
  4024a2:	6174      	str	r4, [r6, #20]
  4024a4:	61b4      	str	r4, [r6, #24]
  4024a6:	2208      	movs	r2, #8
  4024a8:	9301      	str	r3, [sp, #4]
  4024aa:	f7fe fd69 	bl	400f80 <memset>
  4024ae:	68fd      	ldr	r5, [r7, #12]
  4024b0:	61f6      	str	r6, [r6, #28]
  4024b2:	2012      	movs	r0, #18
  4024b4:	2202      	movs	r2, #2
  4024b6:	f8c6 b020 	str.w	fp, [r6, #32]
  4024ba:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4024be:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4024c2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4024c6:	4621      	mov	r1, r4
  4024c8:	81a8      	strh	r0, [r5, #12]
  4024ca:	81ea      	strh	r2, [r5, #14]
  4024cc:	602c      	str	r4, [r5, #0]
  4024ce:	606c      	str	r4, [r5, #4]
  4024d0:	60ac      	str	r4, [r5, #8]
  4024d2:	666c      	str	r4, [r5, #100]	; 0x64
  4024d4:	612c      	str	r4, [r5, #16]
  4024d6:	616c      	str	r4, [r5, #20]
  4024d8:	61ac      	str	r4, [r5, #24]
  4024da:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4024de:	2208      	movs	r2, #8
  4024e0:	f7fe fd4e 	bl	400f80 <memset>
  4024e4:	9b01      	ldr	r3, [sp, #4]
  4024e6:	61ed      	str	r5, [r5, #28]
  4024e8:	f8c5 b020 	str.w	fp, [r5, #32]
  4024ec:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4024f0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4024f4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4024f8:	63bb      	str	r3, [r7, #56]	; 0x38
  4024fa:	b003      	add	sp, #12
  4024fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402500:	00402419 	.word	0x00402419
  402504:	004038f9 	.word	0x004038f9
  402508:	0040391d 	.word	0x0040391d
  40250c:	00403959 	.word	0x00403959
  402510:	00403979 	.word	0x00403979

00402514 <__sinit>:
  402514:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402516:	b103      	cbz	r3, 40251a <__sinit+0x6>
  402518:	4770      	bx	lr
  40251a:	f7ff bf83 	b.w	402424 <__sinit.part.1>
  40251e:	bf00      	nop

00402520 <__sfp_lock_acquire>:
  402520:	4770      	bx	lr
  402522:	bf00      	nop

00402524 <__sfp_lock_release>:
  402524:	4770      	bx	lr
  402526:	bf00      	nop

00402528 <__libc_fini_array>:
  402528:	b538      	push	{r3, r4, r5, lr}
  40252a:	4d07      	ldr	r5, [pc, #28]	; (402548 <__libc_fini_array+0x20>)
  40252c:	4c07      	ldr	r4, [pc, #28]	; (40254c <__libc_fini_array+0x24>)
  40252e:	1b2c      	subs	r4, r5, r4
  402530:	10a4      	asrs	r4, r4, #2
  402532:	d005      	beq.n	402540 <__libc_fini_array+0x18>
  402534:	3c01      	subs	r4, #1
  402536:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40253a:	4798      	blx	r3
  40253c:	2c00      	cmp	r4, #0
  40253e:	d1f9      	bne.n	402534 <__libc_fini_array+0xc>
  402540:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402544:	f001 bda2 	b.w	40408c <_fini>
  402548:	0040409c 	.word	0x0040409c
  40254c:	00404098 	.word	0x00404098

00402550 <__fputwc>:
  402550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402554:	b082      	sub	sp, #8
  402556:	4680      	mov	r8, r0
  402558:	4689      	mov	r9, r1
  40255a:	4614      	mov	r4, r2
  40255c:	f000 fb3c 	bl	402bd8 <__locale_mb_cur_max>
  402560:	2801      	cmp	r0, #1
  402562:	d033      	beq.n	4025cc <__fputwc+0x7c>
  402564:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402568:	464a      	mov	r2, r9
  40256a:	a901      	add	r1, sp, #4
  40256c:	4640      	mov	r0, r8
  40256e:	f001 fa5d 	bl	403a2c <_wcrtomb_r>
  402572:	f1b0 3fff 	cmp.w	r0, #4294967295
  402576:	4682      	mov	sl, r0
  402578:	d021      	beq.n	4025be <__fputwc+0x6e>
  40257a:	b388      	cbz	r0, 4025e0 <__fputwc+0x90>
  40257c:	f89d 6004 	ldrb.w	r6, [sp, #4]
  402580:	2500      	movs	r5, #0
  402582:	e008      	b.n	402596 <__fputwc+0x46>
  402584:	6823      	ldr	r3, [r4, #0]
  402586:	1c5a      	adds	r2, r3, #1
  402588:	6022      	str	r2, [r4, #0]
  40258a:	701e      	strb	r6, [r3, #0]
  40258c:	3501      	adds	r5, #1
  40258e:	4555      	cmp	r5, sl
  402590:	d226      	bcs.n	4025e0 <__fputwc+0x90>
  402592:	ab01      	add	r3, sp, #4
  402594:	5d5e      	ldrb	r6, [r3, r5]
  402596:	68a3      	ldr	r3, [r4, #8]
  402598:	3b01      	subs	r3, #1
  40259a:	2b00      	cmp	r3, #0
  40259c:	60a3      	str	r3, [r4, #8]
  40259e:	daf1      	bge.n	402584 <__fputwc+0x34>
  4025a0:	69a7      	ldr	r7, [r4, #24]
  4025a2:	42bb      	cmp	r3, r7
  4025a4:	4631      	mov	r1, r6
  4025a6:	4622      	mov	r2, r4
  4025a8:	4640      	mov	r0, r8
  4025aa:	db01      	blt.n	4025b0 <__fputwc+0x60>
  4025ac:	2e0a      	cmp	r6, #10
  4025ae:	d1e9      	bne.n	402584 <__fputwc+0x34>
  4025b0:	f001 f9e6 	bl	403980 <__swbuf_r>
  4025b4:	1c43      	adds	r3, r0, #1
  4025b6:	d1e9      	bne.n	40258c <__fputwc+0x3c>
  4025b8:	b002      	add	sp, #8
  4025ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025be:	89a3      	ldrh	r3, [r4, #12]
  4025c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4025c4:	81a3      	strh	r3, [r4, #12]
  4025c6:	b002      	add	sp, #8
  4025c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025cc:	f109 33ff 	add.w	r3, r9, #4294967295
  4025d0:	2bfe      	cmp	r3, #254	; 0xfe
  4025d2:	d8c7      	bhi.n	402564 <__fputwc+0x14>
  4025d4:	fa5f f689 	uxtb.w	r6, r9
  4025d8:	4682      	mov	sl, r0
  4025da:	f88d 6004 	strb.w	r6, [sp, #4]
  4025de:	e7cf      	b.n	402580 <__fputwc+0x30>
  4025e0:	4648      	mov	r0, r9
  4025e2:	b002      	add	sp, #8
  4025e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004025e8 <_fputwc_r>:
  4025e8:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4025ec:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  4025f0:	d10a      	bne.n	402608 <_fputwc_r+0x20>
  4025f2:	b410      	push	{r4}
  4025f4:	6e54      	ldr	r4, [r2, #100]	; 0x64
  4025f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4025fa:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4025fe:	6654      	str	r4, [r2, #100]	; 0x64
  402600:	8193      	strh	r3, [r2, #12]
  402602:	bc10      	pop	{r4}
  402604:	f7ff bfa4 	b.w	402550 <__fputwc>
  402608:	f7ff bfa2 	b.w	402550 <__fputwc>

0040260c <_malloc_trim_r>:
  40260c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40260e:	4f23      	ldr	r7, [pc, #140]	; (40269c <_malloc_trim_r+0x90>)
  402610:	460c      	mov	r4, r1
  402612:	4606      	mov	r6, r0
  402614:	f000 ff6a 	bl	4034ec <__malloc_lock>
  402618:	68bb      	ldr	r3, [r7, #8]
  40261a:	685d      	ldr	r5, [r3, #4]
  40261c:	f025 0503 	bic.w	r5, r5, #3
  402620:	1b29      	subs	r1, r5, r4
  402622:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  402626:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40262a:	f021 010f 	bic.w	r1, r1, #15
  40262e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402632:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402636:	db07      	blt.n	402648 <_malloc_trim_r+0x3c>
  402638:	2100      	movs	r1, #0
  40263a:	4630      	mov	r0, r6
  40263c:	f001 f94a 	bl	4038d4 <_sbrk_r>
  402640:	68bb      	ldr	r3, [r7, #8]
  402642:	442b      	add	r3, r5
  402644:	4298      	cmp	r0, r3
  402646:	d004      	beq.n	402652 <_malloc_trim_r+0x46>
  402648:	4630      	mov	r0, r6
  40264a:	f000 ff51 	bl	4034f0 <__malloc_unlock>
  40264e:	2000      	movs	r0, #0
  402650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402652:	4261      	negs	r1, r4
  402654:	4630      	mov	r0, r6
  402656:	f001 f93d 	bl	4038d4 <_sbrk_r>
  40265a:	3001      	adds	r0, #1
  40265c:	d00d      	beq.n	40267a <_malloc_trim_r+0x6e>
  40265e:	4b10      	ldr	r3, [pc, #64]	; (4026a0 <_malloc_trim_r+0x94>)
  402660:	68ba      	ldr	r2, [r7, #8]
  402662:	6819      	ldr	r1, [r3, #0]
  402664:	1b2d      	subs	r5, r5, r4
  402666:	f045 0501 	orr.w	r5, r5, #1
  40266a:	4630      	mov	r0, r6
  40266c:	1b09      	subs	r1, r1, r4
  40266e:	6055      	str	r5, [r2, #4]
  402670:	6019      	str	r1, [r3, #0]
  402672:	f000 ff3d 	bl	4034f0 <__malloc_unlock>
  402676:	2001      	movs	r0, #1
  402678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40267a:	2100      	movs	r1, #0
  40267c:	4630      	mov	r0, r6
  40267e:	f001 f929 	bl	4038d4 <_sbrk_r>
  402682:	68ba      	ldr	r2, [r7, #8]
  402684:	1a83      	subs	r3, r0, r2
  402686:	2b0f      	cmp	r3, #15
  402688:	ddde      	ble.n	402648 <_malloc_trim_r+0x3c>
  40268a:	4c06      	ldr	r4, [pc, #24]	; (4026a4 <_malloc_trim_r+0x98>)
  40268c:	4904      	ldr	r1, [pc, #16]	; (4026a0 <_malloc_trim_r+0x94>)
  40268e:	6824      	ldr	r4, [r4, #0]
  402690:	f043 0301 	orr.w	r3, r3, #1
  402694:	1b00      	subs	r0, r0, r4
  402696:	6053      	str	r3, [r2, #4]
  402698:	6008      	str	r0, [r1, #0]
  40269a:	e7d5      	b.n	402648 <_malloc_trim_r+0x3c>
  40269c:	20000468 	.word	0x20000468
  4026a0:	2000091c 	.word	0x2000091c
  4026a4:	20000874 	.word	0x20000874

004026a8 <_free_r>:
  4026a8:	2900      	cmp	r1, #0
  4026aa:	d045      	beq.n	402738 <_free_r+0x90>
  4026ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4026b0:	460d      	mov	r5, r1
  4026b2:	4680      	mov	r8, r0
  4026b4:	f000 ff1a 	bl	4034ec <__malloc_lock>
  4026b8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4026bc:	496a      	ldr	r1, [pc, #424]	; (402868 <_free_r+0x1c0>)
  4026be:	f027 0301 	bic.w	r3, r7, #1
  4026c2:	f1a5 0408 	sub.w	r4, r5, #8
  4026c6:	18e2      	adds	r2, r4, r3
  4026c8:	688e      	ldr	r6, [r1, #8]
  4026ca:	6850      	ldr	r0, [r2, #4]
  4026cc:	42b2      	cmp	r2, r6
  4026ce:	f020 0003 	bic.w	r0, r0, #3
  4026d2:	d062      	beq.n	40279a <_free_r+0xf2>
  4026d4:	07fe      	lsls	r6, r7, #31
  4026d6:	6050      	str	r0, [r2, #4]
  4026d8:	d40b      	bmi.n	4026f2 <_free_r+0x4a>
  4026da:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4026de:	1be4      	subs	r4, r4, r7
  4026e0:	f101 0e08 	add.w	lr, r1, #8
  4026e4:	68a5      	ldr	r5, [r4, #8]
  4026e6:	4575      	cmp	r5, lr
  4026e8:	443b      	add	r3, r7
  4026ea:	d06f      	beq.n	4027cc <_free_r+0x124>
  4026ec:	68e7      	ldr	r7, [r4, #12]
  4026ee:	60ef      	str	r7, [r5, #12]
  4026f0:	60bd      	str	r5, [r7, #8]
  4026f2:	1815      	adds	r5, r2, r0
  4026f4:	686d      	ldr	r5, [r5, #4]
  4026f6:	07ed      	lsls	r5, r5, #31
  4026f8:	d542      	bpl.n	402780 <_free_r+0xd8>
  4026fa:	f043 0201 	orr.w	r2, r3, #1
  4026fe:	6062      	str	r2, [r4, #4]
  402700:	50e3      	str	r3, [r4, r3]
  402702:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402706:	d218      	bcs.n	40273a <_free_r+0x92>
  402708:	08db      	lsrs	r3, r3, #3
  40270a:	1c5a      	adds	r2, r3, #1
  40270c:	684d      	ldr	r5, [r1, #4]
  40270e:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  402712:	60a7      	str	r7, [r4, #8]
  402714:	2001      	movs	r0, #1
  402716:	109b      	asrs	r3, r3, #2
  402718:	fa00 f303 	lsl.w	r3, r0, r3
  40271c:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  402720:	431d      	orrs	r5, r3
  402722:	3808      	subs	r0, #8
  402724:	60e0      	str	r0, [r4, #12]
  402726:	604d      	str	r5, [r1, #4]
  402728:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  40272c:	60fc      	str	r4, [r7, #12]
  40272e:	4640      	mov	r0, r8
  402730:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402734:	f000 bedc 	b.w	4034f0 <__malloc_unlock>
  402738:	4770      	bx	lr
  40273a:	0a5a      	lsrs	r2, r3, #9
  40273c:	2a04      	cmp	r2, #4
  40273e:	d853      	bhi.n	4027e8 <_free_r+0x140>
  402740:	099a      	lsrs	r2, r3, #6
  402742:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402746:	007f      	lsls	r7, r7, #1
  402748:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40274c:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  402750:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  402754:	4944      	ldr	r1, [pc, #272]	; (402868 <_free_r+0x1c0>)
  402756:	3808      	subs	r0, #8
  402758:	4290      	cmp	r0, r2
  40275a:	d04d      	beq.n	4027f8 <_free_r+0x150>
  40275c:	6851      	ldr	r1, [r2, #4]
  40275e:	f021 0103 	bic.w	r1, r1, #3
  402762:	428b      	cmp	r3, r1
  402764:	d202      	bcs.n	40276c <_free_r+0xc4>
  402766:	6892      	ldr	r2, [r2, #8]
  402768:	4290      	cmp	r0, r2
  40276a:	d1f7      	bne.n	40275c <_free_r+0xb4>
  40276c:	68d0      	ldr	r0, [r2, #12]
  40276e:	60e0      	str	r0, [r4, #12]
  402770:	60a2      	str	r2, [r4, #8]
  402772:	6084      	str	r4, [r0, #8]
  402774:	60d4      	str	r4, [r2, #12]
  402776:	4640      	mov	r0, r8
  402778:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40277c:	f000 beb8 	b.w	4034f0 <__malloc_unlock>
  402780:	6895      	ldr	r5, [r2, #8]
  402782:	4f3a      	ldr	r7, [pc, #232]	; (40286c <_free_r+0x1c4>)
  402784:	42bd      	cmp	r5, r7
  402786:	4403      	add	r3, r0
  402788:	d03f      	beq.n	40280a <_free_r+0x162>
  40278a:	68d0      	ldr	r0, [r2, #12]
  40278c:	60e8      	str	r0, [r5, #12]
  40278e:	f043 0201 	orr.w	r2, r3, #1
  402792:	6085      	str	r5, [r0, #8]
  402794:	6062      	str	r2, [r4, #4]
  402796:	50e3      	str	r3, [r4, r3]
  402798:	e7b3      	b.n	402702 <_free_r+0x5a>
  40279a:	07ff      	lsls	r7, r7, #31
  40279c:	4403      	add	r3, r0
  40279e:	d407      	bmi.n	4027b0 <_free_r+0x108>
  4027a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4027a4:	1aa4      	subs	r4, r4, r2
  4027a6:	4413      	add	r3, r2
  4027a8:	68a0      	ldr	r0, [r4, #8]
  4027aa:	68e2      	ldr	r2, [r4, #12]
  4027ac:	60c2      	str	r2, [r0, #12]
  4027ae:	6090      	str	r0, [r2, #8]
  4027b0:	4a2f      	ldr	r2, [pc, #188]	; (402870 <_free_r+0x1c8>)
  4027b2:	6812      	ldr	r2, [r2, #0]
  4027b4:	f043 0001 	orr.w	r0, r3, #1
  4027b8:	4293      	cmp	r3, r2
  4027ba:	6060      	str	r0, [r4, #4]
  4027bc:	608c      	str	r4, [r1, #8]
  4027be:	d3b6      	bcc.n	40272e <_free_r+0x86>
  4027c0:	4b2c      	ldr	r3, [pc, #176]	; (402874 <_free_r+0x1cc>)
  4027c2:	4640      	mov	r0, r8
  4027c4:	6819      	ldr	r1, [r3, #0]
  4027c6:	f7ff ff21 	bl	40260c <_malloc_trim_r>
  4027ca:	e7b0      	b.n	40272e <_free_r+0x86>
  4027cc:	1811      	adds	r1, r2, r0
  4027ce:	6849      	ldr	r1, [r1, #4]
  4027d0:	07c9      	lsls	r1, r1, #31
  4027d2:	d444      	bmi.n	40285e <_free_r+0x1b6>
  4027d4:	6891      	ldr	r1, [r2, #8]
  4027d6:	68d2      	ldr	r2, [r2, #12]
  4027d8:	60ca      	str	r2, [r1, #12]
  4027da:	4403      	add	r3, r0
  4027dc:	f043 0001 	orr.w	r0, r3, #1
  4027e0:	6091      	str	r1, [r2, #8]
  4027e2:	6060      	str	r0, [r4, #4]
  4027e4:	50e3      	str	r3, [r4, r3]
  4027e6:	e7a2      	b.n	40272e <_free_r+0x86>
  4027e8:	2a14      	cmp	r2, #20
  4027ea:	d817      	bhi.n	40281c <_free_r+0x174>
  4027ec:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4027f0:	007f      	lsls	r7, r7, #1
  4027f2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4027f6:	e7a9      	b.n	40274c <_free_r+0xa4>
  4027f8:	10aa      	asrs	r2, r5, #2
  4027fa:	684b      	ldr	r3, [r1, #4]
  4027fc:	2501      	movs	r5, #1
  4027fe:	fa05 f202 	lsl.w	r2, r5, r2
  402802:	4313      	orrs	r3, r2
  402804:	604b      	str	r3, [r1, #4]
  402806:	4602      	mov	r2, r0
  402808:	e7b1      	b.n	40276e <_free_r+0xc6>
  40280a:	f043 0201 	orr.w	r2, r3, #1
  40280e:	614c      	str	r4, [r1, #20]
  402810:	610c      	str	r4, [r1, #16]
  402812:	60e5      	str	r5, [r4, #12]
  402814:	60a5      	str	r5, [r4, #8]
  402816:	6062      	str	r2, [r4, #4]
  402818:	50e3      	str	r3, [r4, r3]
  40281a:	e788      	b.n	40272e <_free_r+0x86>
  40281c:	2a54      	cmp	r2, #84	; 0x54
  40281e:	d806      	bhi.n	40282e <_free_r+0x186>
  402820:	0b1a      	lsrs	r2, r3, #12
  402822:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402826:	007f      	lsls	r7, r7, #1
  402828:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40282c:	e78e      	b.n	40274c <_free_r+0xa4>
  40282e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402832:	d806      	bhi.n	402842 <_free_r+0x19a>
  402834:	0bda      	lsrs	r2, r3, #15
  402836:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40283a:	007f      	lsls	r7, r7, #1
  40283c:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402840:	e784      	b.n	40274c <_free_r+0xa4>
  402842:	f240 5054 	movw	r0, #1364	; 0x554
  402846:	4282      	cmp	r2, r0
  402848:	d806      	bhi.n	402858 <_free_r+0x1b0>
  40284a:	0c9a      	lsrs	r2, r3, #18
  40284c:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402850:	007f      	lsls	r7, r7, #1
  402852:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402856:	e779      	b.n	40274c <_free_r+0xa4>
  402858:	27fe      	movs	r7, #254	; 0xfe
  40285a:	257e      	movs	r5, #126	; 0x7e
  40285c:	e776      	b.n	40274c <_free_r+0xa4>
  40285e:	f043 0201 	orr.w	r2, r3, #1
  402862:	6062      	str	r2, [r4, #4]
  402864:	50e3      	str	r3, [r4, r3]
  402866:	e762      	b.n	40272e <_free_r+0x86>
  402868:	20000468 	.word	0x20000468
  40286c:	20000470 	.word	0x20000470
  402870:	20000870 	.word	0x20000870
  402874:	20000918 	.word	0x20000918

00402878 <__sfvwrite_r>:
  402878:	6893      	ldr	r3, [r2, #8]
  40287a:	2b00      	cmp	r3, #0
  40287c:	d076      	beq.n	40296c <__sfvwrite_r+0xf4>
  40287e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402882:	898b      	ldrh	r3, [r1, #12]
  402884:	b085      	sub	sp, #20
  402886:	460c      	mov	r4, r1
  402888:	0719      	lsls	r1, r3, #28
  40288a:	9001      	str	r0, [sp, #4]
  40288c:	4616      	mov	r6, r2
  40288e:	d529      	bpl.n	4028e4 <__sfvwrite_r+0x6c>
  402890:	6922      	ldr	r2, [r4, #16]
  402892:	b33a      	cbz	r2, 4028e4 <__sfvwrite_r+0x6c>
  402894:	f003 0802 	and.w	r8, r3, #2
  402898:	fa1f f088 	uxth.w	r0, r8
  40289c:	6835      	ldr	r5, [r6, #0]
  40289e:	2800      	cmp	r0, #0
  4028a0:	d02f      	beq.n	402902 <__sfvwrite_r+0x8a>
  4028a2:	f04f 0900 	mov.w	r9, #0
  4028a6:	4fb4      	ldr	r7, [pc, #720]	; (402b78 <__sfvwrite_r+0x300>)
  4028a8:	46c8      	mov	r8, r9
  4028aa:	46b2      	mov	sl, r6
  4028ac:	45b8      	cmp	r8, r7
  4028ae:	4643      	mov	r3, r8
  4028b0:	464a      	mov	r2, r9
  4028b2:	bf28      	it	cs
  4028b4:	463b      	movcs	r3, r7
  4028b6:	9801      	ldr	r0, [sp, #4]
  4028b8:	f1b8 0f00 	cmp.w	r8, #0
  4028bc:	d050      	beq.n	402960 <__sfvwrite_r+0xe8>
  4028be:	69e1      	ldr	r1, [r4, #28]
  4028c0:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4028c2:	47b0      	blx	r6
  4028c4:	2800      	cmp	r0, #0
  4028c6:	dd71      	ble.n	4029ac <__sfvwrite_r+0x134>
  4028c8:	f8da 3008 	ldr.w	r3, [sl, #8]
  4028cc:	1a1b      	subs	r3, r3, r0
  4028ce:	4481      	add	r9, r0
  4028d0:	ebc0 0808 	rsb	r8, r0, r8
  4028d4:	f8ca 3008 	str.w	r3, [sl, #8]
  4028d8:	2b00      	cmp	r3, #0
  4028da:	d1e7      	bne.n	4028ac <__sfvwrite_r+0x34>
  4028dc:	2000      	movs	r0, #0
  4028de:	b005      	add	sp, #20
  4028e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4028e4:	4621      	mov	r1, r4
  4028e6:	9801      	ldr	r0, [sp, #4]
  4028e8:	f7ff fc68 	bl	4021bc <__swsetup_r>
  4028ec:	2800      	cmp	r0, #0
  4028ee:	f040 813a 	bne.w	402b66 <__sfvwrite_r+0x2ee>
  4028f2:	89a3      	ldrh	r3, [r4, #12]
  4028f4:	6835      	ldr	r5, [r6, #0]
  4028f6:	f003 0802 	and.w	r8, r3, #2
  4028fa:	fa1f f088 	uxth.w	r0, r8
  4028fe:	2800      	cmp	r0, #0
  402900:	d1cf      	bne.n	4028a2 <__sfvwrite_r+0x2a>
  402902:	f013 0901 	ands.w	r9, r3, #1
  402906:	d15b      	bne.n	4029c0 <__sfvwrite_r+0x148>
  402908:	464f      	mov	r7, r9
  40290a:	9602      	str	r6, [sp, #8]
  40290c:	b31f      	cbz	r7, 402956 <__sfvwrite_r+0xde>
  40290e:	059a      	lsls	r2, r3, #22
  402910:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402914:	d52c      	bpl.n	402970 <__sfvwrite_r+0xf8>
  402916:	4547      	cmp	r7, r8
  402918:	46c2      	mov	sl, r8
  40291a:	f0c0 80a4 	bcc.w	402a66 <__sfvwrite_r+0x1ee>
  40291e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402922:	f040 80b1 	bne.w	402a88 <__sfvwrite_r+0x210>
  402926:	6820      	ldr	r0, [r4, #0]
  402928:	4652      	mov	r2, sl
  40292a:	4649      	mov	r1, r9
  40292c:	f000 fd7a 	bl	403424 <memmove>
  402930:	68a0      	ldr	r0, [r4, #8]
  402932:	6823      	ldr	r3, [r4, #0]
  402934:	ebc8 0000 	rsb	r0, r8, r0
  402938:	4453      	add	r3, sl
  40293a:	60a0      	str	r0, [r4, #8]
  40293c:	6023      	str	r3, [r4, #0]
  40293e:	4638      	mov	r0, r7
  402940:	9a02      	ldr	r2, [sp, #8]
  402942:	6893      	ldr	r3, [r2, #8]
  402944:	1a1b      	subs	r3, r3, r0
  402946:	4481      	add	r9, r0
  402948:	1a3f      	subs	r7, r7, r0
  40294a:	6093      	str	r3, [r2, #8]
  40294c:	2b00      	cmp	r3, #0
  40294e:	d0c5      	beq.n	4028dc <__sfvwrite_r+0x64>
  402950:	89a3      	ldrh	r3, [r4, #12]
  402952:	2f00      	cmp	r7, #0
  402954:	d1db      	bne.n	40290e <__sfvwrite_r+0x96>
  402956:	f8d5 9000 	ldr.w	r9, [r5]
  40295a:	686f      	ldr	r7, [r5, #4]
  40295c:	3508      	adds	r5, #8
  40295e:	e7d5      	b.n	40290c <__sfvwrite_r+0x94>
  402960:	f8d5 9000 	ldr.w	r9, [r5]
  402964:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402968:	3508      	adds	r5, #8
  40296a:	e79f      	b.n	4028ac <__sfvwrite_r+0x34>
  40296c:	2000      	movs	r0, #0
  40296e:	4770      	bx	lr
  402970:	6820      	ldr	r0, [r4, #0]
  402972:	6923      	ldr	r3, [r4, #16]
  402974:	4298      	cmp	r0, r3
  402976:	d803      	bhi.n	402980 <__sfvwrite_r+0x108>
  402978:	6961      	ldr	r1, [r4, #20]
  40297a:	428f      	cmp	r7, r1
  40297c:	f080 80b7 	bcs.w	402aee <__sfvwrite_r+0x276>
  402980:	45b8      	cmp	r8, r7
  402982:	bf28      	it	cs
  402984:	46b8      	movcs	r8, r7
  402986:	4642      	mov	r2, r8
  402988:	4649      	mov	r1, r9
  40298a:	f000 fd4b 	bl	403424 <memmove>
  40298e:	68a3      	ldr	r3, [r4, #8]
  402990:	6822      	ldr	r2, [r4, #0]
  402992:	ebc8 0303 	rsb	r3, r8, r3
  402996:	4442      	add	r2, r8
  402998:	60a3      	str	r3, [r4, #8]
  40299a:	6022      	str	r2, [r4, #0]
  40299c:	2b00      	cmp	r3, #0
  40299e:	d149      	bne.n	402a34 <__sfvwrite_r+0x1bc>
  4029a0:	4621      	mov	r1, r4
  4029a2:	9801      	ldr	r0, [sp, #4]
  4029a4:	f7ff fd22 	bl	4023ec <_fflush_r>
  4029a8:	2800      	cmp	r0, #0
  4029aa:	d043      	beq.n	402a34 <__sfvwrite_r+0x1bc>
  4029ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4029b4:	f04f 30ff 	mov.w	r0, #4294967295
  4029b8:	81a3      	strh	r3, [r4, #12]
  4029ba:	b005      	add	sp, #20
  4029bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029c0:	4680      	mov	r8, r0
  4029c2:	9002      	str	r0, [sp, #8]
  4029c4:	4682      	mov	sl, r0
  4029c6:	4681      	mov	r9, r0
  4029c8:	f1b9 0f00 	cmp.w	r9, #0
  4029cc:	d02a      	beq.n	402a24 <__sfvwrite_r+0x1ac>
  4029ce:	9b02      	ldr	r3, [sp, #8]
  4029d0:	2b00      	cmp	r3, #0
  4029d2:	d04c      	beq.n	402a6e <__sfvwrite_r+0x1f6>
  4029d4:	6820      	ldr	r0, [r4, #0]
  4029d6:	6923      	ldr	r3, [r4, #16]
  4029d8:	6962      	ldr	r2, [r4, #20]
  4029da:	45c8      	cmp	r8, r9
  4029dc:	46c3      	mov	fp, r8
  4029de:	bf28      	it	cs
  4029e0:	46cb      	movcs	fp, r9
  4029e2:	4298      	cmp	r0, r3
  4029e4:	465f      	mov	r7, fp
  4029e6:	d904      	bls.n	4029f2 <__sfvwrite_r+0x17a>
  4029e8:	68a3      	ldr	r3, [r4, #8]
  4029ea:	4413      	add	r3, r2
  4029ec:	459b      	cmp	fp, r3
  4029ee:	f300 8090 	bgt.w	402b12 <__sfvwrite_r+0x29a>
  4029f2:	4593      	cmp	fp, r2
  4029f4:	db20      	blt.n	402a38 <__sfvwrite_r+0x1c0>
  4029f6:	4613      	mov	r3, r2
  4029f8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4029fa:	69e1      	ldr	r1, [r4, #28]
  4029fc:	9801      	ldr	r0, [sp, #4]
  4029fe:	4652      	mov	r2, sl
  402a00:	47b8      	blx	r7
  402a02:	1e07      	subs	r7, r0, #0
  402a04:	ddd2      	ble.n	4029ac <__sfvwrite_r+0x134>
  402a06:	ebb8 0807 	subs.w	r8, r8, r7
  402a0a:	d023      	beq.n	402a54 <__sfvwrite_r+0x1dc>
  402a0c:	68b3      	ldr	r3, [r6, #8]
  402a0e:	1bdb      	subs	r3, r3, r7
  402a10:	44ba      	add	sl, r7
  402a12:	ebc7 0909 	rsb	r9, r7, r9
  402a16:	60b3      	str	r3, [r6, #8]
  402a18:	2b00      	cmp	r3, #0
  402a1a:	f43f af5f 	beq.w	4028dc <__sfvwrite_r+0x64>
  402a1e:	f1b9 0f00 	cmp.w	r9, #0
  402a22:	d1d4      	bne.n	4029ce <__sfvwrite_r+0x156>
  402a24:	2300      	movs	r3, #0
  402a26:	f8d5 a000 	ldr.w	sl, [r5]
  402a2a:	f8d5 9004 	ldr.w	r9, [r5, #4]
  402a2e:	9302      	str	r3, [sp, #8]
  402a30:	3508      	adds	r5, #8
  402a32:	e7c9      	b.n	4029c8 <__sfvwrite_r+0x150>
  402a34:	4640      	mov	r0, r8
  402a36:	e783      	b.n	402940 <__sfvwrite_r+0xc8>
  402a38:	465a      	mov	r2, fp
  402a3a:	4651      	mov	r1, sl
  402a3c:	f000 fcf2 	bl	403424 <memmove>
  402a40:	68a2      	ldr	r2, [r4, #8]
  402a42:	6823      	ldr	r3, [r4, #0]
  402a44:	ebcb 0202 	rsb	r2, fp, r2
  402a48:	445b      	add	r3, fp
  402a4a:	ebb8 0807 	subs.w	r8, r8, r7
  402a4e:	60a2      	str	r2, [r4, #8]
  402a50:	6023      	str	r3, [r4, #0]
  402a52:	d1db      	bne.n	402a0c <__sfvwrite_r+0x194>
  402a54:	4621      	mov	r1, r4
  402a56:	9801      	ldr	r0, [sp, #4]
  402a58:	f7ff fcc8 	bl	4023ec <_fflush_r>
  402a5c:	2800      	cmp	r0, #0
  402a5e:	d1a5      	bne.n	4029ac <__sfvwrite_r+0x134>
  402a60:	f8cd 8008 	str.w	r8, [sp, #8]
  402a64:	e7d2      	b.n	402a0c <__sfvwrite_r+0x194>
  402a66:	6820      	ldr	r0, [r4, #0]
  402a68:	46b8      	mov	r8, r7
  402a6a:	46ba      	mov	sl, r7
  402a6c:	e75c      	b.n	402928 <__sfvwrite_r+0xb0>
  402a6e:	464a      	mov	r2, r9
  402a70:	210a      	movs	r1, #10
  402a72:	4650      	mov	r0, sl
  402a74:	f000 fbec 	bl	403250 <memchr>
  402a78:	2800      	cmp	r0, #0
  402a7a:	d06f      	beq.n	402b5c <__sfvwrite_r+0x2e4>
  402a7c:	3001      	adds	r0, #1
  402a7e:	2301      	movs	r3, #1
  402a80:	ebca 0800 	rsb	r8, sl, r0
  402a84:	9302      	str	r3, [sp, #8]
  402a86:	e7a5      	b.n	4029d4 <__sfvwrite_r+0x15c>
  402a88:	6962      	ldr	r2, [r4, #20]
  402a8a:	6820      	ldr	r0, [r4, #0]
  402a8c:	6921      	ldr	r1, [r4, #16]
  402a8e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402a92:	ebc1 0a00 	rsb	sl, r1, r0
  402a96:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402a9a:	f10a 0001 	add.w	r0, sl, #1
  402a9e:	ea4f 0868 	mov.w	r8, r8, asr #1
  402aa2:	4438      	add	r0, r7
  402aa4:	4540      	cmp	r0, r8
  402aa6:	4642      	mov	r2, r8
  402aa8:	bf84      	itt	hi
  402aaa:	4680      	movhi	r8, r0
  402aac:	4642      	movhi	r2, r8
  402aae:	055b      	lsls	r3, r3, #21
  402ab0:	d542      	bpl.n	402b38 <__sfvwrite_r+0x2c0>
  402ab2:	4611      	mov	r1, r2
  402ab4:	9801      	ldr	r0, [sp, #4]
  402ab6:	f000 f911 	bl	402cdc <_malloc_r>
  402aba:	4683      	mov	fp, r0
  402abc:	2800      	cmp	r0, #0
  402abe:	d055      	beq.n	402b6c <__sfvwrite_r+0x2f4>
  402ac0:	4652      	mov	r2, sl
  402ac2:	6921      	ldr	r1, [r4, #16]
  402ac4:	f000 fc14 	bl	4032f0 <memcpy>
  402ac8:	89a3      	ldrh	r3, [r4, #12]
  402aca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402ad2:	81a3      	strh	r3, [r4, #12]
  402ad4:	ebca 0308 	rsb	r3, sl, r8
  402ad8:	eb0b 000a 	add.w	r0, fp, sl
  402adc:	f8c4 8014 	str.w	r8, [r4, #20]
  402ae0:	f8c4 b010 	str.w	fp, [r4, #16]
  402ae4:	6020      	str	r0, [r4, #0]
  402ae6:	60a3      	str	r3, [r4, #8]
  402ae8:	46b8      	mov	r8, r7
  402aea:	46ba      	mov	sl, r7
  402aec:	e71c      	b.n	402928 <__sfvwrite_r+0xb0>
  402aee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402af2:	42bb      	cmp	r3, r7
  402af4:	bf28      	it	cs
  402af6:	463b      	movcs	r3, r7
  402af8:	464a      	mov	r2, r9
  402afa:	fb93 f3f1 	sdiv	r3, r3, r1
  402afe:	9801      	ldr	r0, [sp, #4]
  402b00:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402b02:	fb01 f303 	mul.w	r3, r1, r3
  402b06:	69e1      	ldr	r1, [r4, #28]
  402b08:	47b0      	blx	r6
  402b0a:	2800      	cmp	r0, #0
  402b0c:	f73f af18 	bgt.w	402940 <__sfvwrite_r+0xc8>
  402b10:	e74c      	b.n	4029ac <__sfvwrite_r+0x134>
  402b12:	461a      	mov	r2, r3
  402b14:	4651      	mov	r1, sl
  402b16:	9303      	str	r3, [sp, #12]
  402b18:	f000 fc84 	bl	403424 <memmove>
  402b1c:	6822      	ldr	r2, [r4, #0]
  402b1e:	9b03      	ldr	r3, [sp, #12]
  402b20:	9801      	ldr	r0, [sp, #4]
  402b22:	441a      	add	r2, r3
  402b24:	6022      	str	r2, [r4, #0]
  402b26:	4621      	mov	r1, r4
  402b28:	f7ff fc60 	bl	4023ec <_fflush_r>
  402b2c:	9b03      	ldr	r3, [sp, #12]
  402b2e:	2800      	cmp	r0, #0
  402b30:	f47f af3c 	bne.w	4029ac <__sfvwrite_r+0x134>
  402b34:	461f      	mov	r7, r3
  402b36:	e766      	b.n	402a06 <__sfvwrite_r+0x18e>
  402b38:	9801      	ldr	r0, [sp, #4]
  402b3a:	f000 fcdb 	bl	4034f4 <_realloc_r>
  402b3e:	4683      	mov	fp, r0
  402b40:	2800      	cmp	r0, #0
  402b42:	d1c7      	bne.n	402ad4 <__sfvwrite_r+0x25c>
  402b44:	9d01      	ldr	r5, [sp, #4]
  402b46:	6921      	ldr	r1, [r4, #16]
  402b48:	4628      	mov	r0, r5
  402b4a:	f7ff fdad 	bl	4026a8 <_free_r>
  402b4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b52:	220c      	movs	r2, #12
  402b54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402b58:	602a      	str	r2, [r5, #0]
  402b5a:	e729      	b.n	4029b0 <__sfvwrite_r+0x138>
  402b5c:	2301      	movs	r3, #1
  402b5e:	f109 0801 	add.w	r8, r9, #1
  402b62:	9302      	str	r3, [sp, #8]
  402b64:	e736      	b.n	4029d4 <__sfvwrite_r+0x15c>
  402b66:	f04f 30ff 	mov.w	r0, #4294967295
  402b6a:	e6b8      	b.n	4028de <__sfvwrite_r+0x66>
  402b6c:	9a01      	ldr	r2, [sp, #4]
  402b6e:	230c      	movs	r3, #12
  402b70:	6013      	str	r3, [r2, #0]
  402b72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b76:	e71b      	b.n	4029b0 <__sfvwrite_r+0x138>
  402b78:	7ffffc00 	.word	0x7ffffc00

00402b7c <_fwalk_reent>:
  402b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402b80:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402b84:	d01f      	beq.n	402bc6 <_fwalk_reent+0x4a>
  402b86:	4688      	mov	r8, r1
  402b88:	4606      	mov	r6, r0
  402b8a:	f04f 0900 	mov.w	r9, #0
  402b8e:	687d      	ldr	r5, [r7, #4]
  402b90:	68bc      	ldr	r4, [r7, #8]
  402b92:	3d01      	subs	r5, #1
  402b94:	d411      	bmi.n	402bba <_fwalk_reent+0x3e>
  402b96:	89a3      	ldrh	r3, [r4, #12]
  402b98:	2b01      	cmp	r3, #1
  402b9a:	f105 35ff 	add.w	r5, r5, #4294967295
  402b9e:	d908      	bls.n	402bb2 <_fwalk_reent+0x36>
  402ba0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402ba4:	3301      	adds	r3, #1
  402ba6:	4621      	mov	r1, r4
  402ba8:	4630      	mov	r0, r6
  402baa:	d002      	beq.n	402bb2 <_fwalk_reent+0x36>
  402bac:	47c0      	blx	r8
  402bae:	ea49 0900 	orr.w	r9, r9, r0
  402bb2:	1c6b      	adds	r3, r5, #1
  402bb4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402bb8:	d1ed      	bne.n	402b96 <_fwalk_reent+0x1a>
  402bba:	683f      	ldr	r7, [r7, #0]
  402bbc:	2f00      	cmp	r7, #0
  402bbe:	d1e6      	bne.n	402b8e <_fwalk_reent+0x12>
  402bc0:	4648      	mov	r0, r9
  402bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402bc6:	46b9      	mov	r9, r7
  402bc8:	4648      	mov	r0, r9
  402bca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402bce:	bf00      	nop

00402bd0 <__locale_charset>:
  402bd0:	4800      	ldr	r0, [pc, #0]	; (402bd4 <__locale_charset+0x4>)
  402bd2:	4770      	bx	lr
  402bd4:	20000444 	.word	0x20000444

00402bd8 <__locale_mb_cur_max>:
  402bd8:	4b01      	ldr	r3, [pc, #4]	; (402be0 <__locale_mb_cur_max+0x8>)
  402bda:	6818      	ldr	r0, [r3, #0]
  402bdc:	4770      	bx	lr
  402bde:	bf00      	nop
  402be0:	20000464 	.word	0x20000464

00402be4 <__swhatbuf_r>:
  402be4:	b570      	push	{r4, r5, r6, lr}
  402be6:	460d      	mov	r5, r1
  402be8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402bec:	2900      	cmp	r1, #0
  402bee:	b090      	sub	sp, #64	; 0x40
  402bf0:	4614      	mov	r4, r2
  402bf2:	461e      	mov	r6, r3
  402bf4:	db14      	blt.n	402c20 <__swhatbuf_r+0x3c>
  402bf6:	aa01      	add	r2, sp, #4
  402bf8:	f001 f80c 	bl	403c14 <_fstat_r>
  402bfc:	2800      	cmp	r0, #0
  402bfe:	db0f      	blt.n	402c20 <__swhatbuf_r+0x3c>
  402c00:	9a02      	ldr	r2, [sp, #8]
  402c02:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402c06:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402c0a:	fab2 f282 	clz	r2, r2
  402c0e:	0952      	lsrs	r2, r2, #5
  402c10:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402c14:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402c18:	6032      	str	r2, [r6, #0]
  402c1a:	6023      	str	r3, [r4, #0]
  402c1c:	b010      	add	sp, #64	; 0x40
  402c1e:	bd70      	pop	{r4, r5, r6, pc}
  402c20:	89a8      	ldrh	r0, [r5, #12]
  402c22:	f000 0080 	and.w	r0, r0, #128	; 0x80
  402c26:	b282      	uxth	r2, r0
  402c28:	2000      	movs	r0, #0
  402c2a:	6030      	str	r0, [r6, #0]
  402c2c:	b11a      	cbz	r2, 402c36 <__swhatbuf_r+0x52>
  402c2e:	2340      	movs	r3, #64	; 0x40
  402c30:	6023      	str	r3, [r4, #0]
  402c32:	b010      	add	sp, #64	; 0x40
  402c34:	bd70      	pop	{r4, r5, r6, pc}
  402c36:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402c3a:	4610      	mov	r0, r2
  402c3c:	6023      	str	r3, [r4, #0]
  402c3e:	b010      	add	sp, #64	; 0x40
  402c40:	bd70      	pop	{r4, r5, r6, pc}
  402c42:	bf00      	nop

00402c44 <__smakebuf_r>:
  402c44:	898a      	ldrh	r2, [r1, #12]
  402c46:	0792      	lsls	r2, r2, #30
  402c48:	460b      	mov	r3, r1
  402c4a:	d506      	bpl.n	402c5a <__smakebuf_r+0x16>
  402c4c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  402c50:	2101      	movs	r1, #1
  402c52:	601a      	str	r2, [r3, #0]
  402c54:	611a      	str	r2, [r3, #16]
  402c56:	6159      	str	r1, [r3, #20]
  402c58:	4770      	bx	lr
  402c5a:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c5c:	b083      	sub	sp, #12
  402c5e:	ab01      	add	r3, sp, #4
  402c60:	466a      	mov	r2, sp
  402c62:	460c      	mov	r4, r1
  402c64:	4605      	mov	r5, r0
  402c66:	f7ff ffbd 	bl	402be4 <__swhatbuf_r>
  402c6a:	9900      	ldr	r1, [sp, #0]
  402c6c:	4606      	mov	r6, r0
  402c6e:	4628      	mov	r0, r5
  402c70:	f000 f834 	bl	402cdc <_malloc_r>
  402c74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c78:	b1d0      	cbz	r0, 402cb0 <__smakebuf_r+0x6c>
  402c7a:	9a01      	ldr	r2, [sp, #4]
  402c7c:	4f12      	ldr	r7, [pc, #72]	; (402cc8 <__smakebuf_r+0x84>)
  402c7e:	9900      	ldr	r1, [sp, #0]
  402c80:	63ef      	str	r7, [r5, #60]	; 0x3c
  402c82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402c86:	81a3      	strh	r3, [r4, #12]
  402c88:	6020      	str	r0, [r4, #0]
  402c8a:	6120      	str	r0, [r4, #16]
  402c8c:	6161      	str	r1, [r4, #20]
  402c8e:	b91a      	cbnz	r2, 402c98 <__smakebuf_r+0x54>
  402c90:	4333      	orrs	r3, r6
  402c92:	81a3      	strh	r3, [r4, #12]
  402c94:	b003      	add	sp, #12
  402c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402c98:	4628      	mov	r0, r5
  402c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402c9e:	f000 ffcd 	bl	403c3c <_isatty_r>
  402ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ca6:	2800      	cmp	r0, #0
  402ca8:	d0f2      	beq.n	402c90 <__smakebuf_r+0x4c>
  402caa:	f043 0301 	orr.w	r3, r3, #1
  402cae:	e7ef      	b.n	402c90 <__smakebuf_r+0x4c>
  402cb0:	059a      	lsls	r2, r3, #22
  402cb2:	d4ef      	bmi.n	402c94 <__smakebuf_r+0x50>
  402cb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402cb8:	f043 0302 	orr.w	r3, r3, #2
  402cbc:	2101      	movs	r1, #1
  402cbe:	81a3      	strh	r3, [r4, #12]
  402cc0:	6022      	str	r2, [r4, #0]
  402cc2:	6122      	str	r2, [r4, #16]
  402cc4:	6161      	str	r1, [r4, #20]
  402cc6:	e7e5      	b.n	402c94 <__smakebuf_r+0x50>
  402cc8:	00402419 	.word	0x00402419

00402ccc <malloc>:
  402ccc:	4b02      	ldr	r3, [pc, #8]	; (402cd8 <malloc+0xc>)
  402cce:	4601      	mov	r1, r0
  402cd0:	6818      	ldr	r0, [r3, #0]
  402cd2:	f000 b803 	b.w	402cdc <_malloc_r>
  402cd6:	bf00      	nop
  402cd8:	20000440 	.word	0x20000440

00402cdc <_malloc_r>:
  402cdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ce0:	f101 050b 	add.w	r5, r1, #11
  402ce4:	2d16      	cmp	r5, #22
  402ce6:	b083      	sub	sp, #12
  402ce8:	4606      	mov	r6, r0
  402cea:	f240 809f 	bls.w	402e2c <_malloc_r+0x150>
  402cee:	f035 0507 	bics.w	r5, r5, #7
  402cf2:	f100 80bf 	bmi.w	402e74 <_malloc_r+0x198>
  402cf6:	42a9      	cmp	r1, r5
  402cf8:	f200 80bc 	bhi.w	402e74 <_malloc_r+0x198>
  402cfc:	f000 fbf6 	bl	4034ec <__malloc_lock>
  402d00:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402d04:	f0c0 829c 	bcc.w	403240 <_malloc_r+0x564>
  402d08:	0a6b      	lsrs	r3, r5, #9
  402d0a:	f000 80ba 	beq.w	402e82 <_malloc_r+0x1a6>
  402d0e:	2b04      	cmp	r3, #4
  402d10:	f200 8183 	bhi.w	40301a <_malloc_r+0x33e>
  402d14:	09a8      	lsrs	r0, r5, #6
  402d16:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  402d1a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  402d1e:	3038      	adds	r0, #56	; 0x38
  402d20:	4fc4      	ldr	r7, [pc, #784]	; (403034 <_malloc_r+0x358>)
  402d22:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402d26:	f1a3 0108 	sub.w	r1, r3, #8
  402d2a:	685c      	ldr	r4, [r3, #4]
  402d2c:	42a1      	cmp	r1, r4
  402d2e:	d107      	bne.n	402d40 <_malloc_r+0x64>
  402d30:	e0ac      	b.n	402e8c <_malloc_r+0x1b0>
  402d32:	2a00      	cmp	r2, #0
  402d34:	f280 80ac 	bge.w	402e90 <_malloc_r+0x1b4>
  402d38:	68e4      	ldr	r4, [r4, #12]
  402d3a:	42a1      	cmp	r1, r4
  402d3c:	f000 80a6 	beq.w	402e8c <_malloc_r+0x1b0>
  402d40:	6863      	ldr	r3, [r4, #4]
  402d42:	f023 0303 	bic.w	r3, r3, #3
  402d46:	1b5a      	subs	r2, r3, r5
  402d48:	2a0f      	cmp	r2, #15
  402d4a:	ddf2      	ble.n	402d32 <_malloc_r+0x56>
  402d4c:	49b9      	ldr	r1, [pc, #740]	; (403034 <_malloc_r+0x358>)
  402d4e:	693c      	ldr	r4, [r7, #16]
  402d50:	f101 0e08 	add.w	lr, r1, #8
  402d54:	4574      	cmp	r4, lr
  402d56:	f000 81b3 	beq.w	4030c0 <_malloc_r+0x3e4>
  402d5a:	6863      	ldr	r3, [r4, #4]
  402d5c:	f023 0303 	bic.w	r3, r3, #3
  402d60:	1b5a      	subs	r2, r3, r5
  402d62:	2a0f      	cmp	r2, #15
  402d64:	f300 8199 	bgt.w	40309a <_malloc_r+0x3be>
  402d68:	2a00      	cmp	r2, #0
  402d6a:	f8c1 e014 	str.w	lr, [r1, #20]
  402d6e:	f8c1 e010 	str.w	lr, [r1, #16]
  402d72:	f280 809e 	bge.w	402eb2 <_malloc_r+0x1d6>
  402d76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402d7a:	f080 8167 	bcs.w	40304c <_malloc_r+0x370>
  402d7e:	08db      	lsrs	r3, r3, #3
  402d80:	f103 0c01 	add.w	ip, r3, #1
  402d84:	2201      	movs	r2, #1
  402d86:	109b      	asrs	r3, r3, #2
  402d88:	fa02 f303 	lsl.w	r3, r2, r3
  402d8c:	684a      	ldr	r2, [r1, #4]
  402d8e:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  402d92:	f8c4 8008 	str.w	r8, [r4, #8]
  402d96:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  402d9a:	431a      	orrs	r2, r3
  402d9c:	f1a9 0308 	sub.w	r3, r9, #8
  402da0:	60e3      	str	r3, [r4, #12]
  402da2:	604a      	str	r2, [r1, #4]
  402da4:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  402da8:	f8c8 400c 	str.w	r4, [r8, #12]
  402dac:	1083      	asrs	r3, r0, #2
  402dae:	2401      	movs	r4, #1
  402db0:	409c      	lsls	r4, r3
  402db2:	4294      	cmp	r4, r2
  402db4:	f200 808a 	bhi.w	402ecc <_malloc_r+0x1f0>
  402db8:	4214      	tst	r4, r2
  402dba:	d106      	bne.n	402dca <_malloc_r+0xee>
  402dbc:	f020 0003 	bic.w	r0, r0, #3
  402dc0:	0064      	lsls	r4, r4, #1
  402dc2:	4214      	tst	r4, r2
  402dc4:	f100 0004 	add.w	r0, r0, #4
  402dc8:	d0fa      	beq.n	402dc0 <_malloc_r+0xe4>
  402dca:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402dce:	46cc      	mov	ip, r9
  402dd0:	4680      	mov	r8, r0
  402dd2:	f8dc 100c 	ldr.w	r1, [ip, #12]
  402dd6:	458c      	cmp	ip, r1
  402dd8:	d107      	bne.n	402dea <_malloc_r+0x10e>
  402dda:	e173      	b.n	4030c4 <_malloc_r+0x3e8>
  402ddc:	2a00      	cmp	r2, #0
  402dde:	f280 8181 	bge.w	4030e4 <_malloc_r+0x408>
  402de2:	68c9      	ldr	r1, [r1, #12]
  402de4:	458c      	cmp	ip, r1
  402de6:	f000 816d 	beq.w	4030c4 <_malloc_r+0x3e8>
  402dea:	684b      	ldr	r3, [r1, #4]
  402dec:	f023 0303 	bic.w	r3, r3, #3
  402df0:	1b5a      	subs	r2, r3, r5
  402df2:	2a0f      	cmp	r2, #15
  402df4:	ddf2      	ble.n	402ddc <_malloc_r+0x100>
  402df6:	460c      	mov	r4, r1
  402df8:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  402dfc:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402e00:	194b      	adds	r3, r1, r5
  402e02:	f045 0501 	orr.w	r5, r5, #1
  402e06:	604d      	str	r5, [r1, #4]
  402e08:	f042 0101 	orr.w	r1, r2, #1
  402e0c:	f8c8 c00c 	str.w	ip, [r8, #12]
  402e10:	4630      	mov	r0, r6
  402e12:	f8cc 8008 	str.w	r8, [ip, #8]
  402e16:	617b      	str	r3, [r7, #20]
  402e18:	613b      	str	r3, [r7, #16]
  402e1a:	f8c3 e00c 	str.w	lr, [r3, #12]
  402e1e:	f8c3 e008 	str.w	lr, [r3, #8]
  402e22:	6059      	str	r1, [r3, #4]
  402e24:	509a      	str	r2, [r3, r2]
  402e26:	f000 fb63 	bl	4034f0 <__malloc_unlock>
  402e2a:	e01f      	b.n	402e6c <_malloc_r+0x190>
  402e2c:	2910      	cmp	r1, #16
  402e2e:	d821      	bhi.n	402e74 <_malloc_r+0x198>
  402e30:	f000 fb5c 	bl	4034ec <__malloc_lock>
  402e34:	2510      	movs	r5, #16
  402e36:	2306      	movs	r3, #6
  402e38:	2002      	movs	r0, #2
  402e3a:	4f7e      	ldr	r7, [pc, #504]	; (403034 <_malloc_r+0x358>)
  402e3c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  402e40:	f1a3 0208 	sub.w	r2, r3, #8
  402e44:	685c      	ldr	r4, [r3, #4]
  402e46:	4294      	cmp	r4, r2
  402e48:	f000 8145 	beq.w	4030d6 <_malloc_r+0x3fa>
  402e4c:	6863      	ldr	r3, [r4, #4]
  402e4e:	68e1      	ldr	r1, [r4, #12]
  402e50:	68a5      	ldr	r5, [r4, #8]
  402e52:	f023 0303 	bic.w	r3, r3, #3
  402e56:	4423      	add	r3, r4
  402e58:	4630      	mov	r0, r6
  402e5a:	685a      	ldr	r2, [r3, #4]
  402e5c:	60e9      	str	r1, [r5, #12]
  402e5e:	f042 0201 	orr.w	r2, r2, #1
  402e62:	608d      	str	r5, [r1, #8]
  402e64:	605a      	str	r2, [r3, #4]
  402e66:	f000 fb43 	bl	4034f0 <__malloc_unlock>
  402e6a:	3408      	adds	r4, #8
  402e6c:	4620      	mov	r0, r4
  402e6e:	b003      	add	sp, #12
  402e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e74:	2400      	movs	r4, #0
  402e76:	230c      	movs	r3, #12
  402e78:	4620      	mov	r0, r4
  402e7a:	6033      	str	r3, [r6, #0]
  402e7c:	b003      	add	sp, #12
  402e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e82:	2380      	movs	r3, #128	; 0x80
  402e84:	f04f 0e40 	mov.w	lr, #64	; 0x40
  402e88:	203f      	movs	r0, #63	; 0x3f
  402e8a:	e749      	b.n	402d20 <_malloc_r+0x44>
  402e8c:	4670      	mov	r0, lr
  402e8e:	e75d      	b.n	402d4c <_malloc_r+0x70>
  402e90:	4423      	add	r3, r4
  402e92:	68e1      	ldr	r1, [r4, #12]
  402e94:	685a      	ldr	r2, [r3, #4]
  402e96:	68a5      	ldr	r5, [r4, #8]
  402e98:	f042 0201 	orr.w	r2, r2, #1
  402e9c:	60e9      	str	r1, [r5, #12]
  402e9e:	4630      	mov	r0, r6
  402ea0:	608d      	str	r5, [r1, #8]
  402ea2:	605a      	str	r2, [r3, #4]
  402ea4:	f000 fb24 	bl	4034f0 <__malloc_unlock>
  402ea8:	3408      	adds	r4, #8
  402eaa:	4620      	mov	r0, r4
  402eac:	b003      	add	sp, #12
  402eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402eb2:	4423      	add	r3, r4
  402eb4:	4630      	mov	r0, r6
  402eb6:	685a      	ldr	r2, [r3, #4]
  402eb8:	f042 0201 	orr.w	r2, r2, #1
  402ebc:	605a      	str	r2, [r3, #4]
  402ebe:	f000 fb17 	bl	4034f0 <__malloc_unlock>
  402ec2:	3408      	adds	r4, #8
  402ec4:	4620      	mov	r0, r4
  402ec6:	b003      	add	sp, #12
  402ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ecc:	68bc      	ldr	r4, [r7, #8]
  402ece:	6863      	ldr	r3, [r4, #4]
  402ed0:	f023 0803 	bic.w	r8, r3, #3
  402ed4:	45a8      	cmp	r8, r5
  402ed6:	d304      	bcc.n	402ee2 <_malloc_r+0x206>
  402ed8:	ebc5 0308 	rsb	r3, r5, r8
  402edc:	2b0f      	cmp	r3, #15
  402ede:	f300 808c 	bgt.w	402ffa <_malloc_r+0x31e>
  402ee2:	4b55      	ldr	r3, [pc, #340]	; (403038 <_malloc_r+0x35c>)
  402ee4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 403048 <_malloc_r+0x36c>
  402ee8:	681a      	ldr	r2, [r3, #0]
  402eea:	f8d9 3000 	ldr.w	r3, [r9]
  402eee:	3301      	adds	r3, #1
  402ef0:	442a      	add	r2, r5
  402ef2:	eb04 0a08 	add.w	sl, r4, r8
  402ef6:	f000 8160 	beq.w	4031ba <_malloc_r+0x4de>
  402efa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  402efe:	320f      	adds	r2, #15
  402f00:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  402f04:	f022 020f 	bic.w	r2, r2, #15
  402f08:	4611      	mov	r1, r2
  402f0a:	4630      	mov	r0, r6
  402f0c:	9201      	str	r2, [sp, #4]
  402f0e:	f000 fce1 	bl	4038d4 <_sbrk_r>
  402f12:	f1b0 3fff 	cmp.w	r0, #4294967295
  402f16:	4683      	mov	fp, r0
  402f18:	9a01      	ldr	r2, [sp, #4]
  402f1a:	f000 8158 	beq.w	4031ce <_malloc_r+0x4f2>
  402f1e:	4582      	cmp	sl, r0
  402f20:	f200 80fc 	bhi.w	40311c <_malloc_r+0x440>
  402f24:	4b45      	ldr	r3, [pc, #276]	; (40303c <_malloc_r+0x360>)
  402f26:	6819      	ldr	r1, [r3, #0]
  402f28:	45da      	cmp	sl, fp
  402f2a:	4411      	add	r1, r2
  402f2c:	6019      	str	r1, [r3, #0]
  402f2e:	f000 8153 	beq.w	4031d8 <_malloc_r+0x4fc>
  402f32:	f8d9 0000 	ldr.w	r0, [r9]
  402f36:	f8df e110 	ldr.w	lr, [pc, #272]	; 403048 <_malloc_r+0x36c>
  402f3a:	3001      	adds	r0, #1
  402f3c:	bf1b      	ittet	ne
  402f3e:	ebca 0a0b 	rsbne	sl, sl, fp
  402f42:	4451      	addne	r1, sl
  402f44:	f8ce b000 	streq.w	fp, [lr]
  402f48:	6019      	strne	r1, [r3, #0]
  402f4a:	f01b 0107 	ands.w	r1, fp, #7
  402f4e:	f000 8117 	beq.w	403180 <_malloc_r+0x4a4>
  402f52:	f1c1 0008 	rsb	r0, r1, #8
  402f56:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  402f5a:	4483      	add	fp, r0
  402f5c:	3108      	adds	r1, #8
  402f5e:	445a      	add	r2, fp
  402f60:	f3c2 020b 	ubfx	r2, r2, #0, #12
  402f64:	ebc2 0901 	rsb	r9, r2, r1
  402f68:	4649      	mov	r1, r9
  402f6a:	4630      	mov	r0, r6
  402f6c:	9301      	str	r3, [sp, #4]
  402f6e:	f000 fcb1 	bl	4038d4 <_sbrk_r>
  402f72:	1c43      	adds	r3, r0, #1
  402f74:	9b01      	ldr	r3, [sp, #4]
  402f76:	f000 813f 	beq.w	4031f8 <_malloc_r+0x51c>
  402f7a:	ebcb 0200 	rsb	r2, fp, r0
  402f7e:	444a      	add	r2, r9
  402f80:	f042 0201 	orr.w	r2, r2, #1
  402f84:	6819      	ldr	r1, [r3, #0]
  402f86:	f8c7 b008 	str.w	fp, [r7, #8]
  402f8a:	4449      	add	r1, r9
  402f8c:	42bc      	cmp	r4, r7
  402f8e:	f8cb 2004 	str.w	r2, [fp, #4]
  402f92:	6019      	str	r1, [r3, #0]
  402f94:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40303c <_malloc_r+0x360>
  402f98:	d016      	beq.n	402fc8 <_malloc_r+0x2ec>
  402f9a:	f1b8 0f0f 	cmp.w	r8, #15
  402f9e:	f240 80fd 	bls.w	40319c <_malloc_r+0x4c0>
  402fa2:	6862      	ldr	r2, [r4, #4]
  402fa4:	f1a8 030c 	sub.w	r3, r8, #12
  402fa8:	f023 0307 	bic.w	r3, r3, #7
  402fac:	18e0      	adds	r0, r4, r3
  402fae:	f002 0201 	and.w	r2, r2, #1
  402fb2:	f04f 0e05 	mov.w	lr, #5
  402fb6:	431a      	orrs	r2, r3
  402fb8:	2b0f      	cmp	r3, #15
  402fba:	6062      	str	r2, [r4, #4]
  402fbc:	f8c0 e004 	str.w	lr, [r0, #4]
  402fc0:	f8c0 e008 	str.w	lr, [r0, #8]
  402fc4:	f200 811c 	bhi.w	403200 <_malloc_r+0x524>
  402fc8:	4b1d      	ldr	r3, [pc, #116]	; (403040 <_malloc_r+0x364>)
  402fca:	68bc      	ldr	r4, [r7, #8]
  402fcc:	681a      	ldr	r2, [r3, #0]
  402fce:	4291      	cmp	r1, r2
  402fd0:	bf88      	it	hi
  402fd2:	6019      	strhi	r1, [r3, #0]
  402fd4:	4b1b      	ldr	r3, [pc, #108]	; (403044 <_malloc_r+0x368>)
  402fd6:	681a      	ldr	r2, [r3, #0]
  402fd8:	4291      	cmp	r1, r2
  402fda:	6862      	ldr	r2, [r4, #4]
  402fdc:	bf88      	it	hi
  402fde:	6019      	strhi	r1, [r3, #0]
  402fe0:	f022 0203 	bic.w	r2, r2, #3
  402fe4:	4295      	cmp	r5, r2
  402fe6:	eba2 0305 	sub.w	r3, r2, r5
  402fea:	d801      	bhi.n	402ff0 <_malloc_r+0x314>
  402fec:	2b0f      	cmp	r3, #15
  402fee:	dc04      	bgt.n	402ffa <_malloc_r+0x31e>
  402ff0:	4630      	mov	r0, r6
  402ff2:	f000 fa7d 	bl	4034f0 <__malloc_unlock>
  402ff6:	2400      	movs	r4, #0
  402ff8:	e738      	b.n	402e6c <_malloc_r+0x190>
  402ffa:	1962      	adds	r2, r4, r5
  402ffc:	f043 0301 	orr.w	r3, r3, #1
  403000:	f045 0501 	orr.w	r5, r5, #1
  403004:	6065      	str	r5, [r4, #4]
  403006:	4630      	mov	r0, r6
  403008:	60ba      	str	r2, [r7, #8]
  40300a:	6053      	str	r3, [r2, #4]
  40300c:	f000 fa70 	bl	4034f0 <__malloc_unlock>
  403010:	3408      	adds	r4, #8
  403012:	4620      	mov	r0, r4
  403014:	b003      	add	sp, #12
  403016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40301a:	2b14      	cmp	r3, #20
  40301c:	d971      	bls.n	403102 <_malloc_r+0x426>
  40301e:	2b54      	cmp	r3, #84	; 0x54
  403020:	f200 80a4 	bhi.w	40316c <_malloc_r+0x490>
  403024:	0b28      	lsrs	r0, r5, #12
  403026:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  40302a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40302e:	306e      	adds	r0, #110	; 0x6e
  403030:	e676      	b.n	402d20 <_malloc_r+0x44>
  403032:	bf00      	nop
  403034:	20000468 	.word	0x20000468
  403038:	20000918 	.word	0x20000918
  40303c:	2000091c 	.word	0x2000091c
  403040:	20000914 	.word	0x20000914
  403044:	20000910 	.word	0x20000910
  403048:	20000874 	.word	0x20000874
  40304c:	0a5a      	lsrs	r2, r3, #9
  40304e:	2a04      	cmp	r2, #4
  403050:	d95e      	bls.n	403110 <_malloc_r+0x434>
  403052:	2a14      	cmp	r2, #20
  403054:	f200 80b3 	bhi.w	4031be <_malloc_r+0x4e2>
  403058:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40305c:	0049      	lsls	r1, r1, #1
  40305e:	325b      	adds	r2, #91	; 0x5b
  403060:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  403064:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  403068:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 403248 <_malloc_r+0x56c>
  40306c:	f1ac 0c08 	sub.w	ip, ip, #8
  403070:	458c      	cmp	ip, r1
  403072:	f000 8088 	beq.w	403186 <_malloc_r+0x4aa>
  403076:	684a      	ldr	r2, [r1, #4]
  403078:	f022 0203 	bic.w	r2, r2, #3
  40307c:	4293      	cmp	r3, r2
  40307e:	d202      	bcs.n	403086 <_malloc_r+0x3aa>
  403080:	6889      	ldr	r1, [r1, #8]
  403082:	458c      	cmp	ip, r1
  403084:	d1f7      	bne.n	403076 <_malloc_r+0x39a>
  403086:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  40308a:	687a      	ldr	r2, [r7, #4]
  40308c:	f8c4 c00c 	str.w	ip, [r4, #12]
  403090:	60a1      	str	r1, [r4, #8]
  403092:	f8cc 4008 	str.w	r4, [ip, #8]
  403096:	60cc      	str	r4, [r1, #12]
  403098:	e688      	b.n	402dac <_malloc_r+0xd0>
  40309a:	1963      	adds	r3, r4, r5
  40309c:	f042 0701 	orr.w	r7, r2, #1
  4030a0:	f045 0501 	orr.w	r5, r5, #1
  4030a4:	6065      	str	r5, [r4, #4]
  4030a6:	4630      	mov	r0, r6
  4030a8:	614b      	str	r3, [r1, #20]
  4030aa:	610b      	str	r3, [r1, #16]
  4030ac:	f8c3 e00c 	str.w	lr, [r3, #12]
  4030b0:	f8c3 e008 	str.w	lr, [r3, #8]
  4030b4:	605f      	str	r7, [r3, #4]
  4030b6:	509a      	str	r2, [r3, r2]
  4030b8:	3408      	adds	r4, #8
  4030ba:	f000 fa19 	bl	4034f0 <__malloc_unlock>
  4030be:	e6d5      	b.n	402e6c <_malloc_r+0x190>
  4030c0:	684a      	ldr	r2, [r1, #4]
  4030c2:	e673      	b.n	402dac <_malloc_r+0xd0>
  4030c4:	f108 0801 	add.w	r8, r8, #1
  4030c8:	f018 0f03 	tst.w	r8, #3
  4030cc:	f10c 0c08 	add.w	ip, ip, #8
  4030d0:	f47f ae7f 	bne.w	402dd2 <_malloc_r+0xf6>
  4030d4:	e030      	b.n	403138 <_malloc_r+0x45c>
  4030d6:	68dc      	ldr	r4, [r3, #12]
  4030d8:	42a3      	cmp	r3, r4
  4030da:	bf08      	it	eq
  4030dc:	3002      	addeq	r0, #2
  4030de:	f43f ae35 	beq.w	402d4c <_malloc_r+0x70>
  4030e2:	e6b3      	b.n	402e4c <_malloc_r+0x170>
  4030e4:	440b      	add	r3, r1
  4030e6:	460c      	mov	r4, r1
  4030e8:	685a      	ldr	r2, [r3, #4]
  4030ea:	68c9      	ldr	r1, [r1, #12]
  4030ec:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4030f0:	f042 0201 	orr.w	r2, r2, #1
  4030f4:	605a      	str	r2, [r3, #4]
  4030f6:	4630      	mov	r0, r6
  4030f8:	60e9      	str	r1, [r5, #12]
  4030fa:	608d      	str	r5, [r1, #8]
  4030fc:	f000 f9f8 	bl	4034f0 <__malloc_unlock>
  403100:	e6b4      	b.n	402e6c <_malloc_r+0x190>
  403102:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  403106:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  40310a:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40310e:	e607      	b.n	402d20 <_malloc_r+0x44>
  403110:	099a      	lsrs	r2, r3, #6
  403112:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403116:	0049      	lsls	r1, r1, #1
  403118:	3238      	adds	r2, #56	; 0x38
  40311a:	e7a1      	b.n	403060 <_malloc_r+0x384>
  40311c:	42bc      	cmp	r4, r7
  40311e:	4b4a      	ldr	r3, [pc, #296]	; (403248 <_malloc_r+0x56c>)
  403120:	f43f af00 	beq.w	402f24 <_malloc_r+0x248>
  403124:	689c      	ldr	r4, [r3, #8]
  403126:	6862      	ldr	r2, [r4, #4]
  403128:	f022 0203 	bic.w	r2, r2, #3
  40312c:	e75a      	b.n	402fe4 <_malloc_r+0x308>
  40312e:	f859 3908 	ldr.w	r3, [r9], #-8
  403132:	4599      	cmp	r9, r3
  403134:	f040 8082 	bne.w	40323c <_malloc_r+0x560>
  403138:	f010 0f03 	tst.w	r0, #3
  40313c:	f100 30ff 	add.w	r0, r0, #4294967295
  403140:	d1f5      	bne.n	40312e <_malloc_r+0x452>
  403142:	687b      	ldr	r3, [r7, #4]
  403144:	ea23 0304 	bic.w	r3, r3, r4
  403148:	607b      	str	r3, [r7, #4]
  40314a:	0064      	lsls	r4, r4, #1
  40314c:	429c      	cmp	r4, r3
  40314e:	f63f aebd 	bhi.w	402ecc <_malloc_r+0x1f0>
  403152:	2c00      	cmp	r4, #0
  403154:	f43f aeba 	beq.w	402ecc <_malloc_r+0x1f0>
  403158:	421c      	tst	r4, r3
  40315a:	4640      	mov	r0, r8
  40315c:	f47f ae35 	bne.w	402dca <_malloc_r+0xee>
  403160:	0064      	lsls	r4, r4, #1
  403162:	421c      	tst	r4, r3
  403164:	f100 0004 	add.w	r0, r0, #4
  403168:	d0fa      	beq.n	403160 <_malloc_r+0x484>
  40316a:	e62e      	b.n	402dca <_malloc_r+0xee>
  40316c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403170:	d818      	bhi.n	4031a4 <_malloc_r+0x4c8>
  403172:	0be8      	lsrs	r0, r5, #15
  403174:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  403178:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40317c:	3077      	adds	r0, #119	; 0x77
  40317e:	e5cf      	b.n	402d20 <_malloc_r+0x44>
  403180:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403184:	e6eb      	b.n	402f5e <_malloc_r+0x282>
  403186:	2101      	movs	r1, #1
  403188:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40318c:	1092      	asrs	r2, r2, #2
  40318e:	fa01 f202 	lsl.w	r2, r1, r2
  403192:	431a      	orrs	r2, r3
  403194:	f8c8 2004 	str.w	r2, [r8, #4]
  403198:	4661      	mov	r1, ip
  40319a:	e777      	b.n	40308c <_malloc_r+0x3b0>
  40319c:	2301      	movs	r3, #1
  40319e:	f8cb 3004 	str.w	r3, [fp, #4]
  4031a2:	e725      	b.n	402ff0 <_malloc_r+0x314>
  4031a4:	f240 5254 	movw	r2, #1364	; 0x554
  4031a8:	4293      	cmp	r3, r2
  4031aa:	d820      	bhi.n	4031ee <_malloc_r+0x512>
  4031ac:	0ca8      	lsrs	r0, r5, #18
  4031ae:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4031b2:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4031b6:	307c      	adds	r0, #124	; 0x7c
  4031b8:	e5b2      	b.n	402d20 <_malloc_r+0x44>
  4031ba:	3210      	adds	r2, #16
  4031bc:	e6a4      	b.n	402f08 <_malloc_r+0x22c>
  4031be:	2a54      	cmp	r2, #84	; 0x54
  4031c0:	d826      	bhi.n	403210 <_malloc_r+0x534>
  4031c2:	0b1a      	lsrs	r2, r3, #12
  4031c4:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4031c8:	0049      	lsls	r1, r1, #1
  4031ca:	326e      	adds	r2, #110	; 0x6e
  4031cc:	e748      	b.n	403060 <_malloc_r+0x384>
  4031ce:	68bc      	ldr	r4, [r7, #8]
  4031d0:	6862      	ldr	r2, [r4, #4]
  4031d2:	f022 0203 	bic.w	r2, r2, #3
  4031d6:	e705      	b.n	402fe4 <_malloc_r+0x308>
  4031d8:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4031dc:	2800      	cmp	r0, #0
  4031de:	f47f aea8 	bne.w	402f32 <_malloc_r+0x256>
  4031e2:	4442      	add	r2, r8
  4031e4:	68bb      	ldr	r3, [r7, #8]
  4031e6:	f042 0201 	orr.w	r2, r2, #1
  4031ea:	605a      	str	r2, [r3, #4]
  4031ec:	e6ec      	b.n	402fc8 <_malloc_r+0x2ec>
  4031ee:	23fe      	movs	r3, #254	; 0xfe
  4031f0:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  4031f4:	207e      	movs	r0, #126	; 0x7e
  4031f6:	e593      	b.n	402d20 <_malloc_r+0x44>
  4031f8:	2201      	movs	r2, #1
  4031fa:	f04f 0900 	mov.w	r9, #0
  4031fe:	e6c1      	b.n	402f84 <_malloc_r+0x2a8>
  403200:	f104 0108 	add.w	r1, r4, #8
  403204:	4630      	mov	r0, r6
  403206:	f7ff fa4f 	bl	4026a8 <_free_r>
  40320a:	f8d9 1000 	ldr.w	r1, [r9]
  40320e:	e6db      	b.n	402fc8 <_malloc_r+0x2ec>
  403210:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403214:	d805      	bhi.n	403222 <_malloc_r+0x546>
  403216:	0bda      	lsrs	r2, r3, #15
  403218:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40321c:	0049      	lsls	r1, r1, #1
  40321e:	3277      	adds	r2, #119	; 0x77
  403220:	e71e      	b.n	403060 <_malloc_r+0x384>
  403222:	f240 5154 	movw	r1, #1364	; 0x554
  403226:	428a      	cmp	r2, r1
  403228:	d805      	bhi.n	403236 <_malloc_r+0x55a>
  40322a:	0c9a      	lsrs	r2, r3, #18
  40322c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403230:	0049      	lsls	r1, r1, #1
  403232:	327c      	adds	r2, #124	; 0x7c
  403234:	e714      	b.n	403060 <_malloc_r+0x384>
  403236:	21fe      	movs	r1, #254	; 0xfe
  403238:	227e      	movs	r2, #126	; 0x7e
  40323a:	e711      	b.n	403060 <_malloc_r+0x384>
  40323c:	687b      	ldr	r3, [r7, #4]
  40323e:	e784      	b.n	40314a <_malloc_r+0x46e>
  403240:	08e8      	lsrs	r0, r5, #3
  403242:	1c43      	adds	r3, r0, #1
  403244:	005b      	lsls	r3, r3, #1
  403246:	e5f8      	b.n	402e3a <_malloc_r+0x15e>
  403248:	20000468 	.word	0x20000468
  40324c:	00000000 	.word	0x00000000

00403250 <memchr>:
  403250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403254:	2a10      	cmp	r2, #16
  403256:	db2b      	blt.n	4032b0 <memchr+0x60>
  403258:	f010 0f07 	tst.w	r0, #7
  40325c:	d008      	beq.n	403270 <memchr+0x20>
  40325e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403262:	3a01      	subs	r2, #1
  403264:	428b      	cmp	r3, r1
  403266:	d02d      	beq.n	4032c4 <memchr+0x74>
  403268:	f010 0f07 	tst.w	r0, #7
  40326c:	b342      	cbz	r2, 4032c0 <memchr+0x70>
  40326e:	d1f6      	bne.n	40325e <memchr+0xe>
  403270:	b4f0      	push	{r4, r5, r6, r7}
  403272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40327a:	f022 0407 	bic.w	r4, r2, #7
  40327e:	f07f 0700 	mvns.w	r7, #0
  403282:	2300      	movs	r3, #0
  403284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403288:	3c08      	subs	r4, #8
  40328a:	ea85 0501 	eor.w	r5, r5, r1
  40328e:	ea86 0601 	eor.w	r6, r6, r1
  403292:	fa85 f547 	uadd8	r5, r5, r7
  403296:	faa3 f587 	sel	r5, r3, r7
  40329a:	fa86 f647 	uadd8	r6, r6, r7
  40329e:	faa5 f687 	sel	r6, r5, r7
  4032a2:	b98e      	cbnz	r6, 4032c8 <memchr+0x78>
  4032a4:	d1ee      	bne.n	403284 <memchr+0x34>
  4032a6:	bcf0      	pop	{r4, r5, r6, r7}
  4032a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4032ac:	f002 0207 	and.w	r2, r2, #7
  4032b0:	b132      	cbz	r2, 4032c0 <memchr+0x70>
  4032b2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4032b6:	3a01      	subs	r2, #1
  4032b8:	ea83 0301 	eor.w	r3, r3, r1
  4032bc:	b113      	cbz	r3, 4032c4 <memchr+0x74>
  4032be:	d1f8      	bne.n	4032b2 <memchr+0x62>
  4032c0:	2000      	movs	r0, #0
  4032c2:	4770      	bx	lr
  4032c4:	3801      	subs	r0, #1
  4032c6:	4770      	bx	lr
  4032c8:	2d00      	cmp	r5, #0
  4032ca:	bf06      	itte	eq
  4032cc:	4635      	moveq	r5, r6
  4032ce:	3803      	subeq	r0, #3
  4032d0:	3807      	subne	r0, #7
  4032d2:	f015 0f01 	tst.w	r5, #1
  4032d6:	d107      	bne.n	4032e8 <memchr+0x98>
  4032d8:	3001      	adds	r0, #1
  4032da:	f415 7f80 	tst.w	r5, #256	; 0x100
  4032de:	bf02      	ittt	eq
  4032e0:	3001      	addeq	r0, #1
  4032e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4032e6:	3001      	addeq	r0, #1
  4032e8:	bcf0      	pop	{r4, r5, r6, r7}
  4032ea:	3801      	subs	r0, #1
  4032ec:	4770      	bx	lr
  4032ee:	bf00      	nop

004032f0 <memcpy>:
  4032f0:	4684      	mov	ip, r0
  4032f2:	ea41 0300 	orr.w	r3, r1, r0
  4032f6:	f013 0303 	ands.w	r3, r3, #3
  4032fa:	d16d      	bne.n	4033d8 <memcpy+0xe8>
  4032fc:	3a40      	subs	r2, #64	; 0x40
  4032fe:	d341      	bcc.n	403384 <memcpy+0x94>
  403300:	f851 3b04 	ldr.w	r3, [r1], #4
  403304:	f840 3b04 	str.w	r3, [r0], #4
  403308:	f851 3b04 	ldr.w	r3, [r1], #4
  40330c:	f840 3b04 	str.w	r3, [r0], #4
  403310:	f851 3b04 	ldr.w	r3, [r1], #4
  403314:	f840 3b04 	str.w	r3, [r0], #4
  403318:	f851 3b04 	ldr.w	r3, [r1], #4
  40331c:	f840 3b04 	str.w	r3, [r0], #4
  403320:	f851 3b04 	ldr.w	r3, [r1], #4
  403324:	f840 3b04 	str.w	r3, [r0], #4
  403328:	f851 3b04 	ldr.w	r3, [r1], #4
  40332c:	f840 3b04 	str.w	r3, [r0], #4
  403330:	f851 3b04 	ldr.w	r3, [r1], #4
  403334:	f840 3b04 	str.w	r3, [r0], #4
  403338:	f851 3b04 	ldr.w	r3, [r1], #4
  40333c:	f840 3b04 	str.w	r3, [r0], #4
  403340:	f851 3b04 	ldr.w	r3, [r1], #4
  403344:	f840 3b04 	str.w	r3, [r0], #4
  403348:	f851 3b04 	ldr.w	r3, [r1], #4
  40334c:	f840 3b04 	str.w	r3, [r0], #4
  403350:	f851 3b04 	ldr.w	r3, [r1], #4
  403354:	f840 3b04 	str.w	r3, [r0], #4
  403358:	f851 3b04 	ldr.w	r3, [r1], #4
  40335c:	f840 3b04 	str.w	r3, [r0], #4
  403360:	f851 3b04 	ldr.w	r3, [r1], #4
  403364:	f840 3b04 	str.w	r3, [r0], #4
  403368:	f851 3b04 	ldr.w	r3, [r1], #4
  40336c:	f840 3b04 	str.w	r3, [r0], #4
  403370:	f851 3b04 	ldr.w	r3, [r1], #4
  403374:	f840 3b04 	str.w	r3, [r0], #4
  403378:	f851 3b04 	ldr.w	r3, [r1], #4
  40337c:	f840 3b04 	str.w	r3, [r0], #4
  403380:	3a40      	subs	r2, #64	; 0x40
  403382:	d2bd      	bcs.n	403300 <memcpy+0x10>
  403384:	3230      	adds	r2, #48	; 0x30
  403386:	d311      	bcc.n	4033ac <memcpy+0xbc>
  403388:	f851 3b04 	ldr.w	r3, [r1], #4
  40338c:	f840 3b04 	str.w	r3, [r0], #4
  403390:	f851 3b04 	ldr.w	r3, [r1], #4
  403394:	f840 3b04 	str.w	r3, [r0], #4
  403398:	f851 3b04 	ldr.w	r3, [r1], #4
  40339c:	f840 3b04 	str.w	r3, [r0], #4
  4033a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033a4:	f840 3b04 	str.w	r3, [r0], #4
  4033a8:	3a10      	subs	r2, #16
  4033aa:	d2ed      	bcs.n	403388 <memcpy+0x98>
  4033ac:	320c      	adds	r2, #12
  4033ae:	d305      	bcc.n	4033bc <memcpy+0xcc>
  4033b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033b4:	f840 3b04 	str.w	r3, [r0], #4
  4033b8:	3a04      	subs	r2, #4
  4033ba:	d2f9      	bcs.n	4033b0 <memcpy+0xc0>
  4033bc:	3204      	adds	r2, #4
  4033be:	d008      	beq.n	4033d2 <memcpy+0xe2>
  4033c0:	07d2      	lsls	r2, r2, #31
  4033c2:	bf1c      	itt	ne
  4033c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4033c8:	f800 3b01 	strbne.w	r3, [r0], #1
  4033cc:	d301      	bcc.n	4033d2 <memcpy+0xe2>
  4033ce:	880b      	ldrh	r3, [r1, #0]
  4033d0:	8003      	strh	r3, [r0, #0]
  4033d2:	4660      	mov	r0, ip
  4033d4:	4770      	bx	lr
  4033d6:	bf00      	nop
  4033d8:	2a08      	cmp	r2, #8
  4033da:	d313      	bcc.n	403404 <memcpy+0x114>
  4033dc:	078b      	lsls	r3, r1, #30
  4033de:	d08d      	beq.n	4032fc <memcpy+0xc>
  4033e0:	f010 0303 	ands.w	r3, r0, #3
  4033e4:	d08a      	beq.n	4032fc <memcpy+0xc>
  4033e6:	f1c3 0304 	rsb	r3, r3, #4
  4033ea:	1ad2      	subs	r2, r2, r3
  4033ec:	07db      	lsls	r3, r3, #31
  4033ee:	bf1c      	itt	ne
  4033f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4033f4:	f800 3b01 	strbne.w	r3, [r0], #1
  4033f8:	d380      	bcc.n	4032fc <memcpy+0xc>
  4033fa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4033fe:	f820 3b02 	strh.w	r3, [r0], #2
  403402:	e77b      	b.n	4032fc <memcpy+0xc>
  403404:	3a04      	subs	r2, #4
  403406:	d3d9      	bcc.n	4033bc <memcpy+0xcc>
  403408:	3a01      	subs	r2, #1
  40340a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40340e:	f800 3b01 	strb.w	r3, [r0], #1
  403412:	d2f9      	bcs.n	403408 <memcpy+0x118>
  403414:	780b      	ldrb	r3, [r1, #0]
  403416:	7003      	strb	r3, [r0, #0]
  403418:	784b      	ldrb	r3, [r1, #1]
  40341a:	7043      	strb	r3, [r0, #1]
  40341c:	788b      	ldrb	r3, [r1, #2]
  40341e:	7083      	strb	r3, [r0, #2]
  403420:	4660      	mov	r0, ip
  403422:	4770      	bx	lr

00403424 <memmove>:
  403424:	4288      	cmp	r0, r1
  403426:	b5f0      	push	{r4, r5, r6, r7, lr}
  403428:	d90d      	bls.n	403446 <memmove+0x22>
  40342a:	188b      	adds	r3, r1, r2
  40342c:	4298      	cmp	r0, r3
  40342e:	d20a      	bcs.n	403446 <memmove+0x22>
  403430:	1881      	adds	r1, r0, r2
  403432:	2a00      	cmp	r2, #0
  403434:	d051      	beq.n	4034da <memmove+0xb6>
  403436:	1a9a      	subs	r2, r3, r2
  403438:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40343c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  403440:	4293      	cmp	r3, r2
  403442:	d1f9      	bne.n	403438 <memmove+0x14>
  403444:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403446:	2a0f      	cmp	r2, #15
  403448:	d948      	bls.n	4034dc <memmove+0xb8>
  40344a:	ea41 0300 	orr.w	r3, r1, r0
  40344e:	079b      	lsls	r3, r3, #30
  403450:	d146      	bne.n	4034e0 <memmove+0xbc>
  403452:	f100 0410 	add.w	r4, r0, #16
  403456:	f101 0310 	add.w	r3, r1, #16
  40345a:	4615      	mov	r5, r2
  40345c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403460:	f844 6c10 	str.w	r6, [r4, #-16]
  403464:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403468:	f844 6c0c 	str.w	r6, [r4, #-12]
  40346c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403470:	f844 6c08 	str.w	r6, [r4, #-8]
  403474:	3d10      	subs	r5, #16
  403476:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40347a:	f844 6c04 	str.w	r6, [r4, #-4]
  40347e:	2d0f      	cmp	r5, #15
  403480:	f103 0310 	add.w	r3, r3, #16
  403484:	f104 0410 	add.w	r4, r4, #16
  403488:	d8e8      	bhi.n	40345c <memmove+0x38>
  40348a:	f1a2 0310 	sub.w	r3, r2, #16
  40348e:	f023 030f 	bic.w	r3, r3, #15
  403492:	f002 0e0f 	and.w	lr, r2, #15
  403496:	3310      	adds	r3, #16
  403498:	f1be 0f03 	cmp.w	lr, #3
  40349c:	4419      	add	r1, r3
  40349e:	4403      	add	r3, r0
  4034a0:	d921      	bls.n	4034e6 <memmove+0xc2>
  4034a2:	1f1e      	subs	r6, r3, #4
  4034a4:	460d      	mov	r5, r1
  4034a6:	4674      	mov	r4, lr
  4034a8:	3c04      	subs	r4, #4
  4034aa:	f855 7b04 	ldr.w	r7, [r5], #4
  4034ae:	f846 7f04 	str.w	r7, [r6, #4]!
  4034b2:	2c03      	cmp	r4, #3
  4034b4:	d8f8      	bhi.n	4034a8 <memmove+0x84>
  4034b6:	f1ae 0404 	sub.w	r4, lr, #4
  4034ba:	f024 0403 	bic.w	r4, r4, #3
  4034be:	3404      	adds	r4, #4
  4034c0:	4423      	add	r3, r4
  4034c2:	4421      	add	r1, r4
  4034c4:	f002 0203 	and.w	r2, r2, #3
  4034c8:	b162      	cbz	r2, 4034e4 <memmove+0xc0>
  4034ca:	3b01      	subs	r3, #1
  4034cc:	440a      	add	r2, r1
  4034ce:	f811 4b01 	ldrb.w	r4, [r1], #1
  4034d2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4034d6:	428a      	cmp	r2, r1
  4034d8:	d1f9      	bne.n	4034ce <memmove+0xaa>
  4034da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034dc:	4603      	mov	r3, r0
  4034de:	e7f3      	b.n	4034c8 <memmove+0xa4>
  4034e0:	4603      	mov	r3, r0
  4034e2:	e7f2      	b.n	4034ca <memmove+0xa6>
  4034e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034e6:	4672      	mov	r2, lr
  4034e8:	e7ee      	b.n	4034c8 <memmove+0xa4>
  4034ea:	bf00      	nop

004034ec <__malloc_lock>:
  4034ec:	4770      	bx	lr
  4034ee:	bf00      	nop

004034f0 <__malloc_unlock>:
  4034f0:	4770      	bx	lr
  4034f2:	bf00      	nop

004034f4 <_realloc_r>:
  4034f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034f8:	4617      	mov	r7, r2
  4034fa:	b083      	sub	sp, #12
  4034fc:	2900      	cmp	r1, #0
  4034fe:	f000 80c1 	beq.w	403684 <_realloc_r+0x190>
  403502:	460e      	mov	r6, r1
  403504:	4681      	mov	r9, r0
  403506:	f107 050b 	add.w	r5, r7, #11
  40350a:	f7ff ffef 	bl	4034ec <__malloc_lock>
  40350e:	f856 ec04 	ldr.w	lr, [r6, #-4]
  403512:	2d16      	cmp	r5, #22
  403514:	f02e 0403 	bic.w	r4, lr, #3
  403518:	f1a6 0808 	sub.w	r8, r6, #8
  40351c:	d840      	bhi.n	4035a0 <_realloc_r+0xac>
  40351e:	2210      	movs	r2, #16
  403520:	4615      	mov	r5, r2
  403522:	42af      	cmp	r7, r5
  403524:	d841      	bhi.n	4035aa <_realloc_r+0xb6>
  403526:	4294      	cmp	r4, r2
  403528:	da75      	bge.n	403616 <_realloc_r+0x122>
  40352a:	4bc9      	ldr	r3, [pc, #804]	; (403850 <_realloc_r+0x35c>)
  40352c:	6899      	ldr	r1, [r3, #8]
  40352e:	eb08 0004 	add.w	r0, r8, r4
  403532:	4288      	cmp	r0, r1
  403534:	6841      	ldr	r1, [r0, #4]
  403536:	f000 80d9 	beq.w	4036ec <_realloc_r+0x1f8>
  40353a:	f021 0301 	bic.w	r3, r1, #1
  40353e:	4403      	add	r3, r0
  403540:	685b      	ldr	r3, [r3, #4]
  403542:	07db      	lsls	r3, r3, #31
  403544:	d57d      	bpl.n	403642 <_realloc_r+0x14e>
  403546:	f01e 0f01 	tst.w	lr, #1
  40354a:	d035      	beq.n	4035b8 <_realloc_r+0xc4>
  40354c:	4639      	mov	r1, r7
  40354e:	4648      	mov	r0, r9
  403550:	f7ff fbc4 	bl	402cdc <_malloc_r>
  403554:	4607      	mov	r7, r0
  403556:	b1e0      	cbz	r0, 403592 <_realloc_r+0x9e>
  403558:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40355c:	f023 0301 	bic.w	r3, r3, #1
  403560:	4443      	add	r3, r8
  403562:	f1a0 0208 	sub.w	r2, r0, #8
  403566:	429a      	cmp	r2, r3
  403568:	f000 8144 	beq.w	4037f4 <_realloc_r+0x300>
  40356c:	1f22      	subs	r2, r4, #4
  40356e:	2a24      	cmp	r2, #36	; 0x24
  403570:	f200 8131 	bhi.w	4037d6 <_realloc_r+0x2e2>
  403574:	2a13      	cmp	r2, #19
  403576:	f200 8104 	bhi.w	403782 <_realloc_r+0x28e>
  40357a:	4603      	mov	r3, r0
  40357c:	4632      	mov	r2, r6
  40357e:	6811      	ldr	r1, [r2, #0]
  403580:	6019      	str	r1, [r3, #0]
  403582:	6851      	ldr	r1, [r2, #4]
  403584:	6059      	str	r1, [r3, #4]
  403586:	6892      	ldr	r2, [r2, #8]
  403588:	609a      	str	r2, [r3, #8]
  40358a:	4631      	mov	r1, r6
  40358c:	4648      	mov	r0, r9
  40358e:	f7ff f88b 	bl	4026a8 <_free_r>
  403592:	4648      	mov	r0, r9
  403594:	f7ff ffac 	bl	4034f0 <__malloc_unlock>
  403598:	4638      	mov	r0, r7
  40359a:	b003      	add	sp, #12
  40359c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035a0:	f025 0507 	bic.w	r5, r5, #7
  4035a4:	2d00      	cmp	r5, #0
  4035a6:	462a      	mov	r2, r5
  4035a8:	dabb      	bge.n	403522 <_realloc_r+0x2e>
  4035aa:	230c      	movs	r3, #12
  4035ac:	2000      	movs	r0, #0
  4035ae:	f8c9 3000 	str.w	r3, [r9]
  4035b2:	b003      	add	sp, #12
  4035b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4035b8:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4035bc:	ebc3 0a08 	rsb	sl, r3, r8
  4035c0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4035c4:	f023 0c03 	bic.w	ip, r3, #3
  4035c8:	eb04 030c 	add.w	r3, r4, ip
  4035cc:	4293      	cmp	r3, r2
  4035ce:	dbbd      	blt.n	40354c <_realloc_r+0x58>
  4035d0:	4657      	mov	r7, sl
  4035d2:	f8da 100c 	ldr.w	r1, [sl, #12]
  4035d6:	f857 0f08 	ldr.w	r0, [r7, #8]!
  4035da:	1f22      	subs	r2, r4, #4
  4035dc:	2a24      	cmp	r2, #36	; 0x24
  4035de:	60c1      	str	r1, [r0, #12]
  4035e0:	6088      	str	r0, [r1, #8]
  4035e2:	f200 8117 	bhi.w	403814 <_realloc_r+0x320>
  4035e6:	2a13      	cmp	r2, #19
  4035e8:	f240 8112 	bls.w	403810 <_realloc_r+0x31c>
  4035ec:	6831      	ldr	r1, [r6, #0]
  4035ee:	f8ca 1008 	str.w	r1, [sl, #8]
  4035f2:	6871      	ldr	r1, [r6, #4]
  4035f4:	f8ca 100c 	str.w	r1, [sl, #12]
  4035f8:	2a1b      	cmp	r2, #27
  4035fa:	f200 812b 	bhi.w	403854 <_realloc_r+0x360>
  4035fe:	3608      	adds	r6, #8
  403600:	f10a 0210 	add.w	r2, sl, #16
  403604:	6831      	ldr	r1, [r6, #0]
  403606:	6011      	str	r1, [r2, #0]
  403608:	6871      	ldr	r1, [r6, #4]
  40360a:	6051      	str	r1, [r2, #4]
  40360c:	68b1      	ldr	r1, [r6, #8]
  40360e:	6091      	str	r1, [r2, #8]
  403610:	463e      	mov	r6, r7
  403612:	461c      	mov	r4, r3
  403614:	46d0      	mov	r8, sl
  403616:	1b63      	subs	r3, r4, r5
  403618:	2b0f      	cmp	r3, #15
  40361a:	d81d      	bhi.n	403658 <_realloc_r+0x164>
  40361c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  403620:	f003 0301 	and.w	r3, r3, #1
  403624:	4323      	orrs	r3, r4
  403626:	4444      	add	r4, r8
  403628:	f8c8 3004 	str.w	r3, [r8, #4]
  40362c:	6863      	ldr	r3, [r4, #4]
  40362e:	f043 0301 	orr.w	r3, r3, #1
  403632:	6063      	str	r3, [r4, #4]
  403634:	4648      	mov	r0, r9
  403636:	f7ff ff5b 	bl	4034f0 <__malloc_unlock>
  40363a:	4630      	mov	r0, r6
  40363c:	b003      	add	sp, #12
  40363e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403642:	f021 0103 	bic.w	r1, r1, #3
  403646:	4421      	add	r1, r4
  403648:	4291      	cmp	r1, r2
  40364a:	db21      	blt.n	403690 <_realloc_r+0x19c>
  40364c:	68c3      	ldr	r3, [r0, #12]
  40364e:	6882      	ldr	r2, [r0, #8]
  403650:	460c      	mov	r4, r1
  403652:	60d3      	str	r3, [r2, #12]
  403654:	609a      	str	r2, [r3, #8]
  403656:	e7de      	b.n	403616 <_realloc_r+0x122>
  403658:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40365c:	eb08 0105 	add.w	r1, r8, r5
  403660:	f002 0201 	and.w	r2, r2, #1
  403664:	4315      	orrs	r5, r2
  403666:	f043 0201 	orr.w	r2, r3, #1
  40366a:	440b      	add	r3, r1
  40366c:	f8c8 5004 	str.w	r5, [r8, #4]
  403670:	604a      	str	r2, [r1, #4]
  403672:	685a      	ldr	r2, [r3, #4]
  403674:	f042 0201 	orr.w	r2, r2, #1
  403678:	3108      	adds	r1, #8
  40367a:	605a      	str	r2, [r3, #4]
  40367c:	4648      	mov	r0, r9
  40367e:	f7ff f813 	bl	4026a8 <_free_r>
  403682:	e7d7      	b.n	403634 <_realloc_r+0x140>
  403684:	4611      	mov	r1, r2
  403686:	b003      	add	sp, #12
  403688:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40368c:	f7ff bb26 	b.w	402cdc <_malloc_r>
  403690:	f01e 0f01 	tst.w	lr, #1
  403694:	f47f af5a 	bne.w	40354c <_realloc_r+0x58>
  403698:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40369c:	ebc3 0a08 	rsb	sl, r3, r8
  4036a0:	f8da 3004 	ldr.w	r3, [sl, #4]
  4036a4:	f023 0c03 	bic.w	ip, r3, #3
  4036a8:	eb01 0e0c 	add.w	lr, r1, ip
  4036ac:	4596      	cmp	lr, r2
  4036ae:	db8b      	blt.n	4035c8 <_realloc_r+0xd4>
  4036b0:	68c3      	ldr	r3, [r0, #12]
  4036b2:	6882      	ldr	r2, [r0, #8]
  4036b4:	4657      	mov	r7, sl
  4036b6:	60d3      	str	r3, [r2, #12]
  4036b8:	609a      	str	r2, [r3, #8]
  4036ba:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4036be:	f8da 300c 	ldr.w	r3, [sl, #12]
  4036c2:	60cb      	str	r3, [r1, #12]
  4036c4:	1f22      	subs	r2, r4, #4
  4036c6:	2a24      	cmp	r2, #36	; 0x24
  4036c8:	6099      	str	r1, [r3, #8]
  4036ca:	f200 8099 	bhi.w	403800 <_realloc_r+0x30c>
  4036ce:	2a13      	cmp	r2, #19
  4036d0:	d962      	bls.n	403798 <_realloc_r+0x2a4>
  4036d2:	6833      	ldr	r3, [r6, #0]
  4036d4:	f8ca 3008 	str.w	r3, [sl, #8]
  4036d8:	6873      	ldr	r3, [r6, #4]
  4036da:	f8ca 300c 	str.w	r3, [sl, #12]
  4036de:	2a1b      	cmp	r2, #27
  4036e0:	f200 80a0 	bhi.w	403824 <_realloc_r+0x330>
  4036e4:	3608      	adds	r6, #8
  4036e6:	f10a 0310 	add.w	r3, sl, #16
  4036ea:	e056      	b.n	40379a <_realloc_r+0x2a6>
  4036ec:	f021 0b03 	bic.w	fp, r1, #3
  4036f0:	44a3      	add	fp, r4
  4036f2:	f105 0010 	add.w	r0, r5, #16
  4036f6:	4583      	cmp	fp, r0
  4036f8:	da59      	bge.n	4037ae <_realloc_r+0x2ba>
  4036fa:	f01e 0f01 	tst.w	lr, #1
  4036fe:	f47f af25 	bne.w	40354c <_realloc_r+0x58>
  403702:	f856 1c08 	ldr.w	r1, [r6, #-8]
  403706:	ebc1 0a08 	rsb	sl, r1, r8
  40370a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40370e:	f021 0c03 	bic.w	ip, r1, #3
  403712:	44e3      	add	fp, ip
  403714:	4558      	cmp	r0, fp
  403716:	f73f af57 	bgt.w	4035c8 <_realloc_r+0xd4>
  40371a:	4657      	mov	r7, sl
  40371c:	f8da 100c 	ldr.w	r1, [sl, #12]
  403720:	f857 0f08 	ldr.w	r0, [r7, #8]!
  403724:	1f22      	subs	r2, r4, #4
  403726:	2a24      	cmp	r2, #36	; 0x24
  403728:	60c1      	str	r1, [r0, #12]
  40372a:	6088      	str	r0, [r1, #8]
  40372c:	f200 80b4 	bhi.w	403898 <_realloc_r+0x3a4>
  403730:	2a13      	cmp	r2, #19
  403732:	f240 80a5 	bls.w	403880 <_realloc_r+0x38c>
  403736:	6831      	ldr	r1, [r6, #0]
  403738:	f8ca 1008 	str.w	r1, [sl, #8]
  40373c:	6871      	ldr	r1, [r6, #4]
  40373e:	f8ca 100c 	str.w	r1, [sl, #12]
  403742:	2a1b      	cmp	r2, #27
  403744:	f200 80af 	bhi.w	4038a6 <_realloc_r+0x3b2>
  403748:	3608      	adds	r6, #8
  40374a:	f10a 0210 	add.w	r2, sl, #16
  40374e:	6831      	ldr	r1, [r6, #0]
  403750:	6011      	str	r1, [r2, #0]
  403752:	6871      	ldr	r1, [r6, #4]
  403754:	6051      	str	r1, [r2, #4]
  403756:	68b1      	ldr	r1, [r6, #8]
  403758:	6091      	str	r1, [r2, #8]
  40375a:	eb0a 0105 	add.w	r1, sl, r5
  40375e:	ebc5 020b 	rsb	r2, r5, fp
  403762:	f042 0201 	orr.w	r2, r2, #1
  403766:	6099      	str	r1, [r3, #8]
  403768:	604a      	str	r2, [r1, #4]
  40376a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40376e:	f003 0301 	and.w	r3, r3, #1
  403772:	431d      	orrs	r5, r3
  403774:	4648      	mov	r0, r9
  403776:	f8ca 5004 	str.w	r5, [sl, #4]
  40377a:	f7ff feb9 	bl	4034f0 <__malloc_unlock>
  40377e:	4638      	mov	r0, r7
  403780:	e75c      	b.n	40363c <_realloc_r+0x148>
  403782:	6833      	ldr	r3, [r6, #0]
  403784:	6003      	str	r3, [r0, #0]
  403786:	6873      	ldr	r3, [r6, #4]
  403788:	6043      	str	r3, [r0, #4]
  40378a:	2a1b      	cmp	r2, #27
  40378c:	d827      	bhi.n	4037de <_realloc_r+0x2ea>
  40378e:	f100 0308 	add.w	r3, r0, #8
  403792:	f106 0208 	add.w	r2, r6, #8
  403796:	e6f2      	b.n	40357e <_realloc_r+0x8a>
  403798:	463b      	mov	r3, r7
  40379a:	6832      	ldr	r2, [r6, #0]
  40379c:	601a      	str	r2, [r3, #0]
  40379e:	6872      	ldr	r2, [r6, #4]
  4037a0:	605a      	str	r2, [r3, #4]
  4037a2:	68b2      	ldr	r2, [r6, #8]
  4037a4:	609a      	str	r2, [r3, #8]
  4037a6:	463e      	mov	r6, r7
  4037a8:	4674      	mov	r4, lr
  4037aa:	46d0      	mov	r8, sl
  4037ac:	e733      	b.n	403616 <_realloc_r+0x122>
  4037ae:	eb08 0105 	add.w	r1, r8, r5
  4037b2:	ebc5 0b0b 	rsb	fp, r5, fp
  4037b6:	f04b 0201 	orr.w	r2, fp, #1
  4037ba:	6099      	str	r1, [r3, #8]
  4037bc:	604a      	str	r2, [r1, #4]
  4037be:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4037c2:	f003 0301 	and.w	r3, r3, #1
  4037c6:	431d      	orrs	r5, r3
  4037c8:	4648      	mov	r0, r9
  4037ca:	f846 5c04 	str.w	r5, [r6, #-4]
  4037ce:	f7ff fe8f 	bl	4034f0 <__malloc_unlock>
  4037d2:	4630      	mov	r0, r6
  4037d4:	e732      	b.n	40363c <_realloc_r+0x148>
  4037d6:	4631      	mov	r1, r6
  4037d8:	f7ff fe24 	bl	403424 <memmove>
  4037dc:	e6d5      	b.n	40358a <_realloc_r+0x96>
  4037de:	68b3      	ldr	r3, [r6, #8]
  4037e0:	6083      	str	r3, [r0, #8]
  4037e2:	68f3      	ldr	r3, [r6, #12]
  4037e4:	60c3      	str	r3, [r0, #12]
  4037e6:	2a24      	cmp	r2, #36	; 0x24
  4037e8:	d028      	beq.n	40383c <_realloc_r+0x348>
  4037ea:	f100 0310 	add.w	r3, r0, #16
  4037ee:	f106 0210 	add.w	r2, r6, #16
  4037f2:	e6c4      	b.n	40357e <_realloc_r+0x8a>
  4037f4:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4037f8:	f023 0303 	bic.w	r3, r3, #3
  4037fc:	441c      	add	r4, r3
  4037fe:	e70a      	b.n	403616 <_realloc_r+0x122>
  403800:	4631      	mov	r1, r6
  403802:	4638      	mov	r0, r7
  403804:	4674      	mov	r4, lr
  403806:	46d0      	mov	r8, sl
  403808:	f7ff fe0c 	bl	403424 <memmove>
  40380c:	463e      	mov	r6, r7
  40380e:	e702      	b.n	403616 <_realloc_r+0x122>
  403810:	463a      	mov	r2, r7
  403812:	e6f7      	b.n	403604 <_realloc_r+0x110>
  403814:	4631      	mov	r1, r6
  403816:	4638      	mov	r0, r7
  403818:	461c      	mov	r4, r3
  40381a:	46d0      	mov	r8, sl
  40381c:	f7ff fe02 	bl	403424 <memmove>
  403820:	463e      	mov	r6, r7
  403822:	e6f8      	b.n	403616 <_realloc_r+0x122>
  403824:	68b3      	ldr	r3, [r6, #8]
  403826:	f8ca 3010 	str.w	r3, [sl, #16]
  40382a:	68f3      	ldr	r3, [r6, #12]
  40382c:	f8ca 3014 	str.w	r3, [sl, #20]
  403830:	2a24      	cmp	r2, #36	; 0x24
  403832:	d01b      	beq.n	40386c <_realloc_r+0x378>
  403834:	3610      	adds	r6, #16
  403836:	f10a 0318 	add.w	r3, sl, #24
  40383a:	e7ae      	b.n	40379a <_realloc_r+0x2a6>
  40383c:	6933      	ldr	r3, [r6, #16]
  40383e:	6103      	str	r3, [r0, #16]
  403840:	6973      	ldr	r3, [r6, #20]
  403842:	6143      	str	r3, [r0, #20]
  403844:	f106 0218 	add.w	r2, r6, #24
  403848:	f100 0318 	add.w	r3, r0, #24
  40384c:	e697      	b.n	40357e <_realloc_r+0x8a>
  40384e:	bf00      	nop
  403850:	20000468 	.word	0x20000468
  403854:	68b1      	ldr	r1, [r6, #8]
  403856:	f8ca 1010 	str.w	r1, [sl, #16]
  40385a:	68f1      	ldr	r1, [r6, #12]
  40385c:	f8ca 1014 	str.w	r1, [sl, #20]
  403860:	2a24      	cmp	r2, #36	; 0x24
  403862:	d00f      	beq.n	403884 <_realloc_r+0x390>
  403864:	3610      	adds	r6, #16
  403866:	f10a 0218 	add.w	r2, sl, #24
  40386a:	e6cb      	b.n	403604 <_realloc_r+0x110>
  40386c:	6933      	ldr	r3, [r6, #16]
  40386e:	f8ca 3018 	str.w	r3, [sl, #24]
  403872:	6973      	ldr	r3, [r6, #20]
  403874:	f8ca 301c 	str.w	r3, [sl, #28]
  403878:	3618      	adds	r6, #24
  40387a:	f10a 0320 	add.w	r3, sl, #32
  40387e:	e78c      	b.n	40379a <_realloc_r+0x2a6>
  403880:	463a      	mov	r2, r7
  403882:	e764      	b.n	40374e <_realloc_r+0x25a>
  403884:	6932      	ldr	r2, [r6, #16]
  403886:	f8ca 2018 	str.w	r2, [sl, #24]
  40388a:	6972      	ldr	r2, [r6, #20]
  40388c:	f8ca 201c 	str.w	r2, [sl, #28]
  403890:	3618      	adds	r6, #24
  403892:	f10a 0220 	add.w	r2, sl, #32
  403896:	e6b5      	b.n	403604 <_realloc_r+0x110>
  403898:	4631      	mov	r1, r6
  40389a:	4638      	mov	r0, r7
  40389c:	9301      	str	r3, [sp, #4]
  40389e:	f7ff fdc1 	bl	403424 <memmove>
  4038a2:	9b01      	ldr	r3, [sp, #4]
  4038a4:	e759      	b.n	40375a <_realloc_r+0x266>
  4038a6:	68b1      	ldr	r1, [r6, #8]
  4038a8:	f8ca 1010 	str.w	r1, [sl, #16]
  4038ac:	68f1      	ldr	r1, [r6, #12]
  4038ae:	f8ca 1014 	str.w	r1, [sl, #20]
  4038b2:	2a24      	cmp	r2, #36	; 0x24
  4038b4:	d003      	beq.n	4038be <_realloc_r+0x3ca>
  4038b6:	3610      	adds	r6, #16
  4038b8:	f10a 0218 	add.w	r2, sl, #24
  4038bc:	e747      	b.n	40374e <_realloc_r+0x25a>
  4038be:	6932      	ldr	r2, [r6, #16]
  4038c0:	f8ca 2018 	str.w	r2, [sl, #24]
  4038c4:	6972      	ldr	r2, [r6, #20]
  4038c6:	f8ca 201c 	str.w	r2, [sl, #28]
  4038ca:	3618      	adds	r6, #24
  4038cc:	f10a 0220 	add.w	r2, sl, #32
  4038d0:	e73d      	b.n	40374e <_realloc_r+0x25a>
  4038d2:	bf00      	nop

004038d4 <_sbrk_r>:
  4038d4:	b538      	push	{r3, r4, r5, lr}
  4038d6:	4c07      	ldr	r4, [pc, #28]	; (4038f4 <_sbrk_r+0x20>)
  4038d8:	2300      	movs	r3, #0
  4038da:	4605      	mov	r5, r0
  4038dc:	4608      	mov	r0, r1
  4038de:	6023      	str	r3, [r4, #0]
  4038e0:	f7fd f990 	bl	400c04 <_sbrk>
  4038e4:	1c43      	adds	r3, r0, #1
  4038e6:	d000      	beq.n	4038ea <_sbrk_r+0x16>
  4038e8:	bd38      	pop	{r3, r4, r5, pc}
  4038ea:	6823      	ldr	r3, [r4, #0]
  4038ec:	2b00      	cmp	r3, #0
  4038ee:	d0fb      	beq.n	4038e8 <_sbrk_r+0x14>
  4038f0:	602b      	str	r3, [r5, #0]
  4038f2:	bd38      	pop	{r3, r4, r5, pc}
  4038f4:	20000954 	.word	0x20000954

004038f8 <__sread>:
  4038f8:	b510      	push	{r4, lr}
  4038fa:	460c      	mov	r4, r1
  4038fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403900:	f000 f9c4 	bl	403c8c <_read_r>
  403904:	2800      	cmp	r0, #0
  403906:	db03      	blt.n	403910 <__sread+0x18>
  403908:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40390a:	4403      	add	r3, r0
  40390c:	6523      	str	r3, [r4, #80]	; 0x50
  40390e:	bd10      	pop	{r4, pc}
  403910:	89a3      	ldrh	r3, [r4, #12]
  403912:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403916:	81a3      	strh	r3, [r4, #12]
  403918:	bd10      	pop	{r4, pc}
  40391a:	bf00      	nop

0040391c <__swrite>:
  40391c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403920:	4616      	mov	r6, r2
  403922:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  403926:	461f      	mov	r7, r3
  403928:	05d3      	lsls	r3, r2, #23
  40392a:	460c      	mov	r4, r1
  40392c:	4605      	mov	r5, r0
  40392e:	d507      	bpl.n	403940 <__swrite+0x24>
  403930:	2200      	movs	r2, #0
  403932:	2302      	movs	r3, #2
  403934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403938:	f000 f992 	bl	403c60 <_lseek_r>
  40393c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403940:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403944:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  403948:	81a2      	strh	r2, [r4, #12]
  40394a:	463b      	mov	r3, r7
  40394c:	4632      	mov	r2, r6
  40394e:	4628      	mov	r0, r5
  403950:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403954:	f000 b8a2 	b.w	403a9c <_write_r>

00403958 <__sseek>:
  403958:	b510      	push	{r4, lr}
  40395a:	460c      	mov	r4, r1
  40395c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403960:	f000 f97e 	bl	403c60 <_lseek_r>
  403964:	89a3      	ldrh	r3, [r4, #12]
  403966:	1c42      	adds	r2, r0, #1
  403968:	bf0e      	itee	eq
  40396a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40396e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403972:	6520      	strne	r0, [r4, #80]	; 0x50
  403974:	81a3      	strh	r3, [r4, #12]
  403976:	bd10      	pop	{r4, pc}

00403978 <__sclose>:
  403978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40397c:	f000 b8f6 	b.w	403b6c <_close_r>

00403980 <__swbuf_r>:
  403980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403982:	460e      	mov	r6, r1
  403984:	4614      	mov	r4, r2
  403986:	4607      	mov	r7, r0
  403988:	b110      	cbz	r0, 403990 <__swbuf_r+0x10>
  40398a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40398c:	2b00      	cmp	r3, #0
  40398e:	d04a      	beq.n	403a26 <__swbuf_r+0xa6>
  403990:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403994:	69a3      	ldr	r3, [r4, #24]
  403996:	60a3      	str	r3, [r4, #8]
  403998:	b291      	uxth	r1, r2
  40399a:	0708      	lsls	r0, r1, #28
  40399c:	d538      	bpl.n	403a10 <__swbuf_r+0x90>
  40399e:	6923      	ldr	r3, [r4, #16]
  4039a0:	2b00      	cmp	r3, #0
  4039a2:	d035      	beq.n	403a10 <__swbuf_r+0x90>
  4039a4:	0489      	lsls	r1, r1, #18
  4039a6:	b2f5      	uxtb	r5, r6
  4039a8:	d515      	bpl.n	4039d6 <__swbuf_r+0x56>
  4039aa:	6822      	ldr	r2, [r4, #0]
  4039ac:	6961      	ldr	r1, [r4, #20]
  4039ae:	1ad3      	subs	r3, r2, r3
  4039b0:	428b      	cmp	r3, r1
  4039b2:	da1c      	bge.n	4039ee <__swbuf_r+0x6e>
  4039b4:	3301      	adds	r3, #1
  4039b6:	68a1      	ldr	r1, [r4, #8]
  4039b8:	1c50      	adds	r0, r2, #1
  4039ba:	3901      	subs	r1, #1
  4039bc:	60a1      	str	r1, [r4, #8]
  4039be:	6020      	str	r0, [r4, #0]
  4039c0:	7016      	strb	r6, [r2, #0]
  4039c2:	6962      	ldr	r2, [r4, #20]
  4039c4:	429a      	cmp	r2, r3
  4039c6:	d01a      	beq.n	4039fe <__swbuf_r+0x7e>
  4039c8:	89a3      	ldrh	r3, [r4, #12]
  4039ca:	07db      	lsls	r3, r3, #31
  4039cc:	d501      	bpl.n	4039d2 <__swbuf_r+0x52>
  4039ce:	2d0a      	cmp	r5, #10
  4039d0:	d015      	beq.n	4039fe <__swbuf_r+0x7e>
  4039d2:	4628      	mov	r0, r5
  4039d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4039d6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4039d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4039dc:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4039e0:	81a2      	strh	r2, [r4, #12]
  4039e2:	6822      	ldr	r2, [r4, #0]
  4039e4:	6661      	str	r1, [r4, #100]	; 0x64
  4039e6:	6961      	ldr	r1, [r4, #20]
  4039e8:	1ad3      	subs	r3, r2, r3
  4039ea:	428b      	cmp	r3, r1
  4039ec:	dbe2      	blt.n	4039b4 <__swbuf_r+0x34>
  4039ee:	4621      	mov	r1, r4
  4039f0:	4638      	mov	r0, r7
  4039f2:	f7fe fcfb 	bl	4023ec <_fflush_r>
  4039f6:	b940      	cbnz	r0, 403a0a <__swbuf_r+0x8a>
  4039f8:	6822      	ldr	r2, [r4, #0]
  4039fa:	2301      	movs	r3, #1
  4039fc:	e7db      	b.n	4039b6 <__swbuf_r+0x36>
  4039fe:	4621      	mov	r1, r4
  403a00:	4638      	mov	r0, r7
  403a02:	f7fe fcf3 	bl	4023ec <_fflush_r>
  403a06:	2800      	cmp	r0, #0
  403a08:	d0e3      	beq.n	4039d2 <__swbuf_r+0x52>
  403a0a:	f04f 30ff 	mov.w	r0, #4294967295
  403a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a10:	4621      	mov	r1, r4
  403a12:	4638      	mov	r0, r7
  403a14:	f7fe fbd2 	bl	4021bc <__swsetup_r>
  403a18:	2800      	cmp	r0, #0
  403a1a:	d1f6      	bne.n	403a0a <__swbuf_r+0x8a>
  403a1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403a20:	6923      	ldr	r3, [r4, #16]
  403a22:	b291      	uxth	r1, r2
  403a24:	e7be      	b.n	4039a4 <__swbuf_r+0x24>
  403a26:	f7fe fd75 	bl	402514 <__sinit>
  403a2a:	e7b1      	b.n	403990 <__swbuf_r+0x10>

00403a2c <_wcrtomb_r>:
  403a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a30:	4605      	mov	r5, r0
  403a32:	b086      	sub	sp, #24
  403a34:	461e      	mov	r6, r3
  403a36:	460c      	mov	r4, r1
  403a38:	b1a1      	cbz	r1, 403a64 <_wcrtomb_r+0x38>
  403a3a:	4b10      	ldr	r3, [pc, #64]	; (403a7c <_wcrtomb_r+0x50>)
  403a3c:	4617      	mov	r7, r2
  403a3e:	f8d3 8000 	ldr.w	r8, [r3]
  403a42:	f7ff f8c5 	bl	402bd0 <__locale_charset>
  403a46:	9600      	str	r6, [sp, #0]
  403a48:	4603      	mov	r3, r0
  403a4a:	463a      	mov	r2, r7
  403a4c:	4621      	mov	r1, r4
  403a4e:	4628      	mov	r0, r5
  403a50:	47c0      	blx	r8
  403a52:	1c43      	adds	r3, r0, #1
  403a54:	d103      	bne.n	403a5e <_wcrtomb_r+0x32>
  403a56:	2200      	movs	r2, #0
  403a58:	238a      	movs	r3, #138	; 0x8a
  403a5a:	6032      	str	r2, [r6, #0]
  403a5c:	602b      	str	r3, [r5, #0]
  403a5e:	b006      	add	sp, #24
  403a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403a64:	4b05      	ldr	r3, [pc, #20]	; (403a7c <_wcrtomb_r+0x50>)
  403a66:	681f      	ldr	r7, [r3, #0]
  403a68:	f7ff f8b2 	bl	402bd0 <__locale_charset>
  403a6c:	9600      	str	r6, [sp, #0]
  403a6e:	4603      	mov	r3, r0
  403a70:	4622      	mov	r2, r4
  403a72:	a903      	add	r1, sp, #12
  403a74:	4628      	mov	r0, r5
  403a76:	47b8      	blx	r7
  403a78:	e7eb      	b.n	403a52 <_wcrtomb_r+0x26>
  403a7a:	bf00      	nop
  403a7c:	20000878 	.word	0x20000878

00403a80 <__ascii_wctomb>:
  403a80:	b121      	cbz	r1, 403a8c <__ascii_wctomb+0xc>
  403a82:	2aff      	cmp	r2, #255	; 0xff
  403a84:	d804      	bhi.n	403a90 <__ascii_wctomb+0x10>
  403a86:	700a      	strb	r2, [r1, #0]
  403a88:	2001      	movs	r0, #1
  403a8a:	4770      	bx	lr
  403a8c:	4608      	mov	r0, r1
  403a8e:	4770      	bx	lr
  403a90:	238a      	movs	r3, #138	; 0x8a
  403a92:	6003      	str	r3, [r0, #0]
  403a94:	f04f 30ff 	mov.w	r0, #4294967295
  403a98:	4770      	bx	lr
  403a9a:	bf00      	nop

00403a9c <_write_r>:
  403a9c:	b570      	push	{r4, r5, r6, lr}
  403a9e:	460d      	mov	r5, r1
  403aa0:	4c08      	ldr	r4, [pc, #32]	; (403ac4 <_write_r+0x28>)
  403aa2:	4611      	mov	r1, r2
  403aa4:	4606      	mov	r6, r0
  403aa6:	461a      	mov	r2, r3
  403aa8:	4628      	mov	r0, r5
  403aaa:	2300      	movs	r3, #0
  403aac:	6023      	str	r3, [r4, #0]
  403aae:	f7fc fb6f 	bl	400190 <_write>
  403ab2:	1c43      	adds	r3, r0, #1
  403ab4:	d000      	beq.n	403ab8 <_write_r+0x1c>
  403ab6:	bd70      	pop	{r4, r5, r6, pc}
  403ab8:	6823      	ldr	r3, [r4, #0]
  403aba:	2b00      	cmp	r3, #0
  403abc:	d0fb      	beq.n	403ab6 <_write_r+0x1a>
  403abe:	6033      	str	r3, [r6, #0]
  403ac0:	bd70      	pop	{r4, r5, r6, pc}
  403ac2:	bf00      	nop
  403ac4:	20000954 	.word	0x20000954

00403ac8 <__register_exitproc>:
  403ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403acc:	4c25      	ldr	r4, [pc, #148]	; (403b64 <__register_exitproc+0x9c>)
  403ace:	6825      	ldr	r5, [r4, #0]
  403ad0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  403ad4:	4606      	mov	r6, r0
  403ad6:	4688      	mov	r8, r1
  403ad8:	4692      	mov	sl, r2
  403ada:	4699      	mov	r9, r3
  403adc:	b3c4      	cbz	r4, 403b50 <__register_exitproc+0x88>
  403ade:	6860      	ldr	r0, [r4, #4]
  403ae0:	281f      	cmp	r0, #31
  403ae2:	dc17      	bgt.n	403b14 <__register_exitproc+0x4c>
  403ae4:	1c43      	adds	r3, r0, #1
  403ae6:	b176      	cbz	r6, 403b06 <__register_exitproc+0x3e>
  403ae8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  403aec:	2201      	movs	r2, #1
  403aee:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  403af2:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403af6:	4082      	lsls	r2, r0
  403af8:	4311      	orrs	r1, r2
  403afa:	2e02      	cmp	r6, #2
  403afc:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403b00:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  403b04:	d01e      	beq.n	403b44 <__register_exitproc+0x7c>
  403b06:	3002      	adds	r0, #2
  403b08:	6063      	str	r3, [r4, #4]
  403b0a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  403b0e:	2000      	movs	r0, #0
  403b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b14:	4b14      	ldr	r3, [pc, #80]	; (403b68 <__register_exitproc+0xa0>)
  403b16:	b303      	cbz	r3, 403b5a <__register_exitproc+0x92>
  403b18:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403b1c:	f7ff f8d6 	bl	402ccc <malloc>
  403b20:	4604      	mov	r4, r0
  403b22:	b1d0      	cbz	r0, 403b5a <__register_exitproc+0x92>
  403b24:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  403b28:	2700      	movs	r7, #0
  403b2a:	e880 0088 	stmia.w	r0, {r3, r7}
  403b2e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403b32:	4638      	mov	r0, r7
  403b34:	2301      	movs	r3, #1
  403b36:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  403b3a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  403b3e:	2e00      	cmp	r6, #0
  403b40:	d0e1      	beq.n	403b06 <__register_exitproc+0x3e>
  403b42:	e7d1      	b.n	403ae8 <__register_exitproc+0x20>
  403b44:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  403b48:	430a      	orrs	r2, r1
  403b4a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403b4e:	e7da      	b.n	403b06 <__register_exitproc+0x3e>
  403b50:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  403b54:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  403b58:	e7c1      	b.n	403ade <__register_exitproc+0x16>
  403b5a:	f04f 30ff 	mov.w	r0, #4294967295
  403b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b62:	bf00      	nop
  403b64:	00404020 	.word	0x00404020
  403b68:	00402ccd 	.word	0x00402ccd

00403b6c <_close_r>:
  403b6c:	b538      	push	{r3, r4, r5, lr}
  403b6e:	4c07      	ldr	r4, [pc, #28]	; (403b8c <_close_r+0x20>)
  403b70:	2300      	movs	r3, #0
  403b72:	4605      	mov	r5, r0
  403b74:	4608      	mov	r0, r1
  403b76:	6023      	str	r3, [r4, #0]
  403b78:	f7fd f85e 	bl	400c38 <_close>
  403b7c:	1c43      	adds	r3, r0, #1
  403b7e:	d000      	beq.n	403b82 <_close_r+0x16>
  403b80:	bd38      	pop	{r3, r4, r5, pc}
  403b82:	6823      	ldr	r3, [r4, #0]
  403b84:	2b00      	cmp	r3, #0
  403b86:	d0fb      	beq.n	403b80 <_close_r+0x14>
  403b88:	602b      	str	r3, [r5, #0]
  403b8a:	bd38      	pop	{r3, r4, r5, pc}
  403b8c:	20000954 	.word	0x20000954

00403b90 <_fclose_r>:
  403b90:	2900      	cmp	r1, #0
  403b92:	d03d      	beq.n	403c10 <_fclose_r+0x80>
  403b94:	b570      	push	{r4, r5, r6, lr}
  403b96:	4605      	mov	r5, r0
  403b98:	460c      	mov	r4, r1
  403b9a:	b108      	cbz	r0, 403ba0 <_fclose_r+0x10>
  403b9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403b9e:	b37b      	cbz	r3, 403c00 <_fclose_r+0x70>
  403ba0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ba4:	b90b      	cbnz	r3, 403baa <_fclose_r+0x1a>
  403ba6:	2000      	movs	r0, #0
  403ba8:	bd70      	pop	{r4, r5, r6, pc}
  403baa:	4621      	mov	r1, r4
  403bac:	4628      	mov	r0, r5
  403bae:	f7fe fb79 	bl	4022a4 <__sflush_r>
  403bb2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403bb4:	4606      	mov	r6, r0
  403bb6:	b133      	cbz	r3, 403bc6 <_fclose_r+0x36>
  403bb8:	69e1      	ldr	r1, [r4, #28]
  403bba:	4628      	mov	r0, r5
  403bbc:	4798      	blx	r3
  403bbe:	2800      	cmp	r0, #0
  403bc0:	bfb8      	it	lt
  403bc2:	f04f 36ff 	movlt.w	r6, #4294967295
  403bc6:	89a3      	ldrh	r3, [r4, #12]
  403bc8:	061b      	lsls	r3, r3, #24
  403bca:	d41c      	bmi.n	403c06 <_fclose_r+0x76>
  403bcc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403bce:	b141      	cbz	r1, 403be2 <_fclose_r+0x52>
  403bd0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403bd4:	4299      	cmp	r1, r3
  403bd6:	d002      	beq.n	403bde <_fclose_r+0x4e>
  403bd8:	4628      	mov	r0, r5
  403bda:	f7fe fd65 	bl	4026a8 <_free_r>
  403bde:	2300      	movs	r3, #0
  403be0:	6323      	str	r3, [r4, #48]	; 0x30
  403be2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403be4:	b121      	cbz	r1, 403bf0 <_fclose_r+0x60>
  403be6:	4628      	mov	r0, r5
  403be8:	f7fe fd5e 	bl	4026a8 <_free_r>
  403bec:	2300      	movs	r3, #0
  403bee:	6463      	str	r3, [r4, #68]	; 0x44
  403bf0:	f7fe fc96 	bl	402520 <__sfp_lock_acquire>
  403bf4:	2300      	movs	r3, #0
  403bf6:	81a3      	strh	r3, [r4, #12]
  403bf8:	f7fe fc94 	bl	402524 <__sfp_lock_release>
  403bfc:	4630      	mov	r0, r6
  403bfe:	bd70      	pop	{r4, r5, r6, pc}
  403c00:	f7fe fc88 	bl	402514 <__sinit>
  403c04:	e7cc      	b.n	403ba0 <_fclose_r+0x10>
  403c06:	6921      	ldr	r1, [r4, #16]
  403c08:	4628      	mov	r0, r5
  403c0a:	f7fe fd4d 	bl	4026a8 <_free_r>
  403c0e:	e7dd      	b.n	403bcc <_fclose_r+0x3c>
  403c10:	2000      	movs	r0, #0
  403c12:	4770      	bx	lr

00403c14 <_fstat_r>:
  403c14:	b538      	push	{r3, r4, r5, lr}
  403c16:	460b      	mov	r3, r1
  403c18:	4c07      	ldr	r4, [pc, #28]	; (403c38 <_fstat_r+0x24>)
  403c1a:	4605      	mov	r5, r0
  403c1c:	4611      	mov	r1, r2
  403c1e:	4618      	mov	r0, r3
  403c20:	2300      	movs	r3, #0
  403c22:	6023      	str	r3, [r4, #0]
  403c24:	f7fd f80c 	bl	400c40 <_fstat>
  403c28:	1c43      	adds	r3, r0, #1
  403c2a:	d000      	beq.n	403c2e <_fstat_r+0x1a>
  403c2c:	bd38      	pop	{r3, r4, r5, pc}
  403c2e:	6823      	ldr	r3, [r4, #0]
  403c30:	2b00      	cmp	r3, #0
  403c32:	d0fb      	beq.n	403c2c <_fstat_r+0x18>
  403c34:	602b      	str	r3, [r5, #0]
  403c36:	bd38      	pop	{r3, r4, r5, pc}
  403c38:	20000954 	.word	0x20000954

00403c3c <_isatty_r>:
  403c3c:	b538      	push	{r3, r4, r5, lr}
  403c3e:	4c07      	ldr	r4, [pc, #28]	; (403c5c <_isatty_r+0x20>)
  403c40:	2300      	movs	r3, #0
  403c42:	4605      	mov	r5, r0
  403c44:	4608      	mov	r0, r1
  403c46:	6023      	str	r3, [r4, #0]
  403c48:	f7fd f800 	bl	400c4c <_isatty>
  403c4c:	1c43      	adds	r3, r0, #1
  403c4e:	d000      	beq.n	403c52 <_isatty_r+0x16>
  403c50:	bd38      	pop	{r3, r4, r5, pc}
  403c52:	6823      	ldr	r3, [r4, #0]
  403c54:	2b00      	cmp	r3, #0
  403c56:	d0fb      	beq.n	403c50 <_isatty_r+0x14>
  403c58:	602b      	str	r3, [r5, #0]
  403c5a:	bd38      	pop	{r3, r4, r5, pc}
  403c5c:	20000954 	.word	0x20000954

00403c60 <_lseek_r>:
  403c60:	b570      	push	{r4, r5, r6, lr}
  403c62:	460d      	mov	r5, r1
  403c64:	4c08      	ldr	r4, [pc, #32]	; (403c88 <_lseek_r+0x28>)
  403c66:	4611      	mov	r1, r2
  403c68:	4606      	mov	r6, r0
  403c6a:	461a      	mov	r2, r3
  403c6c:	4628      	mov	r0, r5
  403c6e:	2300      	movs	r3, #0
  403c70:	6023      	str	r3, [r4, #0]
  403c72:	f7fc ffed 	bl	400c50 <_lseek>
  403c76:	1c43      	adds	r3, r0, #1
  403c78:	d000      	beq.n	403c7c <_lseek_r+0x1c>
  403c7a:	bd70      	pop	{r4, r5, r6, pc}
  403c7c:	6823      	ldr	r3, [r4, #0]
  403c7e:	2b00      	cmp	r3, #0
  403c80:	d0fb      	beq.n	403c7a <_lseek_r+0x1a>
  403c82:	6033      	str	r3, [r6, #0]
  403c84:	bd70      	pop	{r4, r5, r6, pc}
  403c86:	bf00      	nop
  403c88:	20000954 	.word	0x20000954

00403c8c <_read_r>:
  403c8c:	b570      	push	{r4, r5, r6, lr}
  403c8e:	460d      	mov	r5, r1
  403c90:	4c08      	ldr	r4, [pc, #32]	; (403cb4 <_read_r+0x28>)
  403c92:	4611      	mov	r1, r2
  403c94:	4606      	mov	r6, r0
  403c96:	461a      	mov	r2, r3
  403c98:	4628      	mov	r0, r5
  403c9a:	2300      	movs	r3, #0
  403c9c:	6023      	str	r3, [r4, #0]
  403c9e:	f7fc fa43 	bl	400128 <_read>
  403ca2:	1c43      	adds	r3, r0, #1
  403ca4:	d000      	beq.n	403ca8 <_read_r+0x1c>
  403ca6:	bd70      	pop	{r4, r5, r6, pc}
  403ca8:	6823      	ldr	r3, [r4, #0]
  403caa:	2b00      	cmp	r3, #0
  403cac:	d0fb      	beq.n	403ca6 <_read_r+0x1a>
  403cae:	6033      	str	r3, [r6, #0]
  403cb0:	bd70      	pop	{r4, r5, r6, pc}
  403cb2:	bf00      	nop
  403cb4:	20000954 	.word	0x20000954

00403cb8 <__aeabi_uldivmod>:
  403cb8:	b953      	cbnz	r3, 403cd0 <__aeabi_uldivmod+0x18>
  403cba:	b94a      	cbnz	r2, 403cd0 <__aeabi_uldivmod+0x18>
  403cbc:	2900      	cmp	r1, #0
  403cbe:	bf08      	it	eq
  403cc0:	2800      	cmpeq	r0, #0
  403cc2:	bf1c      	itt	ne
  403cc4:	f04f 31ff 	movne.w	r1, #4294967295
  403cc8:	f04f 30ff 	movne.w	r0, #4294967295
  403ccc:	f000 b97e 	b.w	403fcc <__aeabi_idiv0>
  403cd0:	f1ad 0c08 	sub.w	ip, sp, #8
  403cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403cd8:	f000 f806 	bl	403ce8 <__udivmoddi4>
  403cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
  403ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403ce4:	b004      	add	sp, #16
  403ce6:	4770      	bx	lr

00403ce8 <__udivmoddi4>:
  403ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403cec:	468c      	mov	ip, r1
  403cee:	460e      	mov	r6, r1
  403cf0:	4604      	mov	r4, r0
  403cf2:	9d08      	ldr	r5, [sp, #32]
  403cf4:	2b00      	cmp	r3, #0
  403cf6:	d150      	bne.n	403d9a <__udivmoddi4+0xb2>
  403cf8:	428a      	cmp	r2, r1
  403cfa:	4617      	mov	r7, r2
  403cfc:	d96c      	bls.n	403dd8 <__udivmoddi4+0xf0>
  403cfe:	fab2 fe82 	clz	lr, r2
  403d02:	f1be 0f00 	cmp.w	lr, #0
  403d06:	d00b      	beq.n	403d20 <__udivmoddi4+0x38>
  403d08:	f1ce 0420 	rsb	r4, lr, #32
  403d0c:	fa20 f404 	lsr.w	r4, r0, r4
  403d10:	fa01 f60e 	lsl.w	r6, r1, lr
  403d14:	ea44 0c06 	orr.w	ip, r4, r6
  403d18:	fa02 f70e 	lsl.w	r7, r2, lr
  403d1c:	fa00 f40e 	lsl.w	r4, r0, lr
  403d20:	ea4f 4917 	mov.w	r9, r7, lsr #16
  403d24:	0c22      	lsrs	r2, r4, #16
  403d26:	fbbc f0f9 	udiv	r0, ip, r9
  403d2a:	fa1f f887 	uxth.w	r8, r7
  403d2e:	fb09 c610 	mls	r6, r9, r0, ip
  403d32:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403d36:	fb00 f308 	mul.w	r3, r0, r8
  403d3a:	42b3      	cmp	r3, r6
  403d3c:	d909      	bls.n	403d52 <__udivmoddi4+0x6a>
  403d3e:	19f6      	adds	r6, r6, r7
  403d40:	f100 32ff 	add.w	r2, r0, #4294967295
  403d44:	f080 8122 	bcs.w	403f8c <__udivmoddi4+0x2a4>
  403d48:	42b3      	cmp	r3, r6
  403d4a:	f240 811f 	bls.w	403f8c <__udivmoddi4+0x2a4>
  403d4e:	3802      	subs	r0, #2
  403d50:	443e      	add	r6, r7
  403d52:	1af6      	subs	r6, r6, r3
  403d54:	b2a2      	uxth	r2, r4
  403d56:	fbb6 f3f9 	udiv	r3, r6, r9
  403d5a:	fb09 6613 	mls	r6, r9, r3, r6
  403d5e:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403d62:	fb03 f808 	mul.w	r8, r3, r8
  403d66:	45a0      	cmp	r8, r4
  403d68:	d909      	bls.n	403d7e <__udivmoddi4+0x96>
  403d6a:	19e4      	adds	r4, r4, r7
  403d6c:	f103 32ff 	add.w	r2, r3, #4294967295
  403d70:	f080 810a 	bcs.w	403f88 <__udivmoddi4+0x2a0>
  403d74:	45a0      	cmp	r8, r4
  403d76:	f240 8107 	bls.w	403f88 <__udivmoddi4+0x2a0>
  403d7a:	3b02      	subs	r3, #2
  403d7c:	443c      	add	r4, r7
  403d7e:	ebc8 0404 	rsb	r4, r8, r4
  403d82:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403d86:	2100      	movs	r1, #0
  403d88:	2d00      	cmp	r5, #0
  403d8a:	d062      	beq.n	403e52 <__udivmoddi4+0x16a>
  403d8c:	fa24 f40e 	lsr.w	r4, r4, lr
  403d90:	2300      	movs	r3, #0
  403d92:	602c      	str	r4, [r5, #0]
  403d94:	606b      	str	r3, [r5, #4]
  403d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403d9a:	428b      	cmp	r3, r1
  403d9c:	d907      	bls.n	403dae <__udivmoddi4+0xc6>
  403d9e:	2d00      	cmp	r5, #0
  403da0:	d055      	beq.n	403e4e <__udivmoddi4+0x166>
  403da2:	2100      	movs	r1, #0
  403da4:	e885 0041 	stmia.w	r5, {r0, r6}
  403da8:	4608      	mov	r0, r1
  403daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403dae:	fab3 f183 	clz	r1, r3
  403db2:	2900      	cmp	r1, #0
  403db4:	f040 8090 	bne.w	403ed8 <__udivmoddi4+0x1f0>
  403db8:	42b3      	cmp	r3, r6
  403dba:	d302      	bcc.n	403dc2 <__udivmoddi4+0xda>
  403dbc:	4282      	cmp	r2, r0
  403dbe:	f200 80f8 	bhi.w	403fb2 <__udivmoddi4+0x2ca>
  403dc2:	1a84      	subs	r4, r0, r2
  403dc4:	eb66 0603 	sbc.w	r6, r6, r3
  403dc8:	2001      	movs	r0, #1
  403dca:	46b4      	mov	ip, r6
  403dcc:	2d00      	cmp	r5, #0
  403dce:	d040      	beq.n	403e52 <__udivmoddi4+0x16a>
  403dd0:	e885 1010 	stmia.w	r5, {r4, ip}
  403dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403dd8:	b912      	cbnz	r2, 403de0 <__udivmoddi4+0xf8>
  403dda:	2701      	movs	r7, #1
  403ddc:	fbb7 f7f2 	udiv	r7, r7, r2
  403de0:	fab7 fe87 	clz	lr, r7
  403de4:	f1be 0f00 	cmp.w	lr, #0
  403de8:	d135      	bne.n	403e56 <__udivmoddi4+0x16e>
  403dea:	1bf3      	subs	r3, r6, r7
  403dec:	ea4f 4817 	mov.w	r8, r7, lsr #16
  403df0:	fa1f fc87 	uxth.w	ip, r7
  403df4:	2101      	movs	r1, #1
  403df6:	fbb3 f0f8 	udiv	r0, r3, r8
  403dfa:	0c22      	lsrs	r2, r4, #16
  403dfc:	fb08 3610 	mls	r6, r8, r0, r3
  403e00:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  403e04:	fb0c f300 	mul.w	r3, ip, r0
  403e08:	42b3      	cmp	r3, r6
  403e0a:	d907      	bls.n	403e1c <__udivmoddi4+0x134>
  403e0c:	19f6      	adds	r6, r6, r7
  403e0e:	f100 32ff 	add.w	r2, r0, #4294967295
  403e12:	d202      	bcs.n	403e1a <__udivmoddi4+0x132>
  403e14:	42b3      	cmp	r3, r6
  403e16:	f200 80ce 	bhi.w	403fb6 <__udivmoddi4+0x2ce>
  403e1a:	4610      	mov	r0, r2
  403e1c:	1af6      	subs	r6, r6, r3
  403e1e:	b2a2      	uxth	r2, r4
  403e20:	fbb6 f3f8 	udiv	r3, r6, r8
  403e24:	fb08 6613 	mls	r6, r8, r3, r6
  403e28:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  403e2c:	fb0c fc03 	mul.w	ip, ip, r3
  403e30:	45a4      	cmp	ip, r4
  403e32:	d907      	bls.n	403e44 <__udivmoddi4+0x15c>
  403e34:	19e4      	adds	r4, r4, r7
  403e36:	f103 32ff 	add.w	r2, r3, #4294967295
  403e3a:	d202      	bcs.n	403e42 <__udivmoddi4+0x15a>
  403e3c:	45a4      	cmp	ip, r4
  403e3e:	f200 80b5 	bhi.w	403fac <__udivmoddi4+0x2c4>
  403e42:	4613      	mov	r3, r2
  403e44:	ebcc 0404 	rsb	r4, ip, r4
  403e48:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  403e4c:	e79c      	b.n	403d88 <__udivmoddi4+0xa0>
  403e4e:	4629      	mov	r1, r5
  403e50:	4628      	mov	r0, r5
  403e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e56:	f1ce 0120 	rsb	r1, lr, #32
  403e5a:	fa06 f30e 	lsl.w	r3, r6, lr
  403e5e:	fa07 f70e 	lsl.w	r7, r7, lr
  403e62:	fa20 f901 	lsr.w	r9, r0, r1
  403e66:	ea4f 4817 	mov.w	r8, r7, lsr #16
  403e6a:	40ce      	lsrs	r6, r1
  403e6c:	ea49 0903 	orr.w	r9, r9, r3
  403e70:	fbb6 faf8 	udiv	sl, r6, r8
  403e74:	ea4f 4419 	mov.w	r4, r9, lsr #16
  403e78:	fb08 661a 	mls	r6, r8, sl, r6
  403e7c:	fa1f fc87 	uxth.w	ip, r7
  403e80:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  403e84:	fb0a f20c 	mul.w	r2, sl, ip
  403e88:	429a      	cmp	r2, r3
  403e8a:	fa00 f40e 	lsl.w	r4, r0, lr
  403e8e:	d90a      	bls.n	403ea6 <__udivmoddi4+0x1be>
  403e90:	19db      	adds	r3, r3, r7
  403e92:	f10a 31ff 	add.w	r1, sl, #4294967295
  403e96:	f080 8087 	bcs.w	403fa8 <__udivmoddi4+0x2c0>
  403e9a:	429a      	cmp	r2, r3
  403e9c:	f240 8084 	bls.w	403fa8 <__udivmoddi4+0x2c0>
  403ea0:	f1aa 0a02 	sub.w	sl, sl, #2
  403ea4:	443b      	add	r3, r7
  403ea6:	1a9b      	subs	r3, r3, r2
  403ea8:	fa1f f989 	uxth.w	r9, r9
  403eac:	fbb3 f1f8 	udiv	r1, r3, r8
  403eb0:	fb08 3311 	mls	r3, r8, r1, r3
  403eb4:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  403eb8:	fb01 f60c 	mul.w	r6, r1, ip
  403ebc:	429e      	cmp	r6, r3
  403ebe:	d907      	bls.n	403ed0 <__udivmoddi4+0x1e8>
  403ec0:	19db      	adds	r3, r3, r7
  403ec2:	f101 32ff 	add.w	r2, r1, #4294967295
  403ec6:	d26b      	bcs.n	403fa0 <__udivmoddi4+0x2b8>
  403ec8:	429e      	cmp	r6, r3
  403eca:	d969      	bls.n	403fa0 <__udivmoddi4+0x2b8>
  403ecc:	3902      	subs	r1, #2
  403ece:	443b      	add	r3, r7
  403ed0:	1b9b      	subs	r3, r3, r6
  403ed2:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  403ed6:	e78e      	b.n	403df6 <__udivmoddi4+0x10e>
  403ed8:	f1c1 0e20 	rsb	lr, r1, #32
  403edc:	fa22 f40e 	lsr.w	r4, r2, lr
  403ee0:	408b      	lsls	r3, r1
  403ee2:	4323      	orrs	r3, r4
  403ee4:	fa20 f70e 	lsr.w	r7, r0, lr
  403ee8:	fa06 f401 	lsl.w	r4, r6, r1
  403eec:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403ef0:	fa26 f60e 	lsr.w	r6, r6, lr
  403ef4:	433c      	orrs	r4, r7
  403ef6:	fbb6 f9fc 	udiv	r9, r6, ip
  403efa:	0c27      	lsrs	r7, r4, #16
  403efc:	fb0c 6619 	mls	r6, ip, r9, r6
  403f00:	fa1f f883 	uxth.w	r8, r3
  403f04:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  403f08:	fb09 f708 	mul.w	r7, r9, r8
  403f0c:	42b7      	cmp	r7, r6
  403f0e:	fa02 f201 	lsl.w	r2, r2, r1
  403f12:	fa00 fa01 	lsl.w	sl, r0, r1
  403f16:	d908      	bls.n	403f2a <__udivmoddi4+0x242>
  403f18:	18f6      	adds	r6, r6, r3
  403f1a:	f109 30ff 	add.w	r0, r9, #4294967295
  403f1e:	d241      	bcs.n	403fa4 <__udivmoddi4+0x2bc>
  403f20:	42b7      	cmp	r7, r6
  403f22:	d93f      	bls.n	403fa4 <__udivmoddi4+0x2bc>
  403f24:	f1a9 0902 	sub.w	r9, r9, #2
  403f28:	441e      	add	r6, r3
  403f2a:	1bf6      	subs	r6, r6, r7
  403f2c:	b2a0      	uxth	r0, r4
  403f2e:	fbb6 f4fc 	udiv	r4, r6, ip
  403f32:	fb0c 6614 	mls	r6, ip, r4, r6
  403f36:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  403f3a:	fb04 f808 	mul.w	r8, r4, r8
  403f3e:	45b8      	cmp	r8, r7
  403f40:	d907      	bls.n	403f52 <__udivmoddi4+0x26a>
  403f42:	18ff      	adds	r7, r7, r3
  403f44:	f104 30ff 	add.w	r0, r4, #4294967295
  403f48:	d228      	bcs.n	403f9c <__udivmoddi4+0x2b4>
  403f4a:	45b8      	cmp	r8, r7
  403f4c:	d926      	bls.n	403f9c <__udivmoddi4+0x2b4>
  403f4e:	3c02      	subs	r4, #2
  403f50:	441f      	add	r7, r3
  403f52:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  403f56:	ebc8 0707 	rsb	r7, r8, r7
  403f5a:	fba0 8902 	umull	r8, r9, r0, r2
  403f5e:	454f      	cmp	r7, r9
  403f60:	4644      	mov	r4, r8
  403f62:	464e      	mov	r6, r9
  403f64:	d314      	bcc.n	403f90 <__udivmoddi4+0x2a8>
  403f66:	d029      	beq.n	403fbc <__udivmoddi4+0x2d4>
  403f68:	b365      	cbz	r5, 403fc4 <__udivmoddi4+0x2dc>
  403f6a:	ebba 0304 	subs.w	r3, sl, r4
  403f6e:	eb67 0706 	sbc.w	r7, r7, r6
  403f72:	fa07 fe0e 	lsl.w	lr, r7, lr
  403f76:	40cb      	lsrs	r3, r1
  403f78:	40cf      	lsrs	r7, r1
  403f7a:	ea4e 0303 	orr.w	r3, lr, r3
  403f7e:	e885 0088 	stmia.w	r5, {r3, r7}
  403f82:	2100      	movs	r1, #0
  403f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f88:	4613      	mov	r3, r2
  403f8a:	e6f8      	b.n	403d7e <__udivmoddi4+0x96>
  403f8c:	4610      	mov	r0, r2
  403f8e:	e6e0      	b.n	403d52 <__udivmoddi4+0x6a>
  403f90:	ebb8 0402 	subs.w	r4, r8, r2
  403f94:	eb69 0603 	sbc.w	r6, r9, r3
  403f98:	3801      	subs	r0, #1
  403f9a:	e7e5      	b.n	403f68 <__udivmoddi4+0x280>
  403f9c:	4604      	mov	r4, r0
  403f9e:	e7d8      	b.n	403f52 <__udivmoddi4+0x26a>
  403fa0:	4611      	mov	r1, r2
  403fa2:	e795      	b.n	403ed0 <__udivmoddi4+0x1e8>
  403fa4:	4681      	mov	r9, r0
  403fa6:	e7c0      	b.n	403f2a <__udivmoddi4+0x242>
  403fa8:	468a      	mov	sl, r1
  403faa:	e77c      	b.n	403ea6 <__udivmoddi4+0x1be>
  403fac:	3b02      	subs	r3, #2
  403fae:	443c      	add	r4, r7
  403fb0:	e748      	b.n	403e44 <__udivmoddi4+0x15c>
  403fb2:	4608      	mov	r0, r1
  403fb4:	e70a      	b.n	403dcc <__udivmoddi4+0xe4>
  403fb6:	3802      	subs	r0, #2
  403fb8:	443e      	add	r6, r7
  403fba:	e72f      	b.n	403e1c <__udivmoddi4+0x134>
  403fbc:	45c2      	cmp	sl, r8
  403fbe:	d3e7      	bcc.n	403f90 <__udivmoddi4+0x2a8>
  403fc0:	463e      	mov	r6, r7
  403fc2:	e7d1      	b.n	403f68 <__udivmoddi4+0x280>
  403fc4:	4629      	mov	r1, r5
  403fc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403fca:	bf00      	nop

00403fcc <__aeabi_idiv0>:
  403fcc:	4770      	bx	lr
  403fce:	bf00      	nop
  403fd0:	63657845 	.word	0x63657845
  403fd4:	6fe3e775 	.word	0x6fe3e775
  403fd8:	20616420 	.word	0x20616420
  403fdc:	20525349 	.word	0x20525349
  403fe0:	74206f64 	.word	0x74206f64
  403fe4:	72656d69 	.word	0x72656d69
  403fe8:	0000002e 	.word	0x0000002e
  403fec:	636f6c43 	.word	0x636f6c43
  403ff0:	6f64206b 	.word	0x6f64206b
  403ff4:	72657020 	.word	0x72657020
  403ff8:	72656669 	.word	0x72656669
  403ffc:	206f6369 	.word	0x206f6369
  404000:	4b4c4353 	.word	0x4b4c4353
  404004:	7525203a 	.word	0x7525203a
  404008:	000d0a20 	.word	0x000d0a20
  40400c:	6e756f63 	.word	0x6e756f63
  404010:	203a7374 	.word	0x203a7374
  404014:	0a207525 	.word	0x0a207525
  404018:	0000000d 	.word	0x0000000d
  40401c:	00000043 	.word	0x00000043

00404020 <_global_impure_ptr>:
  404020:	20000018 0000000a                       ... ....

00404028 <zeroes.6993>:
  404028:	30303030 30303030 30303030 30303030     0000000000000000
  404038:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  404048:	00000000 33323130 37363534 62613938     ....0123456789ab
  404058:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00404068 <blanks.6992>:
  404068:	20202020 20202020 20202020 20202020                     

00404078 <_init>:
  404078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40407a:	bf00      	nop
  40407c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40407e:	bc08      	pop	{r3}
  404080:	469e      	mov	lr, r3
  404082:	4770      	bx	lr

00404084 <__init_array_start>:
  404084:	00402285 	.word	0x00402285

00404088 <__frame_dummy_init_array_entry>:
  404088:	004000f1                                ..@.

0040408c <_fini>:
  40408c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40408e:	bf00      	nop
  404090:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404092:	bc08      	pop	{r3}
  404094:	469e      	mov	lr, r3
  404096:	4770      	bx	lr

00404098 <__fini_array_start>:
  404098:	004000cd 	.word	0x004000cd
