

================================================================
== Vitis HLS Report for 'read_phase'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.630 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      260|  3.330 ns|  0.866 us|    1|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52  |read_phase_Pipeline_VITIS_LOOP_30_1  |      258|      258|  0.859 us|  0.859 us|  257|  257|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      28|      93|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      47|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      34|     146|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52  |read_phase_Pipeline_VITIS_LOOP_30_1  |        0|   0|  28|  93|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |Total                                          |                                     |        0|   0|  28|  93|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_38_p6           |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   6|           3|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_done                        |   9|          2|    1|          2|
    |coeff_stream_write             |   9|          2|    1|          2|
    |in_stream_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  47|         10|    4|         10|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  3|   0|    3|          0|
    |ap_done_reg                                                 |  1|   0|    1|          0|
    |grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |tmp_reg_66                                                  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  6|   0|    6|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          read_phase|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          read_phase|  return value|
|in_stream_TDATA              |   in|   32|        axis|  in_stream_V_data_V|       pointer|
|in_stream_TVALID             |   in|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TREADY             |  out|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TLAST              |   in|    1|        axis|  in_stream_V_last_V|       pointer|
|in_stream_TKEEP              |   in|    4|        axis|  in_stream_V_keep_V|       pointer|
|in_stream_TSTRB              |   in|    4|        axis|  in_stream_V_strb_V|       pointer|
|coeff_stream_din             |  out|   16|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_num_data_valid  |   in|    9|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_fifo_cap        |   in|    9|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_full_n          |   in|    1|     ap_fifo|        coeff_stream|       pointer|
|coeff_stream_write           |  out|    1|     ap_fifo|        coeff_stream|       pointer|
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.49>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 0, i1 %in_stream_V_last_V, i1 0, i1 0, void @empty_10"   --->   Operation 4 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %coeff_stream, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_last_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_keep_V, i32 %in_stream_V_data_V, void @empty_7, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.49ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V, i32 1" [mlkem_ip.cpp:29]   --->   Operation 7 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp, void %if.end, void %for.inc.preheader" [mlkem_ip.cpp:29]   --->   Operation 8 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.07ns)   --->   "%call_ln0 = call void @read_phase_Pipeline_VITIS_LOOP_30_1, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V, i16 %coeff_stream"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 11 [1/2] (1.63ns)   --->   "%call_ln0 = call void @read_phase_Pipeline_VITIS_LOOP_30_1, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V, i16 %coeff_stream"   --->   Operation 11 'call' 'call_ln0' <Predicate = (tmp)> <Delay = 1.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 12 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [mlkem_ip.cpp:36]   --->   Operation 13 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeff_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
tmp                     (nbreadreq          ) [ 0111]
br_ln29                 (br                 ) [ 0000]
empty                   (wait               ) [ 0000]
call_ln0                (call               ) [ 0000]
br_ln0                  (br                 ) [ 0000]
ret_ln36                (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeff_stream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_stream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_phase_Pipeline_VITIS_LOOP_30_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_nbreadreq_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="0" index="3" bw="4" slack="0"/>
<pin id="43" dir="0" index="4" bw="1" slack="0"/>
<pin id="44" dir="0" index="5" bw="1" slack="0"/>
<pin id="45" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="0" index="3" bw="4" slack="0"/>
<pin id="57" dir="0" index="4" bw="1" slack="0"/>
<pin id="58" dir="0" index="5" bw="16" slack="0"/>
<pin id="59" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="66" class="1005" name="tmp_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="2"/>
<pin id="68" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="32" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="38" pin=4"/></net>

<net id="51"><net_src comp="28" pin="0"/><net_sink comp="38" pin=5"/></net>

<net id="60"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="52" pin=4"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="52" pin=5"/></net>

<net id="69"><net_src comp="38" pin="6"/><net_sink comp="66" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_V_data_V | {}
	Port: in_stream_V_keep_V | {}
	Port: in_stream_V_strb_V | {}
	Port: in_stream_V_last_V | {}
	Port: coeff_stream | {2 3 }
 - Input state : 
	Port: read_phase : in_stream_V_data_V | {1 2 3 }
	Port: read_phase : in_stream_V_keep_V | {1 2 3 }
	Port: read_phase : in_stream_V_strb_V | {1 2 3 }
	Port: read_phase : in_stream_V_last_V | {1 2 3 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|
| Operation|                Functional Unit                |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|
|   call   | grp_read_phase_Pipeline_VITIS_LOOP_30_1_fu_52 |    25   |    32   |
|----------|-----------------------------------------------|---------|---------|
| nbreadreq|              tmp_nbreadreq_fu_38              |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|
|   Total  |                                               |    25   |    32   |
|----------|-----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|tmp_reg_66|    1   |
+----------+--------+
|   Total  |    1   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   25   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    1   |    -   |
+-----------+--------+--------+
|   Total   |   26   |   32   |
+-----------+--------+--------+
