// Seed: 1089711886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output tri id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wand id_1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_4
  );
  assign id_7 = id_8;
  assign id_1 = 1 && (id_5) && 1 ? id_8 : -1;
  always @(negedge id_2, posedge id_4 or posedge -1) begin : LABEL_0
    id_10;
  end
endmodule
