module Timer
(
    input CLK,
	input RSTn,
	input [1:0]zero_signal,
    // input Re_flag;
	output [23:0]Number_Sig  //0:3è¡¨ç¤º0.1sä½ï¼Œ4:7è¡¨ç¤ºsä½ï¼Œä»¥æ­¤ç±»æ¨ï¼Œé€è¿
);
   
	 /******************************/
	 
	 parameter T100MS = 23'd4_999_999;          //100msçš„è®¡æ•
	 
	 /******************************/
	 
	 reg [22:0]C1;
	 
	 always @ ( posedge CLK or negedge RSTn )
	    if( !RSTn )
		      C1 <= 23'd0;
		else if( C1 == T100MS )
		      C1 <= 23'd0;
        
		else 
		      C1 <= C1 + 1'b1;
	
	  /*******************************************************/
	 
	 reg [3:0]i;
	 reg [23:0]rNum;
	 reg [23:0]rNumber;
	 
	 always @ ( posedge CLK or negedge RSTn )
	    if( !RSTn || zero_signal)
			    begin
			        i <= 4'd0;
					  rNum <= 24'd0;
					  rNumber <= 24'd0;
				 end
		else
			case( i )
				 
				    0: //0.1s
					if( C1 == T100MS ) 
                    begin 
                        rNum[3:0] <= rNum[3:0] + 1'b1;
                        i <= i + 1'b1; 
                    end                 //ä¸ªä½çš„è®¡æ•
					  
					1: //1s ä½
					if( rNum[3:0] > 4'd9 ) 
                    begin 
                        rNum[7:4] <= rNum[7:4] + 1'b1;
                        rNum[3:0] <= 4'd0; 
                        i <= i + 1'b1; 
                    end                 //ä¸ªä½>9, è¿›ä½ç»™åä½
					else i <= i + 1'b1; 
					  
					2:
					if( rNum[7:4] > 4'd9 )
                    begin rNum[11:8] <= rNum[11:8] + 1'b1;
                    rNum[7:4] <= 4'd0;
                    i <= i + 1'b1;
                    end                //åä½>9, è¿›ä½ç»™ç™¾ä½
					else i <= i + 1'b1;
					  
					3:
					if( rNum[11:8] > 4'd9 )
                    begin rNum[15:12] <= rNum[15:12] + 1'b1;
                    rNum[11:8] <= 4'd0;
                    i <= i + 1'b1;
                    end                 //ç™¾ä½>9, è¿›ä½ç»™åƒä½
					else i <= i + 1'b1;
					  
					4:
					if( rNum[15:12] > 4'd9 )
                    begin
                        rNum[19:16] <= rNum[19:16] + 1'b1;
                        rNum[15:12] <= 4'd0;
                        i <= i + 1'b1;
                        end             //åƒä½>9, è¿›ä½ç»™ä¸‡ä½
			        else i <= i + 1'b1;
					  
					5:  //åƒç§’çº
					if( rNum[19:16] > 4'd9 )
                    begin
                        rNum[23:20] <= rNum[23:20] + 1'b1;
                        rNum[19:16] <= 4'd0;
                    end             //ä¸‡ä½>9, è¿›ä½ç»™åä¸‡ä½
					else i <= i + 1'b1;
					  
					6:
					if( rNum[23:20] > 4'd9 )
                    begin
                        rNum <= 24'd0;
                        i <= i + 1'b1;
                    end       //åä¸‡ä½9, å…¨éƒ¨æ¸
					else i <= i + 1'b1; 
					  
					7:
					begin 
                    rNumber <= rNum; i <= 4'd0; end    //åªæœ‰åˆ°è¿™é‡Œiæ‰ä¼šæ¸…äº†ï¼ŒçŠ¶æ€æœºæ¯åˆ°è¿™é‡Œä¸€æ¬¡è¾“å‡ºä¸€æ¬¡æ•°å­—ï¼Œä¸ƒä¸ªçŠ¶æ€åè¾“å‡ºä¸€æ¬
				 
			endcase

    /*******************************************************/
	 
	 assign Number_Sig = rNumber;
	 
	 /*******************************************************/
	 
endmodule
