{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528255503946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528255503960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 20:25:03 2018 " "Processing started: Tue Jun 05 20:25:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528255503960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255503960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255503960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528255505151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528255505151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_disp_buf " "Found design unit 1: vga_disp_buf" {  } { { "vga.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/vga.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528255516520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake-snake " "Found design unit 1: snake-snake" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528255516535 ""} { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528255516535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528255516605 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd0 snake.vhd(25) " "VHDL Signal Declaration warning at snake.vhd(25): used implicit default value for signal \"ssd0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528255516620 "|snake"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ssd1 snake.vhd(26) " "VHDL Signal Declaration warning at snake.vhd(26): used implicit default value for signal \"ssd1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528255516620 "|snake"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_apple snake.vhd(52) " "Verilog HDL or VHDL warning at snake.vhd(52): object \"new_apple\" assigned a value but never read" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528255516620 "|snake"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "apple snake.vhd(144) " "VHDL Process Statement warning at snake.vhd(144): inferring latch(es) for signal or variable \"apple\", which holds its previous value in one or more paths through the process" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528255516667 "|snake"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pr_dir_state snake.vhd(356) " "VHDL Process Statement warning at snake.vhd(356): signal \"pr_dir_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528255516667 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[0\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[0\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[1\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[1\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[2\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[2\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[3\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[3\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[4\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[4\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[5\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[5\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[6\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[6\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[7\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[7\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516761 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[8\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[8\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[9\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[9\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[10\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[10\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[11\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[11\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[12\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[12\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[13\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[13\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[14\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[14\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[15\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[15\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[16\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[16\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[17\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[17\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[18\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[18\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[19\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[19\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[20\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[20\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[21\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[21\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[22\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[22\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[23\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[23\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[24\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[24\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[25\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[25\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[26\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[26\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[27\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[27\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[28\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[28\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[29\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[29\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[1\]\[30\] snake.vhd(291) " "Inferred latch for \"apple\[1\]\[30\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[0\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[0\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[1\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[1\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[2\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[2\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[3\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[3\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[4\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[4\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[5\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[5\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[6\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[6\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[7\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[7\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[8\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[8\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[9\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[9\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[10\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[10\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[11\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[11\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[12\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[12\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[13\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[13\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[14\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[14\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[15\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[15\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[16\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[16\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[17\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[17\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[18\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[18\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[19\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[19\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[20\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[20\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[21\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[21\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[22\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[22\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[23\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[23\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[24\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[24\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[25\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[25\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[26\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[26\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[27\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[27\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[28\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[28\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[29\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[29\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "apple\[0\]\[30\] snake.vhd(291) " "Inferred latch for \"apple\[0\]\[30\]\" at snake.vhd(291)" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 291 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255516776 "|snake"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "snake_body " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"snake_body\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528255516948 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "display_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"display_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528255516948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[0\] GND " "Pin \"ssd0\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[1\] GND " "Pin \"ssd0\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[2\] GND " "Pin \"ssd0\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[3\] GND " "Pin \"ssd0\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[4\] GND " "Pin \"ssd0\[4\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[5\] GND " "Pin \"ssd0\[5\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd0\[6\] GND " "Pin \"ssd0\[6\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[0\] GND " "Pin \"ssd1\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[1\] GND " "Pin \"ssd1\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[2\] GND " "Pin \"ssd1\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[3\] GND " "Pin \"ssd1\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[4\] GND " "Pin \"ssd1\[4\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[5\] GND " "Pin \"ssd1\[5\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[6\] GND " "Pin \"ssd1\[6\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|ssd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nblanck VCC " "Pin \"nblanck\" is stuck at VCC" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|nblanck"} { "Warning" "WMLS_MLS_STUCK_PIN" "nsync GND " "Pin \"nsync\" is stuck at GND" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528255521684 "|snake|nsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528255521684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528255521858 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "snake_body\[1\]\[1\]\[0\] High " "Register snake_body\[1\]\[1\]\[0\] will power up to High" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 146 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528255522171 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "pr_dir_state\[0\] High " "Register pr_dir_state\[0\] will power up to High" {  } { { "snake.vhd" "" { Text "C:/Users/Soph/Documents/College/Junior/EE 125/EE125/snake_project/snake/snake.vhd" 397 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528255522171 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528255522171 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528255525431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528255525783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528255525783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2966 " "Implemented 2966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528255526049 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528255526049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2929 " "Implemented 2929 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528255526049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528255526049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "824 " "Peak virtual memory: 824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528255526080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 20:25:26 2018 " "Processing ended: Tue Jun 05 20:25:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528255526080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528255526080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528255526080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528255526080 ""}
