// Seed: 2002299296
module module_0 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wire id_6
    , id_10,
    output uwire id_7,
    input tri id_8
);
  assign id_7  = 1'h0 < id_3;
  assign id_10 = id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wor id_2,
    output wand id_3,
    output supply0 id_4,
    input wire id_5,
    input tri id_6,
    output wor id_7,
    input tri id_8,
    output tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    output uwire id_12,
    input wand id_13
    , id_26,
    input tri id_14,
    output wire id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    input wand id_19,
    output wire id_20,
    input tri id_21,
    output tri0 id_22,
    input wor id_23,
    output supply1 id_24
);
  wire id_27;
  module_0(
      id_20, id_11, id_10, id_11, id_17, id_19, id_16, id_24, id_10
  );
endmodule
