// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "04/03/2024 20:33:48"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module part5 (
	SW,
	KEY0,
	KEY1,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	[9:0] SW;
input 	KEY0;
input 	KEY1;
input 	[0:3] KEY;
output 	[9:0] LEDR;
output 	[0:6] HEX0;
output 	[0:6] HEX1;
output 	[0:6] HEX2;
output 	[0:6] HEX3;
output 	[0:6] HEX4;
output 	[0:6] HEX5;

// Design Ports Information
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY0	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY1	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY0~input_o ;
wire \KEY1~input_o ;
wire \KEY[3]~input_o ;
wire \KEY[2]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[5]~input_o ;
wire \SW[0]~input_o ;
wire \a_in[4]~4_combout ;
wire \reg_6bit_inst0|dff_inst4|master|q~combout ;
wire \reg_6bit_inst0|dff_inst4|slave|q~combout ;
wire \SW[6]~input_o ;
wire \b_in[5]~5_combout ;
wire \reg_6bit_inst1|dff_inst5|master|q~combout ;
wire \reg_6bit_inst1|dff_inst5|slave|q~combout ;
wire \SW[4]~input_o ;
wire \b_in[3]~3_combout ;
wire \reg_6bit_inst1|dff_inst3|master|q~combout ;
wire \reg_6bit_inst1|dff_inst3|slave|q~combout ;
wire \a_in[3]~3_combout ;
wire \reg_6bit_inst0|dff_inst3|master|q~combout ;
wire \reg_6bit_inst0|dff_inst3|slave|q~combout ;
wire \SW[2]~input_o ;
wire \b_in[1]~1_combout ;
wire \reg_6bit_inst1|dff_inst1|master|q~combout ;
wire \reg_6bit_inst1|dff_inst1|slave|q~combout ;
wire \SW[3]~input_o ;
wire \b_in[2]~2_combout ;
wire \reg_6bit_inst1|dff_inst2|master|q~combout ;
wire \reg_6bit_inst1|dff_inst2|slave|q~combout ;
wire \a_in[2]~2_combout ;
wire \reg_6bit_inst0|dff_inst2|master|q~combout ;
wire \reg_6bit_inst0|dff_inst2|slave|q~combout ;
wire \SW[1]~input_o ;
wire \a_in[0]~0_combout ;
wire \reg_6bit_inst0|dff_inst0|master|q~combout ;
wire \reg_6bit_inst0|dff_inst0|slave|q~combout ;
wire \a_in[1]~1_combout ;
wire \reg_6bit_inst0|dff_inst1|master|q~combout ;
wire \reg_6bit_inst0|dff_inst1|slave|q~combout ;
wire \b_in[0]~0_combout ;
wire \reg_6bit_inst1|dff_inst0|master|q~combout ;
wire \reg_6bit_inst1|dff_inst0|slave|q~combout ;
wire \adder_6bit_inst0|fa2|mux|m[0]~0_combout ;
wire \adder_6bit_inst0|fa3|mux|m[0]~0_combout ;
wire \b_in[4]~4_combout ;
wire \reg_6bit_inst1|dff_inst4|master|q~combout ;
wire \reg_6bit_inst1|dff_inst4|slave|q~combout ;
wire \a_in[5]~5_combout ;
wire \reg_6bit_inst0|dff_inst5|master|q~combout ;
wire \reg_6bit_inst0|dff_inst5|slave|q~combout ;
wire \adder_6bit_inst0|fa5|mux|m[0]~0_combout ;
wire \adder_6bit_inst0|fa2|s~combout ;
wire \adder_6bit_inst0|fa5|comb~0_combout ;
wire \bintobcd_6bit_inst2|reg~2_combout ;
wire \bintobcd_6bit_inst2|reg~0_combout ;
wire \bintobcd_6bit_inst2|reg~1_combout ;
wire \bintobcd_6bit_inst2|LessThan1~0_combout ;
wire \adder_6bit_inst0|fa1|s~combout ;
wire \bintobcd_6bit_inst2|Add3~2 ;
wire \bintobcd_6bit_inst2|Add3~5_sumout ;
wire \bintobcd_6bit_inst2|LessThan3~0_combout ;
wire \bintobcd_6bit_inst2|bcd0[2]~1_combout ;
wire \bintobcd_6bit_inst2|Add3~1_sumout ;
wire \bintobcd_6bit_inst2|bcd0[1]~0_combout ;
wire \adder_6bit_inst0|fa0|comb~0_combout ;
wire \bintobcd_6bit_inst2|Add3~6 ;
wire \bintobcd_6bit_inst2|Add3~9_sumout ;
wire \bintobcd_6bit_inst2|bcd0[3]~2_combout ;
wire \num_7seg_display_inst4|Mux6~0_combout ;
wire \num_7seg_display_inst4|Mux5~0_combout ;
wire \num_7seg_display_inst4|Mux4~0_combout ;
wire \num_7seg_display_inst4|Mux3~0_combout ;
wire \num_7seg_display_inst4|Mux2~0_combout ;
wire \num_7seg_display_inst4|Mux1~0_combout ;
wire \num_7seg_display_inst4|Mux0~0_combout ;
wire \bintobcd_6bit_inst2|LessThan0~0_combout ;
wire \bintobcd_6bit_inst2|LessThan1~1_combout ;
wire \bintobcd_6bit_inst2|Add3~10 ;
wire \bintobcd_6bit_inst2|Add3~14 ;
wire \bintobcd_6bit_inst2|Add3~18 ;
wire \bintobcd_6bit_inst2|Add3~21_sumout ;
wire \bintobcd_6bit_inst2|bcd1[2]~2_combout ;
wire \bintobcd_6bit_inst2|Add3~22 ;
wire \bintobcd_6bit_inst2|Add3~25_sumout ;
wire \bintobcd_6bit_inst2|bcd1[3]~3_combout ;
wire \bintobcd_6bit_inst2|Add3~17_sumout ;
wire \bintobcd_6bit_inst2|bcd1[1]~1_combout ;
wire \bintobcd_6bit_inst2|Add3~13_sumout ;
wire \bintobcd_6bit_inst2|bcd1[0]~0_combout ;
wire \num_7seg_display_inst5|Mux6~0_combout ;
wire \num_7seg_display_inst5|Mux5~0_combout ;
wire \num_7seg_display_inst5|Mux4~0_combout ;
wire \num_7seg_display_inst5|Mux3~0_combout ;
wire \num_7seg_display_inst5|Mux2~0_combout ;
wire \num_7seg_display_inst5|Mux1~0_combout ;
wire \num_7seg_display_inst5|Mux0~0_combout ;
wire \bintobcd_6bit_inst1|LessThan1~0_combout ;
wire \bintobcd_6bit_inst1|reg~0_combout ;
wire \bintobcd_6bit_inst1|reg~1_combout ;
wire \bintobcd_6bit_inst1|reg~2_combout ;
wire \bintobcd_6bit_inst1|Add3~2 ;
wire \bintobcd_6bit_inst1|Add3~5_sumout ;
wire \bintobcd_6bit_inst1|LessThan3~0_combout ;
wire \bintobcd_6bit_inst1|bcd0[2]~1_combout ;
wire \bintobcd_6bit_inst1|Add3~1_sumout ;
wire \bintobcd_6bit_inst1|bcd0[1]~0_combout ;
wire \bintobcd_6bit_inst1|Add3~6 ;
wire \bintobcd_6bit_inst1|Add3~9_sumout ;
wire \bintobcd_6bit_inst1|bcd0[3]~2_combout ;
wire \num_7seg_display_inst2|Mux6~0_combout ;
wire \num_7seg_display_inst2|Mux5~0_combout ;
wire \num_7seg_display_inst2|Mux4~0_combout ;
wire \num_7seg_display_inst2|Mux3~0_combout ;
wire \num_7seg_display_inst2|Mux2~0_combout ;
wire \num_7seg_display_inst2|Mux1~0_combout ;
wire \num_7seg_display_inst2|Mux0~0_combout ;
wire \bintobcd_6bit_inst1|LessThan1~1_combout ;
wire \bintobcd_6bit_inst1|Add3~10 ;
wire \bintobcd_6bit_inst1|Add3~13_sumout ;
wire \bintobcd_6bit_inst1|bcd1[0]~0_combout ;
wire \bintobcd_6bit_inst1|Add3~14 ;
wire \bintobcd_6bit_inst1|Add3~17_sumout ;
wire \bintobcd_6bit_inst1|bcd1[1]~1_combout ;
wire \bintobcd_6bit_inst1|LessThan0~0_combout ;
wire \bintobcd_6bit_inst1|Add3~18 ;
wire \bintobcd_6bit_inst1|Add3~21_sumout ;
wire \bintobcd_6bit_inst1|bcd1[2]~2_combout ;
wire \bintobcd_6bit_inst1|Add3~22 ;
wire \bintobcd_6bit_inst1|Add3~25_sumout ;
wire \bintobcd_6bit_inst1|bcd1[3]~3_combout ;
wire \num_7seg_display_inst3|Mux6~0_combout ;
wire \num_7seg_display_inst3|Mux5~0_combout ;
wire \num_7seg_display_inst3|Mux4~0_combout ;
wire \num_7seg_display_inst3|Mux3~0_combout ;
wire \num_7seg_display_inst3|Mux2~0_combout ;
wire \num_7seg_display_inst3|Mux1~0_combout ;
wire \num_7seg_display_inst3|Mux0~0_combout ;
wire \bintobcd_6bit_inst0|reg~0_combout ;
wire \bintobcd_6bit_inst0|LessThan3~0_combout ;
wire \bintobcd_6bit_inst0|reg~1_combout ;
wire \bintobcd_6bit_inst0|reg~2_combout ;
wire \bintobcd_6bit_inst0|Add3~2 ;
wire \bintobcd_6bit_inst0|Add3~5_sumout ;
wire \bintobcd_6bit_inst0|LessThan1~0_combout ;
wire \bintobcd_6bit_inst0|bcd0[2]~1_combout ;
wire \bintobcd_6bit_inst0|Add3~1_sumout ;
wire \bintobcd_6bit_inst0|bcd0[1]~0_combout ;
wire \bintobcd_6bit_inst0|Add3~6 ;
wire \bintobcd_6bit_inst0|Add3~9_sumout ;
wire \bintobcd_6bit_inst0|bcd0[3]~2_combout ;
wire \num_7seg_display_inst0|Mux6~0_combout ;
wire \num_7seg_display_inst0|Mux5~0_combout ;
wire \num_7seg_display_inst0|Mux4~0_combout ;
wire \num_7seg_display_inst0|Mux3~0_combout ;
wire \num_7seg_display_inst0|Mux2~0_combout ;
wire \num_7seg_display_inst0|Mux1~0_combout ;
wire \num_7seg_display_inst0|Mux0~0_combout ;
wire \bintobcd_6bit_inst0|LessThan0~0_combout ;
wire \bintobcd_6bit_inst0|LessThan1~1_combout ;
wire \bintobcd_6bit_inst0|Add3~10 ;
wire \bintobcd_6bit_inst0|Add3~14 ;
wire \bintobcd_6bit_inst0|Add3~18 ;
wire \bintobcd_6bit_inst0|Add3~22 ;
wire \bintobcd_6bit_inst0|Add3~25_sumout ;
wire \bintobcd_6bit_inst0|bcd1[3]~3_combout ;
wire \bintobcd_6bit_inst0|Add3~17_sumout ;
wire \bintobcd_6bit_inst0|bcd1[1]~1_combout ;
wire \bintobcd_6bit_inst0|Add3~13_sumout ;
wire \bintobcd_6bit_inst0|bcd1[0]~0_combout ;
wire \bintobcd_6bit_inst0|Add3~21_sumout ;
wire \bintobcd_6bit_inst0|bcd1[2]~2_combout ;
wire \num_7seg_display_inst1|Mux6~0_combout ;
wire \num_7seg_display_inst1|Mux5~0_combout ;
wire \num_7seg_display_inst1|Mux4~0_combout ;
wire \num_7seg_display_inst1|Mux3~0_combout ;
wire \num_7seg_display_inst1|Mux2~0_combout ;
wire \num_7seg_display_inst1|Mux1~0_combout ;
wire \num_7seg_display_inst1|Mux0~0_combout ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\adder_6bit_inst0|fa5|mux|m[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\KEY[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\num_7seg_display_inst4|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\num_7seg_display_inst4|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\num_7seg_display_inst4|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\num_7seg_display_inst4|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\num_7seg_display_inst4|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\num_7seg_display_inst4|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\num_7seg_display_inst4|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\num_7seg_display_inst5|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\num_7seg_display_inst5|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\num_7seg_display_inst5|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\num_7seg_display_inst5|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\num_7seg_display_inst5|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\num_7seg_display_inst5|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\num_7seg_display_inst5|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\num_7seg_display_inst2|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\num_7seg_display_inst2|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\num_7seg_display_inst2|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\num_7seg_display_inst2|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\num_7seg_display_inst2|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\num_7seg_display_inst2|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\num_7seg_display_inst2|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\num_7seg_display_inst3|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\num_7seg_display_inst3|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\num_7seg_display_inst3|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\num_7seg_display_inst3|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\num_7seg_display_inst3|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\num_7seg_display_inst3|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\num_7seg_display_inst3|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\num_7seg_display_inst0|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\num_7seg_display_inst0|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\num_7seg_display_inst0|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\num_7seg_display_inst0|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\num_7seg_display_inst0|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\num_7seg_display_inst0|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\num_7seg_display_inst0|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\num_7seg_display_inst1|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\num_7seg_display_inst1|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\num_7seg_display_inst1|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\num_7seg_display_inst1|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\num_7seg_display_inst1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\num_7seg_display_inst1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\num_7seg_display_inst1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N12
cyclonev_lcell_comb \a_in[4]~4 (
// Equation(s):
// \a_in[4]~4_combout  = ( \SW[0]~input_o  & ( \reg_6bit_inst0|dff_inst4|slave|q~combout  ) ) # ( !\SW[0]~input_o  & ( \reg_6bit_inst0|dff_inst4|slave|q~combout  & ( \SW[5]~input_o  ) ) ) # ( !\SW[0]~input_o  & ( !\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// ( \SW[5]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_in[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_in[4]~4 .extended_lut = "off";
defparam \a_in[4]~4 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \a_in[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst4|master|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst4|master|q~combout  = ( \a_in[4]~4_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst4|master|q~combout ))) ) ) # ( !\a_in[4]~4_combout  & ( (\reg_6bit_inst0|dff_inst4|master|q~combout  & 
// (\KEY[0]~input_o  & \KEY[1]~input_o )) ) )

	.dataa(!\reg_6bit_inst0|dff_inst4|master|q~combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\a_in[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst4|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst4|master|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst4|master|q .lut_mask = 64'h0011001133113311;
defparam \reg_6bit_inst0|dff_inst4|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N30
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst4|slave|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst4|slave|q~combout  = ( \reg_6bit_inst0|dff_inst4|master|q~combout  & ( (\KEY[0]~input_o  & ((\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst4|slave|q~combout ))) ) ) # ( !\reg_6bit_inst0|dff_inst4|master|q~combout  & ( 
// (\KEY[0]~input_o  & (\reg_6bit_inst0|dff_inst4|slave|q~combout  & !\KEY[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst4|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst4|slave|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst4|slave|q .lut_mask = 64'h0300030003330333;
defparam \reg_6bit_inst0|dff_inst4|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \b_in[5]~5 (
// Equation(s):
// \b_in[5]~5_combout  = ( \reg_6bit_inst1|dff_inst5|slave|q~combout  & ( (!\SW[0]~input_o ) # (\SW[6]~input_o ) ) ) # ( !\reg_6bit_inst1|dff_inst5|slave|q~combout  & ( (\SW[0]~input_o  & \SW[6]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_in[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_in[5]~5 .extended_lut = "off";
defparam \b_in[5]~5 .lut_mask = 64'h03030303CFCFCFCF;
defparam \b_in[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N21
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst5|master|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst5|master|q~combout  = ( \b_in[5]~5_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst5|master|q~combout ))) ) ) # ( !\b_in[5]~5_combout  & ( (\KEY[0]~input_o  & (\KEY[1]~input_o  & 
// \reg_6bit_inst1|dff_inst5|master|q~combout )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\reg_6bit_inst1|dff_inst5|master|q~combout ),
	.datae(gnd),
	.dataf(!\b_in[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst5|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst5|master|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst5|master|q .lut_mask = 64'h0005000550555055;
defparam \reg_6bit_inst1|dff_inst5|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst5|slave|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst5|slave|q~combout  = ( \KEY[1]~input_o  & ( \reg_6bit_inst1|dff_inst5|master|q~combout  & ( \KEY[0]~input_o  ) ) ) # ( !\KEY[1]~input_o  & ( \reg_6bit_inst1|dff_inst5|master|q~combout  & ( (\KEY[0]~input_o  & 
// \reg_6bit_inst1|dff_inst5|slave|q~combout ) ) ) ) # ( !\KEY[1]~input_o  & ( !\reg_6bit_inst1|dff_inst5|master|q~combout  & ( (\KEY[0]~input_o  & \reg_6bit_inst1|dff_inst5|slave|q~combout ) ) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\reg_6bit_inst1|dff_inst5|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst5|slave|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst5|slave|q .lut_mask = 64'h0303000003033333;
defparam \reg_6bit_inst1|dff_inst5|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N33
cyclonev_lcell_comb \b_in[3]~3 (
// Equation(s):
// \b_in[3]~3_combout  = ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\SW[0]~input_o ) # (\SW[4]~input_o ) ) ) # ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (\SW[0]~input_o  & \SW[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_in[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_in[3]~3 .extended_lut = "off";
defparam \b_in[3]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \b_in[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N42
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst3|master|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst3|master|q~combout  = ( \b_in[3]~3_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst3|master|q~combout ))) ) ) # ( !\b_in[3]~3_combout  & ( (\KEY[0]~input_o  & 
// (\reg_6bit_inst1|dff_inst3|master|q~combout  & \KEY[1]~input_o )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\reg_6bit_inst1|dff_inst3|master|q~combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b_in[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst3|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst3|master|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst3|master|q .lut_mask = 64'h0101010151515151;
defparam \reg_6bit_inst1|dff_inst3|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N24
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst3|slave|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst3|slave|q~combout  = ( \reg_6bit_inst1|dff_inst3|master|q~combout  & ( (\KEY[0]~input_o  & ((\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst3|slave|q~combout ))) ) ) # ( !\reg_6bit_inst1|dff_inst3|master|q~combout  & ( 
// (\reg_6bit_inst1|dff_inst3|slave|q~combout  & (!\KEY[1]~input_o  & \KEY[0]~input_o )) ) )

	.dataa(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst3|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst3|slave|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst3|slave|q .lut_mask = 64'h00500050005F005F;
defparam \reg_6bit_inst1|dff_inst3|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N6
cyclonev_lcell_comb \a_in[3]~3 (
// Equation(s):
// \a_in[3]~3_combout  = ( \reg_6bit_inst0|dff_inst3|slave|q~combout  & ( (\SW[0]~input_o ) # (\SW[4]~input_o ) ) ) # ( !\reg_6bit_inst0|dff_inst3|slave|q~combout  & ( (\SW[4]~input_o  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_in[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_in[3]~3 .extended_lut = "off";
defparam \a_in[3]~3 .lut_mask = 64'h3300330033FF33FF;
defparam \a_in[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N12
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst3|master|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst3|master|q~combout  = ( \a_in[3]~3_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst3|master|q~combout ))) ) ) # ( !\a_in[3]~3_combout  & ( (\KEY[0]~input_o  & 
// (\reg_6bit_inst0|dff_inst3|master|q~combout  & \KEY[1]~input_o )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\reg_6bit_inst0|dff_inst3|master|q~combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a_in[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst3|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst3|master|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst3|master|q .lut_mask = 64'h0101010151515151;
defparam \reg_6bit_inst0|dff_inst3|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N51
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst3|slave|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst3|slave|q~combout  = ( \reg_6bit_inst0|dff_inst3|master|q~combout  & ( (\KEY[0]~input_o  & ((\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst3|slave|q~combout ))) ) ) # ( !\reg_6bit_inst0|dff_inst3|master|q~combout  & ( 
// (\KEY[0]~input_o  & (\reg_6bit_inst0|dff_inst3|slave|q~combout  & !\KEY[1]~input_o )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst3|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst3|slave|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst3|slave|q .lut_mask = 64'h0500050005550555;
defparam \reg_6bit_inst0|dff_inst3|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N15
cyclonev_lcell_comb \b_in[1]~1 (
// Equation(s):
// \b_in[1]~1_combout  = ( \reg_6bit_inst1|dff_inst1|slave|q~combout  & ( (!\SW[0]~input_o ) # (\SW[2]~input_o ) ) ) # ( !\reg_6bit_inst1|dff_inst1|slave|q~combout  & ( (\SW[0]~input_o  & \SW[2]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_in[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_in[1]~1 .extended_lut = "off";
defparam \b_in[1]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \b_in[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N9
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst1|master|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst1|master|q~combout  = ( \b_in[1]~1_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst1|master|q~combout ))) ) ) # ( !\b_in[1]~1_combout  & ( (\KEY[0]~input_o  & 
// (\reg_6bit_inst1|dff_inst1|master|q~combout  & \KEY[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\reg_6bit_inst1|dff_inst1|master|q~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\b_in[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst1|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst1|master|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst1|master|q .lut_mask = 64'h0003000333033303;
defparam \reg_6bit_inst1|dff_inst1|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N6
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst1|slave|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst1|slave|q~combout  = ( \reg_6bit_inst1|dff_inst1|master|q~combout  & ( (\KEY[0]~input_o  & ((\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst1|slave|q~combout ))) ) ) # ( !\reg_6bit_inst1|dff_inst1|master|q~combout  & ( 
// (\KEY[0]~input_o  & (\reg_6bit_inst1|dff_inst1|slave|q~combout  & !\KEY[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst1|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst1|slave|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst1|slave|q .lut_mask = 64'h0300030003330333;
defparam \reg_6bit_inst1|dff_inst1|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N42
cyclonev_lcell_comb \b_in[2]~2 (
// Equation(s):
// \b_in[2]~2_combout  = ( \reg_6bit_inst1|dff_inst2|slave|q~combout  & ( (!\SW[0]~input_o ) # (\SW[3]~input_o ) ) ) # ( !\reg_6bit_inst1|dff_inst2|slave|q~combout  & ( (\SW[3]~input_o  & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_in[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_in[2]~2 .extended_lut = "off";
defparam \b_in[2]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \b_in[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N45
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst2|master|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst2|master|q~combout  = ( \b_in[2]~2_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst2|master|q~combout ))) ) ) # ( !\b_in[2]~2_combout  & ( (\KEY[0]~input_o  & (\KEY[1]~input_o  & 
// \reg_6bit_inst1|dff_inst2|master|q~combout )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\reg_6bit_inst1|dff_inst2|master|q~combout ),
	.datae(gnd),
	.dataf(!\b_in[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst2|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst2|master|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst2|master|q .lut_mask = 64'h0005000550555055;
defparam \reg_6bit_inst1|dff_inst2|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N57
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst2|slave|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst2|slave|q~combout  = ( \reg_6bit_inst1|dff_inst2|master|q~combout  & ( (\KEY[0]~input_o  & ((\reg_6bit_inst1|dff_inst2|slave|q~combout ) # (\KEY[1]~input_o ))) ) ) # ( !\reg_6bit_inst1|dff_inst2|master|q~combout  & ( 
// (\KEY[0]~input_o  & (!\KEY[1]~input_o  & \reg_6bit_inst1|dff_inst2|slave|q~combout )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst2|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst2|slave|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst2|slave|q .lut_mask = 64'h0050005005550555;
defparam \reg_6bit_inst1|dff_inst2|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \a_in[2]~2 (
// Equation(s):
// \a_in[2]~2_combout  = ( \SW[3]~input_o  & ( \reg_6bit_inst0|dff_inst2|slave|q~combout  ) ) # ( !\SW[3]~input_o  & ( \reg_6bit_inst0|dff_inst2|slave|q~combout  & ( \SW[0]~input_o  ) ) ) # ( \SW[3]~input_o  & ( !\reg_6bit_inst0|dff_inst2|slave|q~combout  & 
// ( !\SW[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_in[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_in[2]~2 .extended_lut = "off";
defparam \a_in[2]~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \a_in[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N45
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst2|master|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst2|master|q~combout  = ( \a_in[2]~2_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst2|master|q~combout ))) ) ) # ( !\a_in[2]~2_combout  & ( (\KEY[1]~input_o  & (\KEY[0]~input_o  & 
// \reg_6bit_inst0|dff_inst2|master|q~combout )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\reg_6bit_inst0|dff_inst2|master|q~combout ),
	.datae(gnd),
	.dataf(!\a_in[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst2|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst2|master|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst2|master|q .lut_mask = 64'h000500050A0F0A0F;
defparam \reg_6bit_inst0|dff_inst2|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst2|slave|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst2|slave|q~combout  = ( \reg_6bit_inst0|dff_inst2|master|q~combout  & ( (\KEY[0]~input_o  & ((\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst2|slave|q~combout ))) ) ) # ( !\reg_6bit_inst0|dff_inst2|master|q~combout  & ( 
// (\reg_6bit_inst0|dff_inst2|slave|q~combout  & (\KEY[0]~input_o  & !\KEY[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst2|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst2|slave|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst2|slave|q .lut_mask = 64'h03000300030F030F;
defparam \reg_6bit_inst0|dff_inst2|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N33
cyclonev_lcell_comb \a_in[0]~0 (
// Equation(s):
// \a_in[0]~0_combout  = ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) # ( !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\SW[1]~input_o  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_in[0]~0 .extended_lut = "off";
defparam \a_in[0]~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \a_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N36
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst0|master|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst0|master|q~combout  = ( \a_in[0]~0_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst0|master|q~combout ))) ) ) # ( !\a_in[0]~0_combout  & ( (\KEY[0]~input_o  & (\KEY[1]~input_o  & 
// \reg_6bit_inst0|dff_inst0|master|q~combout )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(!\reg_6bit_inst0|dff_inst0|master|q~combout ),
	.datae(gnd),
	.dataf(!\a_in[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst0|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst0|master|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst0|master|q .lut_mask = 64'h0011001144554455;
defparam \reg_6bit_inst0|dff_inst0|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N39
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst0|slave|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst0|slave|q~combout  = ( \reg_6bit_inst0|dff_inst0|master|q~combout  & ( (\KEY[0]~input_o  & ((\reg_6bit_inst0|dff_inst0|slave|q~combout ) # (\KEY[1]~input_o ))) ) ) # ( !\reg_6bit_inst0|dff_inst0|master|q~combout  & ( 
// (\KEY[0]~input_o  & (!\KEY[1]~input_o  & \reg_6bit_inst0|dff_inst0|slave|q~combout )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst0|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst0|slave|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst0|slave|q .lut_mask = 64'h0404040415151515;
defparam \reg_6bit_inst0|dff_inst0|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N51
cyclonev_lcell_comb \a_in[1]~1 (
// Equation(s):
// \a_in[1]~1_combout  = ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (\SW[2]~input_o ) # (\SW[0]~input_o ) ) ) # ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (!\SW[0]~input_o  & \SW[2]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_in[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_in[1]~1 .extended_lut = "off";
defparam \a_in[1]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \a_in[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N12
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst1|master|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst1|master|q~combout  = ( \a_in[1]~1_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst1|master|q~combout ))) ) ) # ( !\a_in[1]~1_combout  & ( (\reg_6bit_inst0|dff_inst1|master|q~combout  & 
// (\KEY[0]~input_o  & \KEY[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst0|dff_inst1|master|q~combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\a_in[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst1|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst1|master|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst1|master|q .lut_mask = 64'h000300030F030F03;
defparam \reg_6bit_inst0|dff_inst1|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N48
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst1|slave|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst1|slave|q~combout  = ( \reg_6bit_inst0|dff_inst1|master|q~combout  & ( (\KEY[0]~input_o  & ((\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst1|slave|q~combout ))) ) ) # ( !\reg_6bit_inst0|dff_inst1|master|q~combout  & ( 
// (\KEY[0]~input_o  & (\reg_6bit_inst0|dff_inst1|slave|q~combout  & !\KEY[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst1|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst1|slave|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst1|slave|q .lut_mask = 64'h0300030003330333;
defparam \reg_6bit_inst0|dff_inst1|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \b_in[0]~0 (
// Equation(s):
// \b_in[0]~0_combout  = ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( (!\SW[0]~input_o ) # (\SW[1]~input_o ) ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( (\SW[0]~input_o  & \SW[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\SW[1]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_in[0]~0 .extended_lut = "off";
defparam \b_in[0]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \b_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N27
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst0|master|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst0|master|q~combout  = ( \b_in[0]~0_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst0|master|q~combout ))) ) ) # ( !\b_in[0]~0_combout  & ( (\reg_6bit_inst1|dff_inst0|master|q~combout  & 
// (\KEY[0]~input_o  & \KEY[1]~input_o )) ) )

	.dataa(!\reg_6bit_inst1|dff_inst0|master|q~combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\b_in[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst0|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst0|master|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst0|master|q .lut_mask = 64'h0011001133113311;
defparam \reg_6bit_inst1|dff_inst0|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N30
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst0|slave|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst0|slave|q~combout  = ( \reg_6bit_inst1|dff_inst0|master|q~combout  & ( (\KEY[0]~input_o  & ((\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst0|slave|q~combout ))) ) ) # ( !\reg_6bit_inst1|dff_inst0|master|q~combout  & ( 
// (\reg_6bit_inst1|dff_inst0|slave|q~combout  & (!\KEY[1]~input_o  & \KEY[0]~input_o )) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst0|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst0|slave|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst0|slave|q .lut_mask = 64'h00300030003F003F;
defparam \reg_6bit_inst1|dff_inst0|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N18
cyclonev_lcell_comb \adder_6bit_inst0|fa2|mux|m[0]~0 (
// Equation(s):
// \adder_6bit_inst0|fa2|mux|m[0]~0_combout  = ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( (!\reg_6bit_inst1|dff_inst2|slave|q~combout  & (\reg_6bit_inst0|dff_inst2|slave|q~combout  & 
// ((\reg_6bit_inst0|dff_inst0|slave|q~combout ) # (\reg_6bit_inst1|dff_inst1|slave|q~combout )))) # (\reg_6bit_inst1|dff_inst2|slave|q~combout  & (((\reg_6bit_inst0|dff_inst0|slave|q~combout ) # (\reg_6bit_inst0|dff_inst2|slave|q~combout )) # 
// (\reg_6bit_inst1|dff_inst1|slave|q~combout ))) ) ) ) # ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( (!\reg_6bit_inst1|dff_inst2|slave|q~combout  & (\reg_6bit_inst1|dff_inst1|slave|q~combout  & 
// (\reg_6bit_inst0|dff_inst2|slave|q~combout  & \reg_6bit_inst0|dff_inst0|slave|q~combout ))) # (\reg_6bit_inst1|dff_inst2|slave|q~combout  & (((\reg_6bit_inst1|dff_inst1|slave|q~combout  & \reg_6bit_inst0|dff_inst0|slave|q~combout )) # 
// (\reg_6bit_inst0|dff_inst2|slave|q~combout ))) ) ) ) # ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( (!\reg_6bit_inst1|dff_inst1|slave|q~combout  & (\reg_6bit_inst1|dff_inst2|slave|q~combout  & 
// \reg_6bit_inst0|dff_inst2|slave|q~combout )) # (\reg_6bit_inst1|dff_inst1|slave|q~combout  & ((\reg_6bit_inst0|dff_inst2|slave|q~combout ) # (\reg_6bit_inst1|dff_inst2|slave|q~combout ))) ) ) ) # ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( 
// !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( (\reg_6bit_inst1|dff_inst2|slave|q~combout  & \reg_6bit_inst0|dff_inst2|slave|q~combout ) ) ) )

	.dataa(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datac(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datad(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datae(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.dataf(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder_6bit_inst0|fa2|mux|m[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder_6bit_inst0|fa2|mux|m[0]~0 .extended_lut = "off";
defparam \adder_6bit_inst0|fa2|mux|m[0]~0 .lut_mask = 64'h030317170317173F;
defparam \adder_6bit_inst0|fa2|mux|m[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N27
cyclonev_lcell_comb \adder_6bit_inst0|fa3|mux|m[0]~0 (
// Equation(s):
// \adder_6bit_inst0|fa3|mux|m[0]~0_combout  = ( \adder_6bit_inst0|fa2|mux|m[0]~0_combout  & ( (\reg_6bit_inst0|dff_inst3|slave|q~combout ) # (\reg_6bit_inst1|dff_inst3|slave|q~combout ) ) ) # ( !\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & ( 
// (\reg_6bit_inst1|dff_inst3|slave|q~combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout ) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datac(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder_6bit_inst0|fa3|mux|m[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder_6bit_inst0|fa3|mux|m[0]~0 .extended_lut = "off";
defparam \adder_6bit_inst0|fa3|mux|m[0]~0 .lut_mask = 64'h030303033F3F3F3F;
defparam \adder_6bit_inst0|fa3|mux|m[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N6
cyclonev_lcell_comb \b_in[4]~4 (
// Equation(s):
// \b_in[4]~4_combout  = ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( (!\SW[0]~input_o ) # (\SW[5]~input_o ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( (\SW[0]~input_o  & \SW[5]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\SW[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b_in[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b_in[4]~4 .extended_lut = "off";
defparam \b_in[4]~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \b_in[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst4|master|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst4|master|q~combout  = ( \b_in[4]~4_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst1|dff_inst4|master|q~combout ))) ) ) # ( !\b_in[4]~4_combout  & ( (\KEY[0]~input_o  & 
// (\reg_6bit_inst1|dff_inst4|master|q~combout  & \KEY[1]~input_o )) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\reg_6bit_inst1|dff_inst4|master|q~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\b_in[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst4|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst4|master|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst4|master|q .lut_mask = 64'h0005000555055505;
defparam \reg_6bit_inst1|dff_inst4|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N39
cyclonev_lcell_comb \reg_6bit_inst1|dff_inst4|slave|q (
// Equation(s):
// \reg_6bit_inst1|dff_inst4|slave|q~combout  = ( \KEY[1]~input_o  & ( \reg_6bit_inst1|dff_inst4|master|q~combout  & ( \KEY[0]~input_o  ) ) ) # ( !\KEY[1]~input_o  & ( \reg_6bit_inst1|dff_inst4|master|q~combout  & ( (\reg_6bit_inst1|dff_inst4|slave|q~combout 
//  & \KEY[0]~input_o ) ) ) ) # ( !\KEY[1]~input_o  & ( !\reg_6bit_inst1|dff_inst4|master|q~combout  & ( (\reg_6bit_inst1|dff_inst4|slave|q~combout  & \KEY[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\reg_6bit_inst1|dff_inst4|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst1|dff_inst4|slave|q .extended_lut = "off";
defparam \reg_6bit_inst1|dff_inst4|slave|q .lut_mask = 64'h0303000003030F0F;
defparam \reg_6bit_inst1|dff_inst4|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N57
cyclonev_lcell_comb \a_in[5]~5 (
// Equation(s):
// \a_in[5]~5_combout  = (!\SW[0]~input_o  & (\SW[6]~input_o )) # (\SW[0]~input_o  & ((\reg_6bit_inst0|dff_inst5|slave|q~combout )))

	.dataa(!\SW[6]~input_o ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a_in[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a_in[5]~5 .extended_lut = "off";
defparam \a_in[5]~5 .lut_mask = 64'h505F505F505F505F;
defparam \a_in[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N54
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst5|master|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst5|master|q~combout  = ( \a_in[5]~5_combout  & ( (\KEY[0]~input_o  & ((!\KEY[1]~input_o ) # (\reg_6bit_inst0|dff_inst5|master|q~combout ))) ) ) # ( !\a_in[5]~5_combout  & ( (\KEY[0]~input_o  & 
// (\reg_6bit_inst0|dff_inst5|master|q~combout  & \KEY[1]~input_o )) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\reg_6bit_inst0|dff_inst5|master|q~combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\a_in[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst5|master|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst5|master|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst5|master|q .lut_mask = 64'h0003000333033303;
defparam \reg_6bit_inst0|dff_inst5|master|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_lcell_comb \reg_6bit_inst0|dff_inst5|slave|q (
// Equation(s):
// \reg_6bit_inst0|dff_inst5|slave|q~combout  = ( \KEY[1]~input_o  & ( \reg_6bit_inst0|dff_inst5|master|q~combout  & ( \KEY[0]~input_o  ) ) ) # ( !\KEY[1]~input_o  & ( \reg_6bit_inst0|dff_inst5|master|q~combout  & ( (\KEY[0]~input_o  & 
// \reg_6bit_inst0|dff_inst5|slave|q~combout ) ) ) ) # ( !\KEY[1]~input_o  & ( !\reg_6bit_inst0|dff_inst5|master|q~combout  & ( (\KEY[0]~input_o  & \reg_6bit_inst0|dff_inst5|slave|q~combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\reg_6bit_inst0|dff_inst5|master|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6bit_inst0|dff_inst5|slave|q .extended_lut = "off";
defparam \reg_6bit_inst0|dff_inst5|slave|q .lut_mask = 64'h000F0000000F0F0F;
defparam \reg_6bit_inst0|dff_inst5|slave|q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N30
cyclonev_lcell_comb \adder_6bit_inst0|fa5|mux|m[0]~0 (
// Equation(s):
// \adder_6bit_inst0|fa5|mux|m[0]~0_combout  = ( \reg_6bit_inst0|dff_inst5|slave|q~combout  & ( ((!\reg_6bit_inst0|dff_inst4|slave|q~combout  & (\adder_6bit_inst0|fa3|mux|m[0]~0_combout  & \reg_6bit_inst1|dff_inst4|slave|q~combout )) # 
// (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((\reg_6bit_inst1|dff_inst4|slave|q~combout ) # (\adder_6bit_inst0|fa3|mux|m[0]~0_combout )))) # (\reg_6bit_inst1|dff_inst5|slave|q~combout ) ) ) # ( !\reg_6bit_inst0|dff_inst5|slave|q~combout  & ( 
// (\reg_6bit_inst1|dff_inst5|slave|q~combout  & ((!\reg_6bit_inst0|dff_inst4|slave|q~combout  & (\adder_6bit_inst0|fa3|mux|m[0]~0_combout  & \reg_6bit_inst1|dff_inst4|slave|q~combout )) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// ((\reg_6bit_inst1|dff_inst4|slave|q~combout ) # (\adder_6bit_inst0|fa3|mux|m[0]~0_combout ))))) ) )

	.dataa(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datac(!\adder_6bit_inst0|fa3|mux|m[0]~0_combout ),
	.datad(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder_6bit_inst0|fa5|mux|m[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder_6bit_inst0|fa5|mux|m[0]~0 .extended_lut = "off";
defparam \adder_6bit_inst0|fa5|mux|m[0]~0 .lut_mask = 64'h01130113377F377F;
defparam \adder_6bit_inst0|fa5|mux|m[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \adder_6bit_inst0|fa2|s (
// Equation(s):
// \adder_6bit_inst0|fa2|s~combout  = ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst2|slave|q~combout  $ (!\reg_6bit_inst0|dff_inst2|slave|q~combout  $ 
// (((\reg_6bit_inst0|dff_inst0|slave|q~combout ) # (\reg_6bit_inst1|dff_inst1|slave|q~combout )))) ) ) ) # ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst2|slave|q~combout  $ 
// (!\reg_6bit_inst0|dff_inst2|slave|q~combout  $ (((\reg_6bit_inst1|dff_inst1|slave|q~combout  & \reg_6bit_inst0|dff_inst0|slave|q~combout )))) ) ) ) # ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( 
// !\reg_6bit_inst1|dff_inst1|slave|q~combout  $ (!\reg_6bit_inst1|dff_inst2|slave|q~combout  $ (\reg_6bit_inst0|dff_inst2|slave|q~combout )) ) ) ) # ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( 
// !\reg_6bit_inst1|dff_inst2|slave|q~combout  $ (!\reg_6bit_inst0|dff_inst2|slave|q~combout ) ) ) )

	.dataa(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datac(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datad(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datae(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.dataf(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder_6bit_inst0|fa2|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder_6bit_inst0|fa2|s .extended_lut = "off";
defparam \adder_6bit_inst0|fa2|s .lut_mask = 64'h3C3C69693C6969C3;
defparam \adder_6bit_inst0|fa2|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N15
cyclonev_lcell_comb \adder_6bit_inst0|fa5|comb~0 (
// Equation(s):
// \adder_6bit_inst0|fa5|comb~0_combout  = ( \reg_6bit_inst0|dff_inst5|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst5|slave|q~combout  ) ) # ( !\reg_6bit_inst0|dff_inst5|slave|q~combout  & ( \reg_6bit_inst1|dff_inst5|slave|q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder_6bit_inst0|fa5|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder_6bit_inst0|fa5|comb~0 .extended_lut = "off";
defparam \adder_6bit_inst0|fa5|comb~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \adder_6bit_inst0|fa5|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N18
cyclonev_lcell_comb \bintobcd_6bit_inst2|reg~2 (
// Equation(s):
// \bintobcd_6bit_inst2|reg~2_combout  = ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & (!\adder_6bit_inst0|fa5|comb~0_combout  & 
// (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (!\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (!\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (!\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) ) # ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( 
// (!\adder_6bit_inst0|fa5|comb~0_combout  & ((!\reg_6bit_inst0|dff_inst4|slave|q~combout  & (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout ))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & (!\adder_6bit_inst0|fa5|comb~0_combout  & 
// (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout ))) ) ) )

	.dataa(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datab(!\adder_6bit_inst0|fa5|comb~0_combout ),
	.datac(!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ),
	.datad(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datae(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|reg~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|reg~2 .lut_mask = 64'h2004400804400880;
defparam \bintobcd_6bit_inst2|reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N0
cyclonev_lcell_comb \bintobcd_6bit_inst2|reg~0 (
// Equation(s):
// \bintobcd_6bit_inst2|reg~0_combout  = ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout  & 
// (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout )) # (\adder_6bit_inst0|fa5|comb~0_combout  & (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )))) # 
// (\reg_6bit_inst0|dff_inst4|slave|q~combout  & (!\adder_6bit_inst0|fa5|comb~0_combout  $ (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( 
// \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & (!\adder_6bit_inst0|fa5|comb~0_combout  $ (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (!\reg_6bit_inst0|dff_inst3|slave|q~combout )))) # 
// (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout )) # (\adder_6bit_inst0|fa5|comb~0_combout  & 
// (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) ) # ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// ((!\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (!\reg_6bit_inst0|dff_inst3|slave|q~combout ))) # (\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & 
// !\reg_6bit_inst0|dff_inst3|slave|q~combout )))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout  & (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )) # 
// (\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (!\reg_6bit_inst0|dff_inst3|slave|q~combout ))))) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( 
// (!\adder_6bit_inst0|fa5|comb~0_combout  & ((!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (!\reg_6bit_inst0|dff_inst3|slave|q~combout )))) # (\adder_6bit_inst0|fa5|comb~0_combout  & ((!\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) )

	.dataa(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datab(!\adder_6bit_inst0|fa5|comb~0_combout ),
	.datac(!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ),
	.datad(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datae(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|reg~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|reg~0 .lut_mask = 64'h1CC22994C2299443;
defparam \bintobcd_6bit_inst2|reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N36
cyclonev_lcell_comb \bintobcd_6bit_inst2|reg~1 (
// Equation(s):
// \bintobcd_6bit_inst2|reg~1_combout  = ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & (((!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & 
// !\reg_6bit_inst0|dff_inst3|slave|q~combout )))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout  & (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )) # 
// (\adder_6bit_inst0|fa5|comb~0_combout  & ((\reg_6bit_inst0|dff_inst3|slave|q~combout ) # (\adder_6bit_inst0|fa2|mux|m[0]~0_combout ))))) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( 
// (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout  & ((\reg_6bit_inst0|dff_inst3|slave|q~combout ) # (\adder_6bit_inst0|fa2|mux|m[0]~0_combout ))) # (\adder_6bit_inst0|fa5|comb~0_combout  & 
// (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & (((!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) ) # ( 
// \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout ) # 
// (\reg_6bit_inst0|dff_inst3|slave|q~combout ))) # (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & ((!\reg_6bit_inst0|dff_inst3|slave|q~combout ))))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & (\adder_6bit_inst0|fa5|comb~0_combout  & 
// (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout ))) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\adder_6bit_inst0|fa5|comb~0_combout  & 
// (!\reg_6bit_inst0|dff_inst4|slave|q~combout  $ (((!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ) # (!\reg_6bit_inst0|dff_inst3|slave|q~combout ))))) # (\adder_6bit_inst0|fa5|comb~0_combout  & (\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  $ (!\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) )

	.dataa(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datab(!\adder_6bit_inst0|fa5|comb~0_combout ),
	.datac(!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ),
	.datad(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datae(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|reg~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|reg~1 .lut_mask = 64'h45588AA1588AA115;
defparam \bintobcd_6bit_inst2|reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \bintobcd_6bit_inst2|LessThan1~0 (
// Equation(s):
// \bintobcd_6bit_inst2|LessThan1~0_combout  = ( \bintobcd_6bit_inst2|reg~1_combout  & ( (\bintobcd_6bit_inst2|reg~0_combout ) # (\adder_6bit_inst0|fa2|s~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\adder_6bit_inst0|fa2|s~combout ),
	.datad(!\bintobcd_6bit_inst2|reg~0_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|LessThan1~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|LessThan1~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \bintobcd_6bit_inst2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N54
cyclonev_lcell_comb \adder_6bit_inst0|fa1|s (
// Equation(s):
// \adder_6bit_inst0|fa1|s~combout  = ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  $ (!\reg_6bit_inst1|dff_inst1|slave|q~combout  $ (\reg_6bit_inst0|dff_inst0|slave|q~combout )) ) ) # ( 
// !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  $ (!\reg_6bit_inst1|dff_inst1|slave|q~combout ) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.datac(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datad(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder_6bit_inst0|fa1|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder_6bit_inst0|fa1|s .extended_lut = "off";
defparam \adder_6bit_inst0|fa1|s .lut_mask = 64'h3C3C3C3C3CC33CC3;
defparam \adder_6bit_inst0|fa1|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \bintobcd_6bit_inst2|Add3~1 (
// Equation(s):
// \bintobcd_6bit_inst2|Add3~1_sumout  = SUM(( VCC ) + ( \adder_6bit_inst0|fa1|s~combout  ) + ( !VCC ))
// \bintobcd_6bit_inst2|Add3~2  = CARRY(( VCC ) + ( \adder_6bit_inst0|fa1|s~combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\adder_6bit_inst0|fa1|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst2|Add3~1_sumout ),
	.cout(\bintobcd_6bit_inst2|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|Add3~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|Add3~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \bintobcd_6bit_inst2|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \bintobcd_6bit_inst2|Add3~5 (
// Equation(s):
// \bintobcd_6bit_inst2|Add3~5_sumout  = SUM(( VCC ) + ( (!\adder_6bit_inst0|fa2|s~combout  & (((\bintobcd_6bit_inst2|reg~0_combout  & \bintobcd_6bit_inst2|reg~1_combout )) # (\bintobcd_6bit_inst2|reg~2_combout ))) # (\adder_6bit_inst0|fa2|s~combout  & 
// (((!\bintobcd_6bit_inst2|reg~2_combout  & !\bintobcd_6bit_inst2|reg~1_combout )))) ) + ( \bintobcd_6bit_inst2|Add3~2  ))
// \bintobcd_6bit_inst2|Add3~6  = CARRY(( VCC ) + ( (!\adder_6bit_inst0|fa2|s~combout  & (((\bintobcd_6bit_inst2|reg~0_combout  & \bintobcd_6bit_inst2|reg~1_combout )) # (\bintobcd_6bit_inst2|reg~2_combout ))) # (\adder_6bit_inst0|fa2|s~combout  & 
// (((!\bintobcd_6bit_inst2|reg~2_combout  & !\bintobcd_6bit_inst2|reg~1_combout )))) ) + ( \bintobcd_6bit_inst2|Add3~2  ))

	.dataa(!\adder_6bit_inst0|fa2|s~combout ),
	.datab(!\bintobcd_6bit_inst2|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|reg~1_combout ),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst2|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst2|Add3~5_sumout ),
	.cout(\bintobcd_6bit_inst2|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|Add3~5 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|Add3~5 .lut_mask = 64'h0000A5D50000FFFF;
defparam \bintobcd_6bit_inst2|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \bintobcd_6bit_inst2|LessThan3~0 (
// Equation(s):
// \bintobcd_6bit_inst2|LessThan3~0_combout  = ( \bintobcd_6bit_inst2|reg~1_combout  & ( (!\adder_6bit_inst0|fa2|s~combout  & (\bintobcd_6bit_inst2|reg~0_combout )) # (\adder_6bit_inst0|fa2|s~combout  & ((!\bintobcd_6bit_inst2|reg~0_combout ) # 
// (!\adder_6bit_inst0|fa1|s~combout ))) ) ) # ( !\bintobcd_6bit_inst2|reg~1_combout  & ( (!\bintobcd_6bit_inst2|reg~2_combout  & ((!\bintobcd_6bit_inst2|reg~0_combout ) # ((!\adder_6bit_inst0|fa2|s~combout  & !\adder_6bit_inst0|fa1|s~combout )))) ) )

	.dataa(!\adder_6bit_inst0|fa2|s~combout ),
	.datab(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datac(!\bintobcd_6bit_inst2|reg~0_combout ),
	.datad(!\adder_6bit_inst0|fa1|s~combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|LessThan3~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|LessThan3~0 .lut_mask = 64'hC8C0C8C05F5A5F5A;
defparam \bintobcd_6bit_inst2|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \bintobcd_6bit_inst2|bcd0[2]~1 (
// Equation(s):
// \bintobcd_6bit_inst2|bcd0[2]~1_combout  = ( \bintobcd_6bit_inst2|LessThan3~0_combout  & ( !\adder_6bit_inst0|fa2|s~combout  $ (((!\bintobcd_6bit_inst2|reg~2_combout  & !\bintobcd_6bit_inst2|LessThan1~0_combout ))) ) ) # ( 
// !\bintobcd_6bit_inst2|LessThan3~0_combout  & ( \bintobcd_6bit_inst2|Add3~5_sumout  ) )

	.dataa(!\adder_6bit_inst0|fa2|s~combout ),
	.datab(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datac(!\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.datad(!\bintobcd_6bit_inst2|Add3~5_sumout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|bcd0[2]~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|bcd0[2]~1 .lut_mask = 64'h00FF00FF6A6A6A6A;
defparam \bintobcd_6bit_inst2|bcd0[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \bintobcd_6bit_inst2|bcd0[1]~0 (
// Equation(s):
// \bintobcd_6bit_inst2|bcd0[1]~0_combout  = ( \bintobcd_6bit_inst2|Add3~1_sumout  & ( \bintobcd_6bit_inst2|reg~1_combout  & ( ((!\adder_6bit_inst0|fa2|s~combout  & !\bintobcd_6bit_inst2|reg~0_combout )) # (\adder_6bit_inst0|fa1|s~combout ) ) ) ) # ( 
// !\bintobcd_6bit_inst2|Add3~1_sumout  & ( \bintobcd_6bit_inst2|reg~1_combout  & ( (\adder_6bit_inst0|fa1|s~combout  & (!\adder_6bit_inst0|fa2|s~combout  $ (!\bintobcd_6bit_inst2|reg~0_combout ))) ) ) ) # ( \bintobcd_6bit_inst2|Add3~1_sumout  & ( 
// !\bintobcd_6bit_inst2|reg~1_combout  & ( (((\adder_6bit_inst0|fa2|s~combout  & \bintobcd_6bit_inst2|reg~0_combout )) # (\bintobcd_6bit_inst2|reg~2_combout )) # (\adder_6bit_inst0|fa1|s~combout ) ) ) ) # ( !\bintobcd_6bit_inst2|Add3~1_sumout  & ( 
// !\bintobcd_6bit_inst2|reg~1_combout  & ( (\adder_6bit_inst0|fa1|s~combout  & (!\bintobcd_6bit_inst2|reg~2_combout  & !\bintobcd_6bit_inst2|reg~0_combout )) ) ) )

	.dataa(!\adder_6bit_inst0|fa2|s~combout ),
	.datab(!\adder_6bit_inst0|fa1|s~combout ),
	.datac(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datad(!\bintobcd_6bit_inst2|reg~0_combout ),
	.datae(!\bintobcd_6bit_inst2|Add3~1_sumout ),
	.dataf(!\bintobcd_6bit_inst2|reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|bcd0[1]~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|bcd0[1]~0 .lut_mask = 64'h30003F7F1122BB33;
defparam \bintobcd_6bit_inst2|bcd0[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N27
cyclonev_lcell_comb \adder_6bit_inst0|fa0|comb~0 (
// Equation(s):
// \adder_6bit_inst0|fa0|comb~0_combout  = ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst0|slave|q~combout  ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( \reg_6bit_inst0|dff_inst0|slave|q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adder_6bit_inst0|fa0|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder_6bit_inst0|fa0|comb~0 .extended_lut = "off";
defparam \adder_6bit_inst0|fa0|comb~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \adder_6bit_inst0|fa0|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N6
cyclonev_lcell_comb \bintobcd_6bit_inst2|Add3~9 (
// Equation(s):
// \bintobcd_6bit_inst2|Add3~9_sumout  = SUM(( GND ) + ( (!\bintobcd_6bit_inst2|reg~2_combout  & (\bintobcd_6bit_inst2|reg~0_combout  & ((!\bintobcd_6bit_inst2|reg~1_combout ) # (\adder_6bit_inst0|fa2|s~combout )))) # (\bintobcd_6bit_inst2|reg~2_combout  & 
// ((!\bintobcd_6bit_inst2|reg~0_combout  $ (\adder_6bit_inst0|fa2|s~combout )))) ) + ( \bintobcd_6bit_inst2|Add3~6  ))
// \bintobcd_6bit_inst2|Add3~10  = CARRY(( GND ) + ( (!\bintobcd_6bit_inst2|reg~2_combout  & (\bintobcd_6bit_inst2|reg~0_combout  & ((!\bintobcd_6bit_inst2|reg~1_combout ) # (\adder_6bit_inst0|fa2|s~combout )))) # (\bintobcd_6bit_inst2|reg~2_combout  & 
// ((!\bintobcd_6bit_inst2|reg~0_combout  $ (\adder_6bit_inst0|fa2|s~combout )))) ) + ( \bintobcd_6bit_inst2|Add3~6  ))

	.dataa(!\bintobcd_6bit_inst2|reg~1_combout ),
	.datab(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datac(!\bintobcd_6bit_inst2|reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\adder_6bit_inst0|fa2|s~combout ),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst2|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst2|Add3~9_sumout ),
	.cout(\bintobcd_6bit_inst2|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|Add3~9 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|Add3~9 .lut_mask = 64'h0000C7F000000000;
defparam \bintobcd_6bit_inst2|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N42
cyclonev_lcell_comb \bintobcd_6bit_inst2|bcd0[3]~2 (
// Equation(s):
// \bintobcd_6bit_inst2|bcd0[3]~2_combout  = ( \adder_6bit_inst0|fa2|s~combout  & ( \adder_6bit_inst0|fa1|s~combout  & ( (\bintobcd_6bit_inst2|Add3~9_sumout  & (((!\bintobcd_6bit_inst2|reg~1_combout  & \bintobcd_6bit_inst2|reg~2_combout )) # 
// (\bintobcd_6bit_inst2|reg~0_combout ))) ) ) ) # ( !\adder_6bit_inst0|fa2|s~combout  & ( \adder_6bit_inst0|fa1|s~combout  & ( (\bintobcd_6bit_inst2|Add3~9_sumout  & ((!\bintobcd_6bit_inst2|reg~1_combout  & ((\bintobcd_6bit_inst2|reg~0_combout ) # 
// (\bintobcd_6bit_inst2|reg~2_combout ))) # (\bintobcd_6bit_inst2|reg~1_combout  & ((!\bintobcd_6bit_inst2|reg~0_combout ))))) ) ) ) # ( \adder_6bit_inst0|fa2|s~combout  & ( !\adder_6bit_inst0|fa1|s~combout  & ( (!\bintobcd_6bit_inst2|reg~1_combout  & 
// (\bintobcd_6bit_inst2|Add3~9_sumout  & ((\bintobcd_6bit_inst2|reg~0_combout ) # (\bintobcd_6bit_inst2|reg~2_combout )))) # (\bintobcd_6bit_inst2|reg~1_combout  & (((\bintobcd_6bit_inst2|reg~0_combout )))) ) ) ) # ( !\adder_6bit_inst0|fa2|s~combout  & ( 
// !\adder_6bit_inst0|fa1|s~combout  & ( (!\bintobcd_6bit_inst2|reg~1_combout  & ((!\bintobcd_6bit_inst2|reg~2_combout  & (\bintobcd_6bit_inst2|reg~0_combout )) # (\bintobcd_6bit_inst2|reg~2_combout  & ((\bintobcd_6bit_inst2|Add3~9_sumout ))))) # 
// (\bintobcd_6bit_inst2|reg~1_combout  & (((!\bintobcd_6bit_inst2|reg~0_combout  & \bintobcd_6bit_inst2|Add3~9_sumout )))) ) ) )

	.dataa(!\bintobcd_6bit_inst2|reg~1_combout ),
	.datab(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datac(!\bintobcd_6bit_inst2|reg~0_combout ),
	.datad(!\bintobcd_6bit_inst2|Add3~9_sumout ),
	.datae(!\adder_6bit_inst0|fa2|s~combout ),
	.dataf(!\adder_6bit_inst0|fa1|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|bcd0[3]~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|bcd0[3]~2 .lut_mask = 64'h087A052F007A002F;
defparam \bintobcd_6bit_inst2|bcd0[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N15
cyclonev_lcell_comb \num_7seg_display_inst4|Mux6~0 (
// Equation(s):
// \num_7seg_display_inst4|Mux6~0_combout  = ((!\bintobcd_6bit_inst2|bcd0[2]~1_combout  & (\bintobcd_6bit_inst2|bcd0[1]~0_combout )) # (\bintobcd_6bit_inst2|bcd0[2]~1_combout  & ((!\bintobcd_6bit_inst2|bcd0[1]~0_combout ) # 
// (!\adder_6bit_inst0|fa0|comb~0_combout )))) # (\bintobcd_6bit_inst2|bcd0[3]~2_combout )

	.dataa(!\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.datac(!\adder_6bit_inst0|fa0|comb~0_combout ),
	.datad(!\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst4|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst4|Mux6~0 .extended_lut = "off";
defparam \num_7seg_display_inst4|Mux6~0 .lut_mask = 64'h76FF76FF76FF76FF;
defparam \num_7seg_display_inst4|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N33
cyclonev_lcell_comb \num_7seg_display_inst4|Mux5~0 (
// Equation(s):
// \num_7seg_display_inst4|Mux5~0_combout  = ( \bintobcd_6bit_inst2|bcd0[2]~1_combout  & ( ((\bintobcd_6bit_inst2|bcd0[1]~0_combout  & \adder_6bit_inst0|fa0|comb~0_combout )) # (\bintobcd_6bit_inst2|bcd0[3]~2_combout ) ) ) # ( 
// !\bintobcd_6bit_inst2|bcd0[2]~1_combout  & ( ((!\bintobcd_6bit_inst2|bcd0[3]~2_combout  & \adder_6bit_inst0|fa0|comb~0_combout )) # (\bintobcd_6bit_inst2|bcd0[1]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.datad(!\adder_6bit_inst0|fa0|comb~0_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst4|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst4|Mux5~0 .extended_lut = "off";
defparam \num_7seg_display_inst4|Mux5~0 .lut_mask = 64'h0FCF0FCF333F333F;
defparam \num_7seg_display_inst4|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N12
cyclonev_lcell_comb \num_7seg_display_inst4|Mux4~0 (
// Equation(s):
// \num_7seg_display_inst4|Mux4~0_combout  = ( \adder_6bit_inst0|fa0|comb~0_combout  ) # ( !\adder_6bit_inst0|fa0|comb~0_combout  & ( (!\bintobcd_6bit_inst2|bcd0[1]~0_combout  & (\bintobcd_6bit_inst2|bcd0[2]~1_combout )) # 
// (\bintobcd_6bit_inst2|bcd0[1]~0_combout  & ((\bintobcd_6bit_inst2|bcd0[3]~2_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.datac(gnd),
	.datad(!\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.datae(gnd),
	.dataf(!\adder_6bit_inst0|fa0|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst4|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst4|Mux4~0 .extended_lut = "off";
defparam \num_7seg_display_inst4|Mux4~0 .lut_mask = 64'h44774477FFFFFFFF;
defparam \num_7seg_display_inst4|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \num_7seg_display_inst4|Mux3~0 (
// Equation(s):
// \num_7seg_display_inst4|Mux3~0_combout  = ( \adder_6bit_inst0|fa0|comb~0_combout  & ( \bintobcd_6bit_inst2|bcd0[1]~0_combout  & ( (\bintobcd_6bit_inst2|bcd0[2]~1_combout ) # (\bintobcd_6bit_inst2|bcd0[3]~2_combout ) ) ) ) # ( 
// !\adder_6bit_inst0|fa0|comb~0_combout  & ( \bintobcd_6bit_inst2|bcd0[1]~0_combout  & ( \bintobcd_6bit_inst2|bcd0[3]~2_combout  ) ) ) # ( \adder_6bit_inst0|fa0|comb~0_combout  & ( !\bintobcd_6bit_inst2|bcd0[1]~0_combout  & ( 
// !\bintobcd_6bit_inst2|bcd0[3]~2_combout  $ (\bintobcd_6bit_inst2|bcd0[2]~1_combout ) ) ) ) # ( !\adder_6bit_inst0|fa0|comb~0_combout  & ( !\bintobcd_6bit_inst2|bcd0[1]~0_combout  & ( \bintobcd_6bit_inst2|bcd0[2]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.datad(gnd),
	.datae(!\adder_6bit_inst0|fa0|comb~0_combout ),
	.dataf(!\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst4|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst4|Mux3~0 .extended_lut = "off";
defparam \num_7seg_display_inst4|Mux3~0 .lut_mask = 64'h0F0FC3C333333F3F;
defparam \num_7seg_display_inst4|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N24
cyclonev_lcell_comb \num_7seg_display_inst4|Mux2~0 (
// Equation(s):
// \num_7seg_display_inst4|Mux2~0_combout  = ( \bintobcd_6bit_inst2|bcd0[2]~1_combout  & ( \bintobcd_6bit_inst2|bcd0[3]~2_combout  ) ) # ( !\bintobcd_6bit_inst2|bcd0[2]~1_combout  & ( (\bintobcd_6bit_inst2|bcd0[1]~0_combout  & 
// ((!\adder_6bit_inst0|fa0|comb~0_combout ) # (\bintobcd_6bit_inst2|bcd0[3]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.datac(!\adder_6bit_inst0|fa0|comb~0_combout ),
	.datad(!\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst4|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst4|Mux2~0 .extended_lut = "off";
defparam \num_7seg_display_inst4|Mux2~0 .lut_mask = 64'h3033303300FF00FF;
defparam \num_7seg_display_inst4|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N27
cyclonev_lcell_comb \num_7seg_display_inst4|Mux1~0 (
// Equation(s):
// \num_7seg_display_inst4|Mux1~0_combout  = (!\bintobcd_6bit_inst2|bcd0[2]~1_combout  & (\bintobcd_6bit_inst2|bcd0[1]~0_combout  & ((\bintobcd_6bit_inst2|bcd0[3]~2_combout )))) # (\bintobcd_6bit_inst2|bcd0[2]~1_combout  & 
// ((!\bintobcd_6bit_inst2|bcd0[1]~0_combout  $ (!\adder_6bit_inst0|fa0|comb~0_combout )) # (\bintobcd_6bit_inst2|bcd0[3]~2_combout )))

	.dataa(!\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.datac(!\adder_6bit_inst0|fa0|comb~0_combout ),
	.datad(!\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst4|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst4|Mux1~0 .extended_lut = "off";
defparam \num_7seg_display_inst4|Mux1~0 .lut_mask = 64'h1477147714771477;
defparam \num_7seg_display_inst4|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N6
cyclonev_lcell_comb \num_7seg_display_inst4|Mux0~0 (
// Equation(s):
// \num_7seg_display_inst4|Mux0~0_combout  = ( \bintobcd_6bit_inst2|bcd0[1]~0_combout  & ( \bintobcd_6bit_inst2|bcd0[3]~2_combout  ) ) # ( !\bintobcd_6bit_inst2|bcd0[1]~0_combout  & ( !\bintobcd_6bit_inst2|bcd0[2]~1_combout  $ 
// (((!\adder_6bit_inst0|fa0|comb~0_combout ) # (\bintobcd_6bit_inst2|bcd0[3]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst2|bcd0[3]~2_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd0[2]~1_combout ),
	.datad(!\adder_6bit_inst0|fa0|comb~0_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd0[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst4|Mux0~0 .extended_lut = "off";
defparam \num_7seg_display_inst4|Mux0~0 .lut_mask = 64'h0FC30FC333333333;
defparam \num_7seg_display_inst4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N54
cyclonev_lcell_comb \bintobcd_6bit_inst2|LessThan0~0 (
// Equation(s):
// \bintobcd_6bit_inst2|LessThan0~0_combout  = ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout  & 
// (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )) # (\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout )))) # 
// (\reg_6bit_inst0|dff_inst4|slave|q~combout  & (!\adder_6bit_inst0|fa5|comb~0_combout )) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (\adder_6bit_inst0|fa5|comb~0_combout )) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\adder_6bit_inst0|fa5|comb~0_combout  & (\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & \reg_6bit_inst0|dff_inst3|slave|q~combout )) # 
// (\adder_6bit_inst0|fa5|comb~0_combout  & (!\adder_6bit_inst0|fa2|mux|m[0]~0_combout  & !\reg_6bit_inst0|dff_inst3|slave|q~combout )))) ) ) ) # ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( 
// (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & (\adder_6bit_inst0|fa5|comb~0_combout  & ((!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ) # (!\reg_6bit_inst0|dff_inst3|slave|q~combout )))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (!\adder_6bit_inst0|fa5|comb~0_combout  & ((\reg_6bit_inst0|dff_inst3|slave|q~combout ) # (\adder_6bit_inst0|fa2|mux|m[0]~0_combout )))) ) ) ) # ( !\reg_6bit_inst1|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( 
// (\adder_6bit_inst0|fa5|comb~0_combout  & ((!\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((\reg_6bit_inst0|dff_inst3|slave|q~combout ) # (\adder_6bit_inst0|fa2|mux|m[0]~0_combout ))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// ((!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ) # (!\reg_6bit_inst0|dff_inst3|slave|q~combout ))))) ) ) )

	.dataa(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datab(!\adder_6bit_inst0|fa5|comb~0_combout ),
	.datac(!\adder_6bit_inst0|fa2|mux|m[0]~0_combout ),
	.datad(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datae(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|LessThan0~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|LessThan0~0 .lut_mask = 64'h133226643226644C;
defparam \bintobcd_6bit_inst2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \bintobcd_6bit_inst2|LessThan1~1 (
// Equation(s):
// \bintobcd_6bit_inst2|LessThan1~1_combout  = ( \adder_6bit_inst0|fa2|s~combout  ) # ( !\adder_6bit_inst0|fa2|s~combout  & ( \bintobcd_6bit_inst2|reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bintobcd_6bit_inst2|reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\adder_6bit_inst0|fa2|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|LessThan1~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|LessThan1~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \bintobcd_6bit_inst2|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \bintobcd_6bit_inst2|Add3~13 (
// Equation(s):
// \bintobcd_6bit_inst2|Add3~13_sumout  = SUM(( (!\bintobcd_6bit_inst2|reg~1_combout  & (\bintobcd_6bit_inst2|reg~2_combout  & \bintobcd_6bit_inst2|LessThan1~1_combout )) # (\bintobcd_6bit_inst2|reg~1_combout  & ((!\bintobcd_6bit_inst2|LessThan1~1_combout 
// ))) ) + ( GND ) + ( \bintobcd_6bit_inst2|Add3~10  ))
// \bintobcd_6bit_inst2|Add3~14  = CARRY(( (!\bintobcd_6bit_inst2|reg~1_combout  & (\bintobcd_6bit_inst2|reg~2_combout  & \bintobcd_6bit_inst2|LessThan1~1_combout )) # (\bintobcd_6bit_inst2|reg~1_combout  & ((!\bintobcd_6bit_inst2|LessThan1~1_combout ))) ) + 
// ( GND ) + ( \bintobcd_6bit_inst2|Add3~10  ))

	.dataa(!\bintobcd_6bit_inst2|reg~1_combout ),
	.datab(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datac(!\bintobcd_6bit_inst2|LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst2|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst2|Add3~13_sumout ),
	.cout(\bintobcd_6bit_inst2|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|Add3~13 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|Add3~13 .lut_mask = 64'h0000FFFF00005252;
defparam \bintobcd_6bit_inst2|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N12
cyclonev_lcell_comb \bintobcd_6bit_inst2|Add3~17 (
// Equation(s):
// \bintobcd_6bit_inst2|Add3~17_sumout  = SUM(( !\bintobcd_6bit_inst2|reg~2_combout  $ (!\bintobcd_6bit_inst2|LessThan1~0_combout ) ) + ( GND ) + ( \bintobcd_6bit_inst2|Add3~14  ))
// \bintobcd_6bit_inst2|Add3~18  = CARRY(( !\bintobcd_6bit_inst2|reg~2_combout  $ (!\bintobcd_6bit_inst2|LessThan1~0_combout ) ) + ( GND ) + ( \bintobcd_6bit_inst2|Add3~14  ))

	.dataa(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datab(!\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst2|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst2|Add3~17_sumout ),
	.cout(\bintobcd_6bit_inst2|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|Add3~17 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|Add3~17 .lut_mask = 64'h0000FFFF00006666;
defparam \bintobcd_6bit_inst2|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \bintobcd_6bit_inst2|Add3~21 (
// Equation(s):
// \bintobcd_6bit_inst2|Add3~21_sumout  = SUM(( !\bintobcd_6bit_inst2|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst2|reg~2_combout ) # (!\bintobcd_6bit_inst2|LessThan1~0_combout ))) ) + ( GND ) + ( \bintobcd_6bit_inst2|Add3~18  ))
// \bintobcd_6bit_inst2|Add3~22  = CARRY(( !\bintobcd_6bit_inst2|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst2|reg~2_combout ) # (!\bintobcd_6bit_inst2|LessThan1~0_combout ))) ) + ( GND ) + ( \bintobcd_6bit_inst2|Add3~18  ))

	.dataa(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datab(!\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.datac(!\bintobcd_6bit_inst2|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst2|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst2|Add3~21_sumout ),
	.cout(\bintobcd_6bit_inst2|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|Add3~21 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|Add3~21 .lut_mask = 64'h0000FFFF00001E1E;
defparam \bintobcd_6bit_inst2|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \bintobcd_6bit_inst2|bcd1[2]~2 (
// Equation(s):
// \bintobcd_6bit_inst2|bcd1[2]~2_combout  = ( \bintobcd_6bit_inst2|Add3~21_sumout  & ( (!\bintobcd_6bit_inst2|LessThan3~0_combout ) # (!\bintobcd_6bit_inst2|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst2|LessThan1~0_combout ) # 
// (!\bintobcd_6bit_inst2|reg~2_combout )))) ) ) # ( !\bintobcd_6bit_inst2|Add3~21_sumout  & ( (\bintobcd_6bit_inst2|LessThan3~0_combout  & (!\bintobcd_6bit_inst2|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst2|LessThan1~0_combout ) # 
// (!\bintobcd_6bit_inst2|reg~2_combout ))))) ) )

	.dataa(!\bintobcd_6bit_inst2|LessThan3~0_combout ),
	.datab(!\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.datac(!\bintobcd_6bit_inst2|LessThan0~0_combout ),
	.datad(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|bcd1[2]~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|bcd1[2]~2 .lut_mask = 64'h05140514AFBEAFBE;
defparam \bintobcd_6bit_inst2|bcd1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \bintobcd_6bit_inst2|Add3~25 (
// Equation(s):
// \bintobcd_6bit_inst2|Add3~25_sumout  = SUM(( (\bintobcd_6bit_inst2|reg~2_combout  & (\bintobcd_6bit_inst2|LessThan1~0_combout  & \bintobcd_6bit_inst2|LessThan0~0_combout )) ) + ( GND ) + ( \bintobcd_6bit_inst2|Add3~22  ))

	.dataa(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datab(!\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.datac(!\bintobcd_6bit_inst2|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst2|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst2|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|Add3~25 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|Add3~25 .lut_mask = 64'h0000FFFF00000101;
defparam \bintobcd_6bit_inst2|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N33
cyclonev_lcell_comb \bintobcd_6bit_inst2|bcd1[3]~3 (
// Equation(s):
// \bintobcd_6bit_inst2|bcd1[3]~3_combout  = ( \bintobcd_6bit_inst2|Add3~25_sumout  & ( (!\bintobcd_6bit_inst2|LessThan3~0_combout ) # ((\bintobcd_6bit_inst2|LessThan1~0_combout  & (\bintobcd_6bit_inst2|LessThan0~0_combout  & 
// \bintobcd_6bit_inst2|reg~2_combout ))) ) ) # ( !\bintobcd_6bit_inst2|Add3~25_sumout  & ( (\bintobcd_6bit_inst2|LessThan3~0_combout  & (\bintobcd_6bit_inst2|LessThan1~0_combout  & (\bintobcd_6bit_inst2|LessThan0~0_combout  & 
// \bintobcd_6bit_inst2|reg~2_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst2|LessThan3~0_combout ),
	.datab(!\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.datac(!\bintobcd_6bit_inst2|LessThan0~0_combout ),
	.datad(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|bcd1[3]~3 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|bcd1[3]~3 .lut_mask = 64'h00010001AAABAAAB;
defparam \bintobcd_6bit_inst2|bcd1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \bintobcd_6bit_inst2|bcd1[1]~1 (
// Equation(s):
// \bintobcd_6bit_inst2|bcd1[1]~1_combout  = ( \bintobcd_6bit_inst2|reg~2_combout  & ( (!\bintobcd_6bit_inst2|LessThan3~0_combout  & ((\bintobcd_6bit_inst2|Add3~17_sumout ))) # (\bintobcd_6bit_inst2|LessThan3~0_combout  & 
// (!\bintobcd_6bit_inst2|LessThan1~0_combout )) ) ) # ( !\bintobcd_6bit_inst2|reg~2_combout  & ( (!\bintobcd_6bit_inst2|LessThan3~0_combout  & ((\bintobcd_6bit_inst2|Add3~17_sumout ))) # (\bintobcd_6bit_inst2|LessThan3~0_combout  & 
// (\bintobcd_6bit_inst2|LessThan1~0_combout )) ) )

	.dataa(!\bintobcd_6bit_inst2|LessThan3~0_combout ),
	.datab(!\bintobcd_6bit_inst2|LessThan1~0_combout ),
	.datac(!\bintobcd_6bit_inst2|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|bcd1[1]~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|bcd1[1]~1 .lut_mask = 64'h1B1B1B1B4E4E4E4E;
defparam \bintobcd_6bit_inst2|bcd1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N39
cyclonev_lcell_comb \bintobcd_6bit_inst2|bcd1[0]~0 (
// Equation(s):
// \bintobcd_6bit_inst2|bcd1[0]~0_combout  = ( \bintobcd_6bit_inst2|Add3~13_sumout  & ( !\bintobcd_6bit_inst2|LessThan3~0_combout  ) )

	.dataa(!\bintobcd_6bit_inst2|LessThan3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst2|bcd1[0]~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst2|bcd1[0]~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \bintobcd_6bit_inst2|bcd1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N3
cyclonev_lcell_comb \num_7seg_display_inst5|Mux6~0 (
// Equation(s):
// \num_7seg_display_inst5|Mux6~0_combout  = ( \bintobcd_6bit_inst2|bcd1[0]~0_combout  & ( (!\bintobcd_6bit_inst2|bcd1[2]~2_combout  $ (!\bintobcd_6bit_inst2|bcd1[1]~1_combout )) # (\bintobcd_6bit_inst2|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst2|bcd1[0]~0_combout  & ( ((\bintobcd_6bit_inst2|bcd1[1]~1_combout ) # (\bintobcd_6bit_inst2|bcd1[3]~3_combout )) # (\bintobcd_6bit_inst2|bcd1[2]~2_combout ) ) )

	.dataa(!\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.datab(!\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst5|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst5|Mux6~0 .extended_lut = "off";
defparam \num_7seg_display_inst5|Mux6~0 .lut_mask = 64'h7F7F7F7F7B7B7B7B;
defparam \num_7seg_display_inst5|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N42
cyclonev_lcell_comb \num_7seg_display_inst5|Mux5~0 (
// Equation(s):
// \num_7seg_display_inst5|Mux5~0_combout  = ( \bintobcd_6bit_inst2|bcd1[2]~2_combout  & ( ((\bintobcd_6bit_inst2|bcd1[0]~0_combout  & \bintobcd_6bit_inst2|bcd1[1]~1_combout )) # (\bintobcd_6bit_inst2|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst2|bcd1[2]~2_combout  & ( ((!\bintobcd_6bit_inst2|bcd1[3]~3_combout  & \bintobcd_6bit_inst2|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst2|bcd1[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.datad(!\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst5|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst5|Mux5~0 .extended_lut = "off";
defparam \num_7seg_display_inst5|Mux5~0 .lut_mask = 64'h0CFF0CFF333F333F;
defparam \num_7seg_display_inst5|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N45
cyclonev_lcell_comb \num_7seg_display_inst5|Mux4~0 (
// Equation(s):
// \num_7seg_display_inst5|Mux4~0_combout  = ( \bintobcd_6bit_inst2|bcd1[0]~0_combout  ) # ( !\bintobcd_6bit_inst2|bcd1[0]~0_combout  & ( (!\bintobcd_6bit_inst2|bcd1[1]~1_combout  & (\bintobcd_6bit_inst2|bcd1[2]~2_combout )) # 
// (\bintobcd_6bit_inst2|bcd1[1]~1_combout  & ((\bintobcd_6bit_inst2|bcd1[3]~3_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.datab(!\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst5|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst5|Mux4~0 .extended_lut = "off";
defparam \num_7seg_display_inst5|Mux4~0 .lut_mask = 64'h53535353FFFFFFFF;
defparam \num_7seg_display_inst5|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \num_7seg_display_inst5|Mux3~0 (
// Equation(s):
// \num_7seg_display_inst5|Mux3~0_combout  = ( \bintobcd_6bit_inst2|bcd1[0]~0_combout  & ( (!\bintobcd_6bit_inst2|bcd1[3]~3_combout  & (!\bintobcd_6bit_inst2|bcd1[2]~2_combout  $ (\bintobcd_6bit_inst2|bcd1[1]~1_combout ))) # 
// (\bintobcd_6bit_inst2|bcd1[3]~3_combout  & ((\bintobcd_6bit_inst2|bcd1[1]~1_combout ) # (\bintobcd_6bit_inst2|bcd1[2]~2_combout ))) ) ) # ( !\bintobcd_6bit_inst2|bcd1[0]~0_combout  & ( (!\bintobcd_6bit_inst2|bcd1[1]~1_combout  & 
// ((\bintobcd_6bit_inst2|bcd1[2]~2_combout ))) # (\bintobcd_6bit_inst2|bcd1[1]~1_combout  & (\bintobcd_6bit_inst2|bcd1[3]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.datad(!\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst5|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst5|Mux3~0 .extended_lut = "off";
defparam \num_7seg_display_inst5|Mux3~0 .lut_mask = 64'h0F330F33C33FC33F;
defparam \num_7seg_display_inst5|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N39
cyclonev_lcell_comb \num_7seg_display_inst5|Mux2~0 (
// Equation(s):
// \num_7seg_display_inst5|Mux2~0_combout  = ( \bintobcd_6bit_inst2|bcd1[0]~0_combout  & ( (\bintobcd_6bit_inst2|bcd1[3]~3_combout  & ((\bintobcd_6bit_inst2|bcd1[1]~1_combout ) # (\bintobcd_6bit_inst2|bcd1[2]~2_combout ))) ) ) # ( 
// !\bintobcd_6bit_inst2|bcd1[0]~0_combout  & ( (!\bintobcd_6bit_inst2|bcd1[2]~2_combout  & ((\bintobcd_6bit_inst2|bcd1[1]~1_combout ))) # (\bintobcd_6bit_inst2|bcd1[2]~2_combout  & (\bintobcd_6bit_inst2|bcd1[3]~3_combout )) ) )

	.dataa(!\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.datab(!\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst5|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst5|Mux2~0 .extended_lut = "off";
defparam \num_7seg_display_inst5|Mux2~0 .lut_mask = 64'h1B1B1B1B13131313;
defparam \num_7seg_display_inst5|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N9
cyclonev_lcell_comb \num_7seg_display_inst5|Mux1~0 (
// Equation(s):
// \num_7seg_display_inst5|Mux1~0_combout  = ( \bintobcd_6bit_inst2|bcd1[2]~2_combout  & ( (!\bintobcd_6bit_inst2|bcd1[0]~0_combout  $ (!\bintobcd_6bit_inst2|bcd1[1]~1_combout )) # (\bintobcd_6bit_inst2|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst2|bcd1[2]~2_combout  & ( (\bintobcd_6bit_inst2|bcd1[3]~3_combout  & \bintobcd_6bit_inst2|bcd1[1]~1_combout ) ) )

	.dataa(!\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.datab(gnd),
	.datac(!\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.datad(!\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst5|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst5|Mux1~0 .extended_lut = "off";
defparam \num_7seg_display_inst5|Mux1~0 .lut_mask = 64'h000F000F5FAF5FAF;
defparam \num_7seg_display_inst5|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N0
cyclonev_lcell_comb \num_7seg_display_inst5|Mux0~0 (
// Equation(s):
// \num_7seg_display_inst5|Mux0~0_combout  = ( \bintobcd_6bit_inst2|bcd1[2]~2_combout  & ( ((!\bintobcd_6bit_inst2|bcd1[0]~0_combout  & !\bintobcd_6bit_inst2|bcd1[1]~1_combout )) # (\bintobcd_6bit_inst2|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst2|bcd1[2]~2_combout  & ( (!\bintobcd_6bit_inst2|bcd1[3]~3_combout  & (\bintobcd_6bit_inst2|bcd1[0]~0_combout  & !\bintobcd_6bit_inst2|bcd1[1]~1_combout )) # (\bintobcd_6bit_inst2|bcd1[3]~3_combout  & 
// ((\bintobcd_6bit_inst2|bcd1[1]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst2|bcd1[3]~3_combout ),
	.datac(!\bintobcd_6bit_inst2|bcd1[0]~0_combout ),
	.datad(!\bintobcd_6bit_inst2|bcd1[1]~1_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst2|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst5|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst5|Mux0~0 .extended_lut = "off";
defparam \num_7seg_display_inst5|Mux0~0 .lut_mask = 64'h0C330C33F333F333;
defparam \num_7seg_display_inst5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \bintobcd_6bit_inst1|LessThan1~0 (
// Equation(s):
// \bintobcd_6bit_inst1|LessThan1~0_combout  = ( \reg_6bit_inst1|dff_inst4|slave|q~combout  & ( (!\reg_6bit_inst1|dff_inst3|slave|q~combout  & (\reg_6bit_inst1|dff_inst2|slave|q~combout  & !\reg_6bit_inst1|dff_inst5|slave|q~combout )) # 
// (\reg_6bit_inst1|dff_inst3|slave|q~combout  & ((!\reg_6bit_inst1|dff_inst5|slave|q~combout ) # (\reg_6bit_inst1|dff_inst2|slave|q~combout ))) ) )

	.dataa(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datac(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|LessThan1~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|LessThan1~0 .lut_mask = 64'h0000000071717171;
defparam \bintobcd_6bit_inst1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N45
cyclonev_lcell_comb \bintobcd_6bit_inst1|reg~0 (
// Equation(s):
// \bintobcd_6bit_inst1|reg~0_combout  = ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (!\reg_6bit_inst1|dff_inst4|slave|q~combout  & \reg_6bit_inst1|dff_inst5|slave|q~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datad(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|reg~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|reg~0 .lut_mask = 64'h00F000F000000000;
defparam \bintobcd_6bit_inst1|reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N9
cyclonev_lcell_comb \bintobcd_6bit_inst1|reg~1 (
// Equation(s):
// \bintobcd_6bit_inst1|reg~1_combout  = ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( !\reg_6bit_inst1|dff_inst5|slave|q~combout  ) ) # ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (\reg_6bit_inst1|dff_inst5|slave|q~combout  & 
// \reg_6bit_inst1|dff_inst4|slave|q~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datad(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|reg~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|reg~1 .lut_mask = 64'h000F000FF0F0F0F0;
defparam \bintobcd_6bit_inst1|reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \bintobcd_6bit_inst1|reg~2 (
// Equation(s):
// \bintobcd_6bit_inst1|reg~2_combout  = ( \reg_6bit_inst1|dff_inst5|slave|q~combout  & ( (\reg_6bit_inst1|dff_inst4|slave|q~combout  & \reg_6bit_inst1|dff_inst3|slave|q~combout ) ) ) # ( !\reg_6bit_inst1|dff_inst5|slave|q~combout  & ( 
// \reg_6bit_inst1|dff_inst4|slave|q~combout  ) )

	.dataa(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|reg~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|reg~2 .lut_mask = 64'h5555555511111111;
defparam \bintobcd_6bit_inst1|reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \bintobcd_6bit_inst1|Add3~1 (
// Equation(s):
// \bintobcd_6bit_inst1|Add3~1_sumout  = SUM(( \reg_6bit_inst1|dff_inst1|slave|q~combout  ) + ( VCC ) + ( !VCC ))
// \bintobcd_6bit_inst1|Add3~2  = CARRY(( \reg_6bit_inst1|dff_inst1|slave|q~combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst1|Add3~1_sumout ),
	.cout(\bintobcd_6bit_inst1|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|Add3~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \bintobcd_6bit_inst1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \bintobcd_6bit_inst1|Add3~5 (
// Equation(s):
// \bintobcd_6bit_inst1|Add3~5_sumout  = SUM(( VCC ) + ( (!\reg_6bit_inst1|dff_inst2|slave|q~combout  & (((\bintobcd_6bit_inst1|reg~1_combout  & \bintobcd_6bit_inst1|reg~2_combout )) # (\bintobcd_6bit_inst1|reg~0_combout ))) # 
// (\reg_6bit_inst1|dff_inst2|slave|q~combout  & (((!\bintobcd_6bit_inst1|reg~0_combout  & !\bintobcd_6bit_inst1|reg~2_combout )))) ) + ( \bintobcd_6bit_inst1|Add3~2  ))
// \bintobcd_6bit_inst1|Add3~6  = CARRY(( VCC ) + ( (!\reg_6bit_inst1|dff_inst2|slave|q~combout  & (((\bintobcd_6bit_inst1|reg~1_combout  & \bintobcd_6bit_inst1|reg~2_combout )) # (\bintobcd_6bit_inst1|reg~0_combout ))) # 
// (\reg_6bit_inst1|dff_inst2|slave|q~combout  & (((!\bintobcd_6bit_inst1|reg~0_combout  & !\bintobcd_6bit_inst1|reg~2_combout )))) ) + ( \bintobcd_6bit_inst1|Add3~2  ))

	.dataa(!\bintobcd_6bit_inst1|reg~1_combout ),
	.datab(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datac(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|reg~2_combout ),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst1|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst1|Add3~5_sumout ),
	.cout(\bintobcd_6bit_inst1|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|Add3~5 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|Add3~5 .lut_mask = 64'h0000C3B30000FFFF;
defparam \bintobcd_6bit_inst1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \bintobcd_6bit_inst1|LessThan3~0 (
// Equation(s):
// \bintobcd_6bit_inst1|LessThan3~0_combout  = ( \reg_6bit_inst1|dff_inst5|slave|q~combout  & ( (!\reg_6bit_inst1|dff_inst3|slave|q~combout  & (((!\reg_6bit_inst1|dff_inst4|slave|q~combout ) # (\reg_6bit_inst1|dff_inst1|slave|q~combout )) # 
// (\reg_6bit_inst1|dff_inst2|slave|q~combout ))) # (\reg_6bit_inst1|dff_inst3|slave|q~combout  & (!\reg_6bit_inst1|dff_inst2|slave|q~combout  & (\reg_6bit_inst1|dff_inst4|slave|q~combout ))) ) ) # ( !\reg_6bit_inst1|dff_inst5|slave|q~combout  & ( 
// (!\reg_6bit_inst1|dff_inst3|slave|q~combout  & (!\reg_6bit_inst1|dff_inst2|slave|q~combout  & (\reg_6bit_inst1|dff_inst4|slave|q~combout ))) # (\reg_6bit_inst1|dff_inst3|slave|q~combout  & ((!\reg_6bit_inst1|dff_inst2|slave|q~combout  & 
// (!\reg_6bit_inst1|dff_inst4|slave|q~combout  & \reg_6bit_inst1|dff_inst1|slave|q~combout )) # (\reg_6bit_inst1|dff_inst2|slave|q~combout  & ((!\reg_6bit_inst1|dff_inst4|slave|q~combout ) # (\reg_6bit_inst1|dff_inst1|slave|q~combout ))))) ) )

	.dataa(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datac(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datad(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|LessThan3~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|LessThan3~0 .lut_mask = 64'h18591859A6AEA6AE;
defparam \bintobcd_6bit_inst1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \bintobcd_6bit_inst1|bcd0[2]~1 (
// Equation(s):
// \bintobcd_6bit_inst1|bcd0[2]~1_combout  = ( \bintobcd_6bit_inst1|LessThan3~0_combout  & ( \bintobcd_6bit_inst1|Add3~5_sumout  ) ) # ( !\bintobcd_6bit_inst1|LessThan3~0_combout  & ( !\reg_6bit_inst1|dff_inst2|slave|q~combout  $ 
// (((!\bintobcd_6bit_inst1|LessThan1~0_combout  & !\bintobcd_6bit_inst1|reg~0_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst1|LessThan1~0_combout ),
	.datab(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst1|Add3~5_sumout ),
	.datad(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|bcd0[2]~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|bcd0[2]~1 .lut_mask = 64'h778877880F0F0F0F;
defparam \bintobcd_6bit_inst1|bcd0[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \bintobcd_6bit_inst1|bcd0[1]~0 (
// Equation(s):
// \bintobcd_6bit_inst1|bcd0[1]~0_combout  = ( \bintobcd_6bit_inst1|Add3~1_sumout  & ( (\reg_6bit_inst1|dff_inst1|slave|q~combout ) # (\bintobcd_6bit_inst1|LessThan3~0_combout ) ) ) # ( !\bintobcd_6bit_inst1|Add3~1_sumout  & ( 
// (!\bintobcd_6bit_inst1|LessThan3~0_combout  & \reg_6bit_inst1|dff_inst1|slave|q~combout ) ) )

	.dataa(!\bintobcd_6bit_inst1|LessThan3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|bcd0[1]~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|bcd0[1]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \bintobcd_6bit_inst1|bcd0[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \bintobcd_6bit_inst1|Add3~9 (
// Equation(s):
// \bintobcd_6bit_inst1|Add3~9_sumout  = SUM(( (!\bintobcd_6bit_inst1|reg~0_combout  & (\bintobcd_6bit_inst1|reg~1_combout  & ((!\bintobcd_6bit_inst1|reg~2_combout ) # (\reg_6bit_inst1|dff_inst2|slave|q~combout )))) # (\bintobcd_6bit_inst1|reg~0_combout  & 
// ((!\bintobcd_6bit_inst1|reg~1_combout  $ (\reg_6bit_inst1|dff_inst2|slave|q~combout )))) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~6  ))
// \bintobcd_6bit_inst1|Add3~10  = CARRY(( (!\bintobcd_6bit_inst1|reg~0_combout  & (\bintobcd_6bit_inst1|reg~1_combout  & ((!\bintobcd_6bit_inst1|reg~2_combout ) # (\reg_6bit_inst1|dff_inst2|slave|q~combout )))) # (\bintobcd_6bit_inst1|reg~0_combout  & 
// ((!\bintobcd_6bit_inst1|reg~1_combout  $ (\reg_6bit_inst1|dff_inst2|slave|q~combout )))) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~6  ))

	.dataa(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datab(!\bintobcd_6bit_inst1|reg~2_combout ),
	.datac(!\bintobcd_6bit_inst1|reg~1_combout ),
	.datad(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst1|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst1|Add3~9_sumout ),
	.cout(\bintobcd_6bit_inst1|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|Add3~9 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|Add3~9 .lut_mask = 64'h0000FFFF0000580F;
defparam \bintobcd_6bit_inst1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \bintobcd_6bit_inst1|bcd0[3]~2 (
// Equation(s):
// \bintobcd_6bit_inst1|bcd0[3]~2_combout  = ( \reg_6bit_inst1|dff_inst2|slave|q~combout  & ( \bintobcd_6bit_inst1|Add3~9_sumout  & ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  $ (!\reg_6bit_inst1|dff_inst5|slave|q~combout ) ) ) ) # ( 
// !\reg_6bit_inst1|dff_inst2|slave|q~combout  & ( \bintobcd_6bit_inst1|Add3~9_sumout  & ( (!\reg_6bit_inst1|dff_inst4|slave|q~combout  & (!\reg_6bit_inst1|dff_inst3|slave|q~combout  $ (!\reg_6bit_inst1|dff_inst5|slave|q~combout ))) # 
// (\reg_6bit_inst1|dff_inst4|slave|q~combout  & ((!\reg_6bit_inst1|dff_inst3|slave|q~combout ) # (\reg_6bit_inst1|dff_inst5|slave|q~combout ))) ) ) ) # ( \reg_6bit_inst1|dff_inst2|slave|q~combout  & ( !\bintobcd_6bit_inst1|Add3~9_sumout  & ( 
// (\reg_6bit_inst1|dff_inst4|slave|q~combout  & (\reg_6bit_inst1|dff_inst3|slave|q~combout  & (!\reg_6bit_inst1|dff_inst1|slave|q~combout  & !\reg_6bit_inst1|dff_inst5|slave|q~combout ))) ) ) ) # ( !\reg_6bit_inst1|dff_inst2|slave|q~combout  & ( 
// !\bintobcd_6bit_inst1|Add3~9_sumout  & ( (!\reg_6bit_inst1|dff_inst1|slave|q~combout  & ((!\reg_6bit_inst1|dff_inst4|slave|q~combout  & (\reg_6bit_inst1|dff_inst3|slave|q~combout  & !\reg_6bit_inst1|dff_inst5|slave|q~combout )) # 
// (\reg_6bit_inst1|dff_inst4|slave|q~combout  & (!\reg_6bit_inst1|dff_inst3|slave|q~combout  & \reg_6bit_inst1|dff_inst5|slave|q~combout )))) ) ) )

	.dataa(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datac(!\reg_6bit_inst1|dff_inst1|slave|q~combout ),
	.datad(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datae(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.dataf(!\bintobcd_6bit_inst1|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|bcd0[3]~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|bcd0[3]~2 .lut_mask = 64'h2040100066DD33CC;
defparam \bintobcd_6bit_inst1|bcd0[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N39
cyclonev_lcell_comb \num_7seg_display_inst2|Mux6~0 (
// Equation(s):
// \num_7seg_display_inst2|Mux6~0_combout  = ( \bintobcd_6bit_inst1|bcd0[3]~2_combout  ) # ( !\bintobcd_6bit_inst1|bcd0[3]~2_combout  & ( (!\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ((\bintobcd_6bit_inst1|bcd0[1]~0_combout ))) # 
// (\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ((!\reg_6bit_inst1|dff_inst0|slave|q~combout ) # (!\bintobcd_6bit_inst1|bcd0[1]~0_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.datab(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datac(!\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.datad(gnd),
	.datae(!\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst2|Mux6~0 .extended_lut = "off";
defparam \num_7seg_display_inst2|Mux6~0 .lut_mask = 64'h5E5EFFFF5E5EFFFF;
defparam \num_7seg_display_inst2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N30
cyclonev_lcell_comb \num_7seg_display_inst2|Mux5~0 (
// Equation(s):
// \num_7seg_display_inst2|Mux5~0_combout  = ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( \bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( (\bintobcd_6bit_inst1|bcd0[3]~2_combout ) # (\bintobcd_6bit_inst1|bcd0[1]~0_combout ) ) ) ) # ( 
// !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( \bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( \bintobcd_6bit_inst1|bcd0[3]~2_combout  ) ) ) # ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( 
// (!\bintobcd_6bit_inst1|bcd0[3]~2_combout ) # (\bintobcd_6bit_inst1|bcd0[1]~0_combout ) ) ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( \bintobcd_6bit_inst1|bcd0[1]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.datad(gnd),
	.datae(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.dataf(!\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst2|Mux5~0 .extended_lut = "off";
defparam \num_7seg_display_inst2|Mux5~0 .lut_mask = 64'h3333F3F30F0F3F3F;
defparam \num_7seg_display_inst2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N12
cyclonev_lcell_comb \num_7seg_display_inst2|Mux4~0 (
// Equation(s):
// \num_7seg_display_inst2|Mux4~0_combout  = ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( \bintobcd_6bit_inst1|bcd0[2]~1_combout  ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( \bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( 
// (!\bintobcd_6bit_inst1|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst1|bcd0[3]~2_combout ) ) ) ) # ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\bintobcd_6bit_inst1|bcd0[2]~1_combout  ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( 
// !\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( (\bintobcd_6bit_inst1|bcd0[1]~0_combout  & \bintobcd_6bit_inst1|bcd0[3]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.datad(gnd),
	.datae(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.dataf(!\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst2|Mux4~0 .extended_lut = "off";
defparam \num_7seg_display_inst2|Mux4~0 .lut_mask = 64'h0303FFFFCFCFFFFF;
defparam \num_7seg_display_inst2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N45
cyclonev_lcell_comb \num_7seg_display_inst2|Mux3~0 (
// Equation(s):
// \num_7seg_display_inst2|Mux3~0_combout  = ( \bintobcd_6bit_inst1|bcd0[3]~2_combout  & ( (\bintobcd_6bit_inst1|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst1|bcd0[2]~1_combout ) ) ) # ( !\bintobcd_6bit_inst1|bcd0[3]~2_combout  & ( 
// (!\bintobcd_6bit_inst1|bcd0[2]~1_combout  & (\reg_6bit_inst1|dff_inst0|slave|q~combout  & !\bintobcd_6bit_inst1|bcd0[1]~0_combout )) # (\bintobcd_6bit_inst1|bcd0[2]~1_combout  & (!\reg_6bit_inst1|dff_inst0|slave|q~combout  $ 
// (\bintobcd_6bit_inst1|bcd0[1]~0_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.datab(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datac(!\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.datad(gnd),
	.datae(!\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst2|Mux3~0 .extended_lut = "off";
defparam \num_7seg_display_inst2|Mux3~0 .lut_mask = 64'h61615F5F61615F5F;
defparam \num_7seg_display_inst2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N48
cyclonev_lcell_comb \num_7seg_display_inst2|Mux2~0 (
// Equation(s):
// \num_7seg_display_inst2|Mux2~0_combout  = ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( \bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( \bintobcd_6bit_inst1|bcd0[3]~2_combout  ) ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( 
// \bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( \bintobcd_6bit_inst1|bcd0[3]~2_combout  ) ) ) # ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( (\bintobcd_6bit_inst1|bcd0[1]~0_combout  & 
// \bintobcd_6bit_inst1|bcd0[3]~2_combout ) ) ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( \bintobcd_6bit_inst1|bcd0[1]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.datad(gnd),
	.datae(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.dataf(!\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst2|Mux2~0 .extended_lut = "off";
defparam \num_7seg_display_inst2|Mux2~0 .lut_mask = 64'h333303030F0F0F0F;
defparam \num_7seg_display_inst2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N9
cyclonev_lcell_comb \num_7seg_display_inst2|Mux1~0 (
// Equation(s):
// \num_7seg_display_inst2|Mux1~0_combout  = ( \bintobcd_6bit_inst1|bcd0[3]~2_combout  & ( (\bintobcd_6bit_inst1|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst1|bcd0[2]~1_combout ) ) ) # ( !\bintobcd_6bit_inst1|bcd0[3]~2_combout  & ( 
// (\bintobcd_6bit_inst1|bcd0[2]~1_combout  & (!\reg_6bit_inst1|dff_inst0|slave|q~combout  $ (!\bintobcd_6bit_inst1|bcd0[1]~0_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.datab(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.datac(!\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.datad(gnd),
	.datae(!\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst2|Mux1~0 .extended_lut = "off";
defparam \num_7seg_display_inst2|Mux1~0 .lut_mask = 64'h14145F5F14145F5F;
defparam \num_7seg_display_inst2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y21_N24
cyclonev_lcell_comb \num_7seg_display_inst2|Mux0~0 (
// Equation(s):
// \num_7seg_display_inst2|Mux0~0_combout  = ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( \bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( \bintobcd_6bit_inst1|bcd0[3]~2_combout  ) ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( 
// \bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( (!\bintobcd_6bit_inst1|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst1|bcd0[3]~2_combout ) ) ) ) # ( \reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( 
// !\bintobcd_6bit_inst1|bcd0[1]~0_combout  $ (\bintobcd_6bit_inst1|bcd0[3]~2_combout ) ) ) ) # ( !\reg_6bit_inst1|dff_inst0|slave|q~combout  & ( !\bintobcd_6bit_inst1|bcd0[2]~1_combout  & ( (\bintobcd_6bit_inst1|bcd0[1]~0_combout  & 
// \bintobcd_6bit_inst1|bcd0[3]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd0[1]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd0[3]~2_combout ),
	.datad(gnd),
	.datae(!\reg_6bit_inst1|dff_inst0|slave|q~combout ),
	.dataf(!\bintobcd_6bit_inst1|bcd0[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst2|Mux0~0 .extended_lut = "off";
defparam \num_7seg_display_inst2|Mux0~0 .lut_mask = 64'h0303C3C3CFCF0F0F;
defparam \num_7seg_display_inst2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N33
cyclonev_lcell_comb \bintobcd_6bit_inst1|LessThan1~1 (
// Equation(s):
// \bintobcd_6bit_inst1|LessThan1~1_combout  = ( \reg_6bit_inst1|dff_inst5|slave|q~combout  & ( ((\reg_6bit_inst1|dff_inst4|slave|q~combout  & !\reg_6bit_inst1|dff_inst3|slave|q~combout )) # (\reg_6bit_inst1|dff_inst2|slave|q~combout ) ) ) # ( 
// !\reg_6bit_inst1|dff_inst5|slave|q~combout  & ( (\reg_6bit_inst1|dff_inst2|slave|q~combout ) # (\reg_6bit_inst1|dff_inst3|slave|q~combout ) ) )

	.dataa(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datab(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datac(!\reg_6bit_inst1|dff_inst2|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|LessThan1~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|LessThan1~1 .lut_mask = 64'h3F3F3F3F4F4F4F4F;
defparam \bintobcd_6bit_inst1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \bintobcd_6bit_inst1|Add3~13 (
// Equation(s):
// \bintobcd_6bit_inst1|Add3~13_sumout  = SUM(( (!\bintobcd_6bit_inst1|reg~2_combout  & (\bintobcd_6bit_inst1|reg~0_combout  & \bintobcd_6bit_inst1|LessThan1~1_combout )) # (\bintobcd_6bit_inst1|reg~2_combout  & ((!\bintobcd_6bit_inst1|LessThan1~1_combout 
// ))) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~10  ))
// \bintobcd_6bit_inst1|Add3~14  = CARRY(( (!\bintobcd_6bit_inst1|reg~2_combout  & (\bintobcd_6bit_inst1|reg~0_combout  & \bintobcd_6bit_inst1|LessThan1~1_combout )) # (\bintobcd_6bit_inst1|reg~2_combout  & ((!\bintobcd_6bit_inst1|LessThan1~1_combout ))) ) + 
// ( GND ) + ( \bintobcd_6bit_inst1|Add3~10  ))

	.dataa(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datab(!\bintobcd_6bit_inst1|reg~2_combout ),
	.datac(!\bintobcd_6bit_inst1|LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst1|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst1|Add3~13_sumout ),
	.cout(\bintobcd_6bit_inst1|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|Add3~13 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|Add3~13 .lut_mask = 64'h0000FFFF00003434;
defparam \bintobcd_6bit_inst1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \bintobcd_6bit_inst1|bcd1[0]~0 (
// Equation(s):
// \bintobcd_6bit_inst1|bcd1[0]~0_combout  = ( \bintobcd_6bit_inst1|Add3~13_sumout  & ( \bintobcd_6bit_inst1|LessThan3~0_combout  ) )

	.dataa(!\bintobcd_6bit_inst1|LessThan3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|bcd1[0]~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|bcd1[0]~0 .lut_mask = 64'h0000000055555555;
defparam \bintobcd_6bit_inst1|bcd1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \bintobcd_6bit_inst1|Add3~17 (
// Equation(s):
// \bintobcd_6bit_inst1|Add3~17_sumout  = SUM(( !\bintobcd_6bit_inst1|reg~0_combout  $ (!\bintobcd_6bit_inst1|LessThan1~0_combout ) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~14  ))
// \bintobcd_6bit_inst1|Add3~18  = CARRY(( !\bintobcd_6bit_inst1|reg~0_combout  $ (!\bintobcd_6bit_inst1|LessThan1~0_combout ) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~14  ))

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst1|LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst1|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst1|Add3~17_sumout ),
	.cout(\bintobcd_6bit_inst1|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|Add3~17 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|Add3~17 .lut_mask = 64'h0000FFFF00003C3C;
defparam \bintobcd_6bit_inst1|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \bintobcd_6bit_inst1|bcd1[1]~1 (
// Equation(s):
// \bintobcd_6bit_inst1|bcd1[1]~1_combout  = ( \bintobcd_6bit_inst1|LessThan3~0_combout  & ( \bintobcd_6bit_inst1|Add3~17_sumout  ) ) # ( !\bintobcd_6bit_inst1|LessThan3~0_combout  & ( !\bintobcd_6bit_inst1|LessThan1~0_combout  $ 
// (!\bintobcd_6bit_inst1|reg~0_combout ) ) )

	.dataa(!\bintobcd_6bit_inst1|LessThan1~0_combout ),
	.datab(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst1|Add3~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|bcd1[1]~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|bcd1[1]~1 .lut_mask = 64'h666666660F0F0F0F;
defparam \bintobcd_6bit_inst1|bcd1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y1_N48
cyclonev_lcell_comb \bintobcd_6bit_inst1|LessThan0~0 (
// Equation(s):
// \bintobcd_6bit_inst1|LessThan0~0_combout  = ( \reg_6bit_inst1|dff_inst3|slave|q~combout  & ( \reg_6bit_inst1|dff_inst5|slave|q~combout  ) ) # ( !\reg_6bit_inst1|dff_inst3|slave|q~combout  & ( (\reg_6bit_inst1|dff_inst5|slave|q~combout  & 
// \reg_6bit_inst1|dff_inst4|slave|q~combout ) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst1|dff_inst5|slave|q~combout ),
	.datac(gnd),
	.datad(!\reg_6bit_inst1|dff_inst4|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst1|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|LessThan0~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|LessThan0~0 .lut_mask = 64'h0033003333333333;
defparam \bintobcd_6bit_inst1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N15
cyclonev_lcell_comb \bintobcd_6bit_inst1|Add3~21 (
// Equation(s):
// \bintobcd_6bit_inst1|Add3~21_sumout  = SUM(( !\bintobcd_6bit_inst1|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst1|LessThan1~0_combout ) # (!\bintobcd_6bit_inst1|reg~0_combout ))) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~18  ))
// \bintobcd_6bit_inst1|Add3~22  = CARRY(( !\bintobcd_6bit_inst1|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst1|LessThan1~0_combout ) # (!\bintobcd_6bit_inst1|reg~0_combout ))) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~18  ))

	.dataa(!\bintobcd_6bit_inst1|LessThan1~0_combout ),
	.datab(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst1|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst1|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst1|Add3~21_sumout ),
	.cout(\bintobcd_6bit_inst1|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|Add3~21 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|Add3~21 .lut_mask = 64'h0000FFFF00001E1E;
defparam \bintobcd_6bit_inst1|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \bintobcd_6bit_inst1|bcd1[2]~2 (
// Equation(s):
// \bintobcd_6bit_inst1|bcd1[2]~2_combout  = ( \bintobcd_6bit_inst1|Add3~21_sumout  & ( (\bintobcd_6bit_inst1|LessThan0~0_combout ) # (\bintobcd_6bit_inst1|LessThan3~0_combout ) ) ) # ( !\bintobcd_6bit_inst1|Add3~21_sumout  & ( 
// (!\bintobcd_6bit_inst1|LessThan3~0_combout  & \bintobcd_6bit_inst1|LessThan0~0_combout ) ) )

	.dataa(!\bintobcd_6bit_inst1|LessThan3~0_combout ),
	.datab(gnd),
	.datac(!\bintobcd_6bit_inst1|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|bcd1[2]~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|bcd1[2]~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bintobcd_6bit_inst1|bcd1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \bintobcd_6bit_inst1|Add3~25 (
// Equation(s):
// \bintobcd_6bit_inst1|Add3~25_sumout  = SUM(( (\bintobcd_6bit_inst1|LessThan0~0_combout  & (\bintobcd_6bit_inst1|reg~0_combout  & \bintobcd_6bit_inst1|LessThan1~0_combout )) ) + ( GND ) + ( \bintobcd_6bit_inst1|Add3~22  ))

	.dataa(!\bintobcd_6bit_inst1|LessThan0~0_combout ),
	.datab(!\bintobcd_6bit_inst1|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst1|LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst1|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst1|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|Add3~25 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|Add3~25 .lut_mask = 64'h0000FFFF00000101;
defparam \bintobcd_6bit_inst1|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \bintobcd_6bit_inst1|bcd1[3]~3 (
// Equation(s):
// \bintobcd_6bit_inst1|bcd1[3]~3_combout  = ( \bintobcd_6bit_inst1|Add3~25_sumout  & ( \bintobcd_6bit_inst1|LessThan3~0_combout  ) )

	.dataa(!\bintobcd_6bit_inst1|LessThan3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst1|bcd1[3]~3 .extended_lut = "off";
defparam \bintobcd_6bit_inst1|bcd1[3]~3 .lut_mask = 64'h0000000055555555;
defparam \bintobcd_6bit_inst1|bcd1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N54
cyclonev_lcell_comb \num_7seg_display_inst3|Mux6~0 (
// Equation(s):
// \num_7seg_display_inst3|Mux6~0_combout  = ( \bintobcd_6bit_inst1|bcd1[3]~3_combout  ) # ( !\bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( (!\bintobcd_6bit_inst1|bcd1[1]~1_combout  & ((\bintobcd_6bit_inst1|bcd1[2]~2_combout ))) # 
// (\bintobcd_6bit_inst1|bcd1[1]~1_combout  & ((!\bintobcd_6bit_inst1|bcd1[0]~0_combout ) # (!\bintobcd_6bit_inst1|bcd1[2]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.datad(!\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst3|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst3|Mux6~0 .extended_lut = "off";
defparam \num_7seg_display_inst3|Mux6~0 .lut_mask = 64'h0FFC0FFCFFFFFFFF;
defparam \num_7seg_display_inst3|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N57
cyclonev_lcell_comb \num_7seg_display_inst3|Mux5~0 (
// Equation(s):
// \num_7seg_display_inst3|Mux5~0_combout  = ( \bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( (\bintobcd_6bit_inst1|bcd1[2]~2_combout ) # (\bintobcd_6bit_inst1|bcd1[1]~1_combout ) ) ) # ( !\bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( 
// (!\bintobcd_6bit_inst1|bcd1[0]~0_combout  & (\bintobcd_6bit_inst1|bcd1[1]~1_combout  & !\bintobcd_6bit_inst1|bcd1[2]~2_combout )) # (\bintobcd_6bit_inst1|bcd1[0]~0_combout  & ((!\bintobcd_6bit_inst1|bcd1[2]~2_combout ) # 
// (\bintobcd_6bit_inst1|bcd1[1]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.datad(!\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst3|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst3|Mux5~0 .extended_lut = "off";
defparam \num_7seg_display_inst3|Mux5~0 .lut_mask = 64'h3F033F030FFF0FFF;
defparam \num_7seg_display_inst3|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N48
cyclonev_lcell_comb \num_7seg_display_inst3|Mux4~0 (
// Equation(s):
// \num_7seg_display_inst3|Mux4~0_combout  = ( \bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( ((\bintobcd_6bit_inst1|bcd1[2]~2_combout ) # (\bintobcd_6bit_inst1|bcd1[1]~1_combout )) # (\bintobcd_6bit_inst1|bcd1[0]~0_combout ) ) ) # ( 
// !\bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( ((!\bintobcd_6bit_inst1|bcd1[1]~1_combout  & \bintobcd_6bit_inst1|bcd1[2]~2_combout )) # (\bintobcd_6bit_inst1|bcd1[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.datad(!\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst3|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst3|Mux4~0 .extended_lut = "off";
defparam \num_7seg_display_inst3|Mux4~0 .lut_mask = 64'h33F333F33FFF3FFF;
defparam \num_7seg_display_inst3|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N51
cyclonev_lcell_comb \num_7seg_display_inst3|Mux3~0 (
// Equation(s):
// \num_7seg_display_inst3|Mux3~0_combout  = ( \bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( (\bintobcd_6bit_inst1|bcd1[2]~2_combout ) # (\bintobcd_6bit_inst1|bcd1[1]~1_combout ) ) ) # ( !\bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( 
// (!\bintobcd_6bit_inst1|bcd1[0]~0_combout  & (!\bintobcd_6bit_inst1|bcd1[1]~1_combout  & \bintobcd_6bit_inst1|bcd1[2]~2_combout )) # (\bintobcd_6bit_inst1|bcd1[0]~0_combout  & (!\bintobcd_6bit_inst1|bcd1[1]~1_combout  $ 
// (\bintobcd_6bit_inst1|bcd1[2]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.datad(!\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst3|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst3|Mux3~0 .extended_lut = "off";
defparam \num_7seg_display_inst3|Mux3~0 .lut_mask = 64'h30C330C30FFF0FFF;
defparam \num_7seg_display_inst3|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N18
cyclonev_lcell_comb \num_7seg_display_inst3|Mux2~0 (
// Equation(s):
// \num_7seg_display_inst3|Mux2~0_combout  = ( \bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( (\bintobcd_6bit_inst1|bcd1[2]~2_combout ) # (\bintobcd_6bit_inst1|bcd1[1]~1_combout ) ) ) # ( !\bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( 
// (!\bintobcd_6bit_inst1|bcd1[0]~0_combout  & (\bintobcd_6bit_inst1|bcd1[1]~1_combout  & !\bintobcd_6bit_inst1|bcd1[2]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.datad(!\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst3|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst3|Mux2~0 .extended_lut = "off";
defparam \num_7seg_display_inst3|Mux2~0 .lut_mask = 64'h0C000C000FFF0FFF;
defparam \num_7seg_display_inst3|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N21
cyclonev_lcell_comb \num_7seg_display_inst3|Mux1~0 (
// Equation(s):
// \num_7seg_display_inst3|Mux1~0_combout  = ( \bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( (\bintobcd_6bit_inst1|bcd1[2]~2_combout ) # (\bintobcd_6bit_inst1|bcd1[1]~1_combout ) ) ) # ( !\bintobcd_6bit_inst1|bcd1[3]~3_combout  & ( 
// (\bintobcd_6bit_inst1|bcd1[2]~2_combout  & (!\bintobcd_6bit_inst1|bcd1[0]~0_combout  $ (!\bintobcd_6bit_inst1|bcd1[1]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.datac(!\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.datad(!\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst3|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst3|Mux1~0 .extended_lut = "off";
defparam \num_7seg_display_inst3|Mux1~0 .lut_mask = 64'h003C003C0FFF0FFF;
defparam \num_7seg_display_inst3|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \num_7seg_display_inst3|Mux0~0 (
// Equation(s):
// \num_7seg_display_inst3|Mux0~0_combout  = ( \bintobcd_6bit_inst1|bcd1[0]~0_combout  & ( !\bintobcd_6bit_inst1|bcd1[3]~3_combout  $ (((\bintobcd_6bit_inst1|bcd1[1]~1_combout ) # (\bintobcd_6bit_inst1|bcd1[2]~2_combout ))) ) ) # ( 
// !\bintobcd_6bit_inst1|bcd1[0]~0_combout  & ( (!\bintobcd_6bit_inst1|bcd1[1]~1_combout  & (\bintobcd_6bit_inst1|bcd1[2]~2_combout )) # (\bintobcd_6bit_inst1|bcd1[1]~1_combout  & ((\bintobcd_6bit_inst1|bcd1[3]~3_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst1|bcd1[2]~2_combout ),
	.datab(gnd),
	.datac(!\bintobcd_6bit_inst1|bcd1[3]~3_combout ),
	.datad(!\bintobcd_6bit_inst1|bcd1[1]~1_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst1|bcd1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst3|Mux0~0 .extended_lut = "off";
defparam \num_7seg_display_inst3|Mux0~0 .lut_mask = 64'h550F550FA50FA50F;
defparam \num_7seg_display_inst3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N27
cyclonev_lcell_comb \bintobcd_6bit_inst0|reg~0 (
// Equation(s):
// \bintobcd_6bit_inst0|reg~0_combout  = ( !\reg_6bit_inst0|dff_inst3|slave|q~combout  & ( (\reg_6bit_inst0|dff_inst5|slave|q~combout  & !\reg_6bit_inst0|dff_inst4|slave|q~combout ) ) )

	.dataa(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datab(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|reg~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|reg~0 .lut_mask = 64'h4444444400000000;
defparam \bintobcd_6bit_inst0|reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N12
cyclonev_lcell_comb \bintobcd_6bit_inst0|LessThan3~0 (
// Equation(s):
// \bintobcd_6bit_inst0|LessThan3~0_combout  = ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst5|slave|q~combout  & (!\reg_6bit_inst0|dff_inst3|slave|q~combout  $ (((!\reg_6bit_inst0|dff_inst4|slave|q~combout ) # 
// (\reg_6bit_inst0|dff_inst2|slave|q~combout ))))) # (\reg_6bit_inst0|dff_inst5|slave|q~combout  & ((!\reg_6bit_inst0|dff_inst3|slave|q~combout ) # ((\reg_6bit_inst0|dff_inst4|slave|q~combout  & !\reg_6bit_inst0|dff_inst2|slave|q~combout )))) ) ) # ( 
// !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst5|slave|q~combout  & ((!\reg_6bit_inst0|dff_inst3|slave|q~combout  & (\reg_6bit_inst0|dff_inst4|slave|q~combout  & !\reg_6bit_inst0|dff_inst2|slave|q~combout )) # 
// (\reg_6bit_inst0|dff_inst3|slave|q~combout  & (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & \reg_6bit_inst0|dff_inst2|slave|q~combout )))) # (\reg_6bit_inst0|dff_inst5|slave|q~combout  & (!\reg_6bit_inst0|dff_inst3|slave|q~combout  $ 
// (((\reg_6bit_inst0|dff_inst4|slave|q~combout  & !\reg_6bit_inst0|dff_inst2|slave|q~combout ))))) ) )

	.dataa(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datab(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datac(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datad(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|LessThan3~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|LessThan3~0 .lut_mask = 64'h496449646D666D66;
defparam \bintobcd_6bit_inst0|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \bintobcd_6bit_inst0|reg~1 (
// Equation(s):
// \bintobcd_6bit_inst0|reg~1_combout  = ( \reg_6bit_inst0|dff_inst3|slave|q~combout  & ( \reg_6bit_inst0|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst5|slave|q~combout  ) ) ) # ( !\reg_6bit_inst0|dff_inst3|slave|q~combout  & ( 
// \reg_6bit_inst0|dff_inst4|slave|q~combout  & ( \reg_6bit_inst0|dff_inst5|slave|q~combout  ) ) ) # ( \reg_6bit_inst0|dff_inst3|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst4|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst5|slave|q~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datad(gnd),
	.datae(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.dataf(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|reg~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|reg~1 .lut_mask = 64'h0000F0F00F0FF0F0;
defparam \bintobcd_6bit_inst0|reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N30
cyclonev_lcell_comb \bintobcd_6bit_inst0|reg~2 (
// Equation(s):
// \bintobcd_6bit_inst0|reg~2_combout  = ( \reg_6bit_inst0|dff_inst5|slave|q~combout  & ( \reg_6bit_inst0|dff_inst4|slave|q~combout  & ( \reg_6bit_inst0|dff_inst3|slave|q~combout  ) ) ) # ( !\reg_6bit_inst0|dff_inst5|slave|q~combout  & ( 
// \reg_6bit_inst0|dff_inst4|slave|q~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datad(gnd),
	.datae(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.dataf(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|reg~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|reg~2 .lut_mask = 64'h00000000FFFF0F0F;
defparam \bintobcd_6bit_inst0|reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N30
cyclonev_lcell_comb \bintobcd_6bit_inst0|Add3~1 (
// Equation(s):
// \bintobcd_6bit_inst0|Add3~1_sumout  = SUM(( \reg_6bit_inst0|dff_inst1|slave|q~combout  ) + ( VCC ) + ( !VCC ))
// \bintobcd_6bit_inst0|Add3~2  = CARRY(( \reg_6bit_inst0|dff_inst1|slave|q~combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst0|Add3~1_sumout ),
	.cout(\bintobcd_6bit_inst0|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|Add3~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \bintobcd_6bit_inst0|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N33
cyclonev_lcell_comb \bintobcd_6bit_inst0|Add3~5 (
// Equation(s):
// \bintobcd_6bit_inst0|Add3~5_sumout  = SUM(( VCC ) + ( (!\reg_6bit_inst0|dff_inst2|slave|q~combout  & (((\bintobcd_6bit_inst0|reg~1_combout  & \bintobcd_6bit_inst0|reg~2_combout )) # (\bintobcd_6bit_inst0|reg~0_combout ))) # 
// (\reg_6bit_inst0|dff_inst2|slave|q~combout  & (((!\bintobcd_6bit_inst0|reg~0_combout  & !\bintobcd_6bit_inst0|reg~2_combout )))) ) + ( \bintobcd_6bit_inst0|Add3~2  ))
// \bintobcd_6bit_inst0|Add3~6  = CARRY(( VCC ) + ( (!\reg_6bit_inst0|dff_inst2|slave|q~combout  & (((\bintobcd_6bit_inst0|reg~1_combout  & \bintobcd_6bit_inst0|reg~2_combout )) # (\bintobcd_6bit_inst0|reg~0_combout ))) # 
// (\reg_6bit_inst0|dff_inst2|slave|q~combout  & (((!\bintobcd_6bit_inst0|reg~0_combout  & !\bintobcd_6bit_inst0|reg~2_combout )))) ) + ( \bintobcd_6bit_inst0|Add3~2  ))

	.dataa(!\bintobcd_6bit_inst0|reg~1_combout ),
	.datab(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datac(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|reg~2_combout ),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst0|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst0|Add3~5_sumout ),
	.cout(\bintobcd_6bit_inst0|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|Add3~5 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|Add3~5 .lut_mask = 64'h0000C3B30000FFFF;
defparam \bintobcd_6bit_inst0|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N15
cyclonev_lcell_comb \bintobcd_6bit_inst0|LessThan1~0 (
// Equation(s):
// \bintobcd_6bit_inst0|LessThan1~0_combout  = ( \reg_6bit_inst0|dff_inst5|slave|q~combout  & ( (\reg_6bit_inst0|dff_inst3|slave|q~combout  & (\reg_6bit_inst0|dff_inst4|slave|q~combout  & \reg_6bit_inst0|dff_inst2|slave|q~combout )) ) ) # ( 
// !\reg_6bit_inst0|dff_inst5|slave|q~combout  & ( (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((\reg_6bit_inst0|dff_inst2|slave|q~combout ) # (\reg_6bit_inst0|dff_inst3|slave|q~combout ))) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datac(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datad(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|LessThan1~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|LessThan1~0 .lut_mask = 64'h030F030F00030003;
defparam \bintobcd_6bit_inst0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N54
cyclonev_lcell_comb \bintobcd_6bit_inst0|bcd0[2]~1 (
// Equation(s):
// \bintobcd_6bit_inst0|bcd0[2]~1_combout  = ( \bintobcd_6bit_inst0|LessThan1~0_combout  & ( (!\bintobcd_6bit_inst0|LessThan3~0_combout  & ((!\reg_6bit_inst0|dff_inst2|slave|q~combout ))) # (\bintobcd_6bit_inst0|LessThan3~0_combout  & 
// (\bintobcd_6bit_inst0|Add3~5_sumout )) ) ) # ( !\bintobcd_6bit_inst0|LessThan1~0_combout  & ( (!\bintobcd_6bit_inst0|LessThan3~0_combout  & (!\bintobcd_6bit_inst0|reg~0_combout  $ (((!\reg_6bit_inst0|dff_inst2|slave|q~combout ))))) # 
// (\bintobcd_6bit_inst0|LessThan3~0_combout  & (((\bintobcd_6bit_inst0|Add3~5_sumout )))) ) )

	.dataa(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datab(!\bintobcd_6bit_inst0|LessThan3~0_combout ),
	.datac(!\bintobcd_6bit_inst0|Add3~5_sumout ),
	.datad(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|bcd0[2]~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|bcd0[2]~1 .lut_mask = 64'h478B478BCF03CF03;
defparam \bintobcd_6bit_inst0|bcd0[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N9
cyclonev_lcell_comb \bintobcd_6bit_inst0|bcd0[1]~0 (
// Equation(s):
// \bintobcd_6bit_inst0|bcd0[1]~0_combout  = ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (!\bintobcd_6bit_inst0|LessThan3~0_combout ) # (\bintobcd_6bit_inst0|Add3~1_sumout ) ) ) # ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( 
// (\bintobcd_6bit_inst0|LessThan3~0_combout  & \bintobcd_6bit_inst0|Add3~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst0|LessThan3~0_combout ),
	.datac(!\bintobcd_6bit_inst0|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|bcd0[1]~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|bcd0[1]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \bintobcd_6bit_inst0|bcd0[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N36
cyclonev_lcell_comb \bintobcd_6bit_inst0|Add3~9 (
// Equation(s):
// \bintobcd_6bit_inst0|Add3~9_sumout  = SUM(( (!\bintobcd_6bit_inst0|reg~0_combout  & (\bintobcd_6bit_inst0|reg~1_combout  & ((!\bintobcd_6bit_inst0|reg~2_combout ) # (\reg_6bit_inst0|dff_inst2|slave|q~combout )))) # (\bintobcd_6bit_inst0|reg~0_combout  & 
// ((!\bintobcd_6bit_inst0|reg~1_combout  $ (\reg_6bit_inst0|dff_inst2|slave|q~combout )))) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~6  ))
// \bintobcd_6bit_inst0|Add3~10  = CARRY(( (!\bintobcd_6bit_inst0|reg~0_combout  & (\bintobcd_6bit_inst0|reg~1_combout  & ((!\bintobcd_6bit_inst0|reg~2_combout ) # (\reg_6bit_inst0|dff_inst2|slave|q~combout )))) # (\bintobcd_6bit_inst0|reg~0_combout  & 
// ((!\bintobcd_6bit_inst0|reg~1_combout  $ (\reg_6bit_inst0|dff_inst2|slave|q~combout )))) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~6  ))

	.dataa(!\bintobcd_6bit_inst0|reg~2_combout ),
	.datab(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst0|reg~1_combout ),
	.datad(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst0|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst0|Add3~9_sumout ),
	.cout(\bintobcd_6bit_inst0|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|Add3~9 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|Add3~9 .lut_mask = 64'h0000FFFF0000380F;
defparam \bintobcd_6bit_inst0|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N0
cyclonev_lcell_comb \bintobcd_6bit_inst0|bcd0[3]~2 (
// Equation(s):
// \bintobcd_6bit_inst0|bcd0[3]~2_combout  = ( \reg_6bit_inst0|dff_inst2|slave|q~combout  & ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (\bintobcd_6bit_inst0|Add3~9_sumout  & (!\reg_6bit_inst0|dff_inst3|slave|q~combout  $ 
// (!\reg_6bit_inst0|dff_inst5|slave|q~combout ))) ) ) ) # ( !\reg_6bit_inst0|dff_inst2|slave|q~combout  & ( \reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (\bintobcd_6bit_inst0|Add3~9_sumout  & ((!\reg_6bit_inst0|dff_inst4|slave|q~combout  & 
// (!\reg_6bit_inst0|dff_inst3|slave|q~combout  $ (!\reg_6bit_inst0|dff_inst5|slave|q~combout ))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\reg_6bit_inst0|dff_inst3|slave|q~combout ) # (\reg_6bit_inst0|dff_inst5|slave|q~combout ))))) ) ) ) # ( 
// \reg_6bit_inst0|dff_inst2|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst3|slave|q~combout  & (((\reg_6bit_inst0|dff_inst5|slave|q~combout  & \bintobcd_6bit_inst0|Add3~9_sumout )))) # 
// (\reg_6bit_inst0|dff_inst3|slave|q~combout  & (!\reg_6bit_inst0|dff_inst5|slave|q~combout  & ((\bintobcd_6bit_inst0|Add3~9_sumout ) # (\reg_6bit_inst0|dff_inst4|slave|q~combout )))) ) ) ) # ( !\reg_6bit_inst0|dff_inst2|slave|q~combout  & ( 
// !\reg_6bit_inst0|dff_inst1|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\reg_6bit_inst0|dff_inst3|slave|q~combout  & (\reg_6bit_inst0|dff_inst5|slave|q~combout  & \bintobcd_6bit_inst0|Add3~9_sumout )) # 
// (\reg_6bit_inst0|dff_inst3|slave|q~combout  & (!\reg_6bit_inst0|dff_inst5|slave|q~combout )))) # (\reg_6bit_inst0|dff_inst4|slave|q~combout  & ((!\reg_6bit_inst0|dff_inst3|slave|q~combout  & ((\bintobcd_6bit_inst0|Add3~9_sumout ) # 
// (\reg_6bit_inst0|dff_inst5|slave|q~combout ))) # (\reg_6bit_inst0|dff_inst3|slave|q~combout  & (\reg_6bit_inst0|dff_inst5|slave|q~combout  & \bintobcd_6bit_inst0|Add3~9_sumout )))) ) ) )

	.dataa(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datab(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datac(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datad(!\bintobcd_6bit_inst0|Add3~9_sumout ),
	.datae(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.dataf(!\reg_6bit_inst0|dff_inst1|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|bcd0[3]~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|bcd0[3]~2 .lut_mask = 64'h246D103C006D003C;
defparam \bintobcd_6bit_inst0|bcd0[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N39
cyclonev_lcell_comb \num_7seg_display_inst0|Mux6~0 (
// Equation(s):
// \num_7seg_display_inst0|Mux6~0_combout  = ( \bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( \reg_6bit_inst0|dff_inst0|slave|q~combout  ) ) # ( !\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( 
// !\bintobcd_6bit_inst0|bcd0[2]~1_combout  $ (!\bintobcd_6bit_inst0|bcd0[1]~0_combout ) ) ) ) # ( \bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( !\reg_6bit_inst0|dff_inst0|slave|q~combout  ) ) # ( !\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( 
// !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\bintobcd_6bit_inst0|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst0|bcd0[2]~1_combout ) ) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst0|Mux6~0 .extended_lut = "off";
defparam \num_7seg_display_inst0|Mux6~0 .lut_mask = 64'h7777FFFF6666FFFF;
defparam \num_7seg_display_inst0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N42
cyclonev_lcell_comb \num_7seg_display_inst0|Mux5~0 (
// Equation(s):
// \num_7seg_display_inst0|Mux5~0_combout  = ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[3]~2_combout  $ (\bintobcd_6bit_inst0|bcd0[2]~1_combout )) # (\bintobcd_6bit_inst0|bcd0[1]~0_combout ) ) ) # ( 
// !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[2]~1_combout  & ((\bintobcd_6bit_inst0|bcd0[1]~0_combout ))) # (\bintobcd_6bit_inst0|bcd0[2]~1_combout  & (\bintobcd_6bit_inst0|bcd0[3]~2_combout )) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.datac(!\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst0|Mux5~0 .extended_lut = "off";
defparam \num_7seg_display_inst0|Mux5~0 .lut_mask = 64'h35353535B7B7B7B7;
defparam \num_7seg_display_inst0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N27
cyclonev_lcell_comb \num_7seg_display_inst0|Mux4~0 (
// Equation(s):
// \num_7seg_display_inst0|Mux4~0_combout  = ( \bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( \reg_6bit_inst0|dff_inst0|slave|q~combout  ) ) # ( !\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( \reg_6bit_inst0|dff_inst0|slave|q~combout  ) ) # ( 
// \bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\bintobcd_6bit_inst0|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst0|bcd0[2]~1_combout ) ) ) ) # ( !\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( 
// !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\bintobcd_6bit_inst0|bcd0[2]~1_combout  & !\bintobcd_6bit_inst0|bcd0[1]~0_combout ) ) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst0|Mux4~0 .extended_lut = "off";
defparam \num_7seg_display_inst0|Mux4~0 .lut_mask = 64'h44447777FFFFFFFF;
defparam \num_7seg_display_inst0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N18
cyclonev_lcell_comb \num_7seg_display_inst0|Mux3~0 (
// Equation(s):
// \num_7seg_display_inst0|Mux3~0_combout  = ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[3]~2_combout  & (!\bintobcd_6bit_inst0|bcd0[1]~0_combout  $ (\bintobcd_6bit_inst0|bcd0[2]~1_combout ))) # 
// (\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ((\bintobcd_6bit_inst0|bcd0[2]~1_combout ) # (\bintobcd_6bit_inst0|bcd0[1]~0_combout ))) ) ) # ( !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[1]~0_combout  & 
// ((\bintobcd_6bit_inst0|bcd0[2]~1_combout ))) # (\bintobcd_6bit_inst0|bcd0[1]~0_combout  & (\bintobcd_6bit_inst0|bcd0[3]~2_combout )) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.datac(!\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst0|Mux3~0 .extended_lut = "off";
defparam \num_7seg_display_inst0|Mux3~0 .lut_mask = 64'h1D1D1D1D97979797;
defparam \num_7seg_display_inst0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N0
cyclonev_lcell_comb \num_7seg_display_inst0|Mux2~0 (
// Equation(s):
// \num_7seg_display_inst0|Mux2~0_combout  = ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ((\bintobcd_6bit_inst0|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst0|bcd0[2]~1_combout ))) ) ) # ( 
// !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[2]~1_combout  & (\bintobcd_6bit_inst0|bcd0[1]~0_combout )) # (\bintobcd_6bit_inst0|bcd0[2]~1_combout  & ((\bintobcd_6bit_inst0|bcd0[3]~2_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.datac(gnd),
	.datad(!\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst0|Mux2~0 .extended_lut = "off";
defparam \num_7seg_display_inst0|Mux2~0 .lut_mask = 64'h2277227700770077;
defparam \num_7seg_display_inst0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N3
cyclonev_lcell_comb \num_7seg_display_inst0|Mux1~0 (
// Equation(s):
// \num_7seg_display_inst0|Mux1~0_combout  = ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[1]~0_combout  & (\bintobcd_6bit_inst0|bcd0[2]~1_combout )) # (\bintobcd_6bit_inst0|bcd0[1]~0_combout  & 
// ((\bintobcd_6bit_inst0|bcd0[3]~2_combout ))) ) ) # ( !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[2]~1_combout  & (\bintobcd_6bit_inst0|bcd0[1]~0_combout  & \bintobcd_6bit_inst0|bcd0[3]~2_combout )) # 
// (\bintobcd_6bit_inst0|bcd0[2]~1_combout  & ((\bintobcd_6bit_inst0|bcd0[3]~2_combout ) # (\bintobcd_6bit_inst0|bcd0[1]~0_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.datac(gnd),
	.datad(!\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst0|Mux1~0 .extended_lut = "off";
defparam \num_7seg_display_inst0|Mux1~0 .lut_mask = 64'h1177117744774477;
defparam \num_7seg_display_inst0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N57
cyclonev_lcell_comb \num_7seg_display_inst0|Mux0~0 (
// Equation(s):
// \num_7seg_display_inst0|Mux0~0_combout  = ( \bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\bintobcd_6bit_inst0|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst0|bcd0[2]~1_combout ) ) ) ) # ( 
// !\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( \reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (!\bintobcd_6bit_inst0|bcd0[2]~1_combout  & !\bintobcd_6bit_inst0|bcd0[1]~0_combout ) ) ) ) # ( \bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( 
// !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( (\bintobcd_6bit_inst0|bcd0[1]~0_combout ) # (\bintobcd_6bit_inst0|bcd0[2]~1_combout ) ) ) ) # ( !\bintobcd_6bit_inst0|bcd0[3]~2_combout  & ( !\reg_6bit_inst0|dff_inst0|slave|q~combout  & ( 
// (\bintobcd_6bit_inst0|bcd0[2]~1_combout  & !\bintobcd_6bit_inst0|bcd0[1]~0_combout ) ) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd0[2]~1_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd0[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bintobcd_6bit_inst0|bcd0[3]~2_combout ),
	.dataf(!\reg_6bit_inst0|dff_inst0|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst0|Mux0~0 .extended_lut = "off";
defparam \num_7seg_display_inst0|Mux0~0 .lut_mask = 64'h4444777788887777;
defparam \num_7seg_display_inst0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N24
cyclonev_lcell_comb \bintobcd_6bit_inst0|LessThan0~0 (
// Equation(s):
// \bintobcd_6bit_inst0|LessThan0~0_combout  = ( \reg_6bit_inst0|dff_inst3|slave|q~combout  & ( \reg_6bit_inst0|dff_inst5|slave|q~combout  ) ) # ( !\reg_6bit_inst0|dff_inst3|slave|q~combout  & ( (\reg_6bit_inst0|dff_inst5|slave|q~combout  & 
// \reg_6bit_inst0|dff_inst4|slave|q~combout ) ) )

	.dataa(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datab(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|LessThan0~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|LessThan0~0 .lut_mask = 64'h1111111155555555;
defparam \bintobcd_6bit_inst0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N51
cyclonev_lcell_comb \bintobcd_6bit_inst0|LessThan1~1 (
// Equation(s):
// \bintobcd_6bit_inst0|LessThan1~1_combout  = ( \reg_6bit_inst0|dff_inst3|slave|q~combout  & ( \reg_6bit_inst0|dff_inst4|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst5|slave|q~combout ) # (\reg_6bit_inst0|dff_inst2|slave|q~combout ) ) ) ) # ( 
// !\reg_6bit_inst0|dff_inst3|slave|q~combout  & ( \reg_6bit_inst0|dff_inst4|slave|q~combout  & ( (\reg_6bit_inst0|dff_inst2|slave|q~combout ) # (\reg_6bit_inst0|dff_inst5|slave|q~combout ) ) ) ) # ( \reg_6bit_inst0|dff_inst3|slave|q~combout  & ( 
// !\reg_6bit_inst0|dff_inst4|slave|q~combout  & ( (!\reg_6bit_inst0|dff_inst5|slave|q~combout ) # (\reg_6bit_inst0|dff_inst2|slave|q~combout ) ) ) ) # ( !\reg_6bit_inst0|dff_inst3|slave|q~combout  & ( !\reg_6bit_inst0|dff_inst4|slave|q~combout  & ( 
// \reg_6bit_inst0|dff_inst2|slave|q~combout  ) ) )

	.dataa(gnd),
	.datab(!\reg_6bit_inst0|dff_inst5|slave|q~combout ),
	.datac(!\reg_6bit_inst0|dff_inst2|slave|q~combout ),
	.datad(gnd),
	.datae(!\reg_6bit_inst0|dff_inst3|slave|q~combout ),
	.dataf(!\reg_6bit_inst0|dff_inst4|slave|q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|LessThan1~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|LessThan1~1 .lut_mask = 64'h0F0FCFCF3F3FCFCF;
defparam \bintobcd_6bit_inst0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N39
cyclonev_lcell_comb \bintobcd_6bit_inst0|Add3~13 (
// Equation(s):
// \bintobcd_6bit_inst0|Add3~13_sumout  = SUM(( (!\bintobcd_6bit_inst0|reg~2_combout  & (\bintobcd_6bit_inst0|reg~0_combout  & \bintobcd_6bit_inst0|LessThan1~1_combout )) # (\bintobcd_6bit_inst0|reg~2_combout  & ((!\bintobcd_6bit_inst0|LessThan1~1_combout 
// ))) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~10  ))
// \bintobcd_6bit_inst0|Add3~14  = CARRY(( (!\bintobcd_6bit_inst0|reg~2_combout  & (\bintobcd_6bit_inst0|reg~0_combout  & \bintobcd_6bit_inst0|LessThan1~1_combout )) # (\bintobcd_6bit_inst0|reg~2_combout  & ((!\bintobcd_6bit_inst0|LessThan1~1_combout ))) ) + 
// ( GND ) + ( \bintobcd_6bit_inst0|Add3~10  ))

	.dataa(!\bintobcd_6bit_inst0|reg~2_combout ),
	.datab(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datac(!\bintobcd_6bit_inst0|LessThan1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst0|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst0|Add3~13_sumout ),
	.cout(\bintobcd_6bit_inst0|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|Add3~13 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|Add3~13 .lut_mask = 64'h0000FFFF00005252;
defparam \bintobcd_6bit_inst0|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N42
cyclonev_lcell_comb \bintobcd_6bit_inst0|Add3~17 (
// Equation(s):
// \bintobcd_6bit_inst0|Add3~17_sumout  = SUM(( !\bintobcd_6bit_inst0|reg~0_combout  $ (!\bintobcd_6bit_inst0|LessThan1~0_combout ) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~14  ))
// \bintobcd_6bit_inst0|Add3~18  = CARRY(( !\bintobcd_6bit_inst0|reg~0_combout  $ (!\bintobcd_6bit_inst0|LessThan1~0_combout ) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~14  ))

	.dataa(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datab(!\bintobcd_6bit_inst0|LessThan1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst0|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst0|Add3~17_sumout ),
	.cout(\bintobcd_6bit_inst0|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|Add3~17 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|Add3~17 .lut_mask = 64'h0000FFFF00006666;
defparam \bintobcd_6bit_inst0|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N45
cyclonev_lcell_comb \bintobcd_6bit_inst0|Add3~21 (
// Equation(s):
// \bintobcd_6bit_inst0|Add3~21_sumout  = SUM(( !\bintobcd_6bit_inst0|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst0|reg~0_combout ) # (!\bintobcd_6bit_inst0|LessThan1~0_combout ))) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~18  ))
// \bintobcd_6bit_inst0|Add3~22  = CARRY(( !\bintobcd_6bit_inst0|LessThan0~0_combout  $ (((!\bintobcd_6bit_inst0|reg~0_combout ) # (!\bintobcd_6bit_inst0|LessThan1~0_combout ))) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~18  ))

	.dataa(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datab(!\bintobcd_6bit_inst0|LessThan1~0_combout ),
	.datac(!\bintobcd_6bit_inst0|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst0|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst0|Add3~21_sumout ),
	.cout(\bintobcd_6bit_inst0|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|Add3~21 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|Add3~21 .lut_mask = 64'h0000FFFF00001E1E;
defparam \bintobcd_6bit_inst0|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N48
cyclonev_lcell_comb \bintobcd_6bit_inst0|Add3~25 (
// Equation(s):
// \bintobcd_6bit_inst0|Add3~25_sumout  = SUM(( (\bintobcd_6bit_inst0|reg~0_combout  & (\bintobcd_6bit_inst0|LessThan1~0_combout  & \bintobcd_6bit_inst0|LessThan0~0_combout )) ) + ( GND ) + ( \bintobcd_6bit_inst0|Add3~22  ))

	.dataa(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datab(!\bintobcd_6bit_inst0|LessThan1~0_combout ),
	.datac(!\bintobcd_6bit_inst0|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\bintobcd_6bit_inst0|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\bintobcd_6bit_inst0|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|Add3~25 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|Add3~25 .lut_mask = 64'h0000FFFF00000101;
defparam \bintobcd_6bit_inst0|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N6
cyclonev_lcell_comb \bintobcd_6bit_inst0|bcd1[3]~3 (
// Equation(s):
// \bintobcd_6bit_inst0|bcd1[3]~3_combout  = ( \bintobcd_6bit_inst0|Add3~25_sumout  & ( \bintobcd_6bit_inst0|LessThan3~0_combout  ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst0|LessThan3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|bcd1[3]~3 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|bcd1[3]~3 .lut_mask = 64'h0000000033333333;
defparam \bintobcd_6bit_inst0|bcd1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N57
cyclonev_lcell_comb \bintobcd_6bit_inst0|bcd1[1]~1 (
// Equation(s):
// \bintobcd_6bit_inst0|bcd1[1]~1_combout  = ( \bintobcd_6bit_inst0|LessThan3~0_combout  & ( \bintobcd_6bit_inst0|Add3~17_sumout  ) ) # ( !\bintobcd_6bit_inst0|LessThan3~0_combout  & ( !\bintobcd_6bit_inst0|reg~0_combout  $ 
// (!\bintobcd_6bit_inst0|LessThan1~0_combout ) ) )

	.dataa(!\bintobcd_6bit_inst0|reg~0_combout ),
	.datab(gnd),
	.datac(!\bintobcd_6bit_inst0|LessThan1~0_combout ),
	.datad(!\bintobcd_6bit_inst0|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|bcd1[1]~1 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|bcd1[1]~1 .lut_mask = 64'h5A5A5A5A00FF00FF;
defparam \bintobcd_6bit_inst0|bcd1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N21
cyclonev_lcell_comb \bintobcd_6bit_inst0|bcd1[0]~0 (
// Equation(s):
// \bintobcd_6bit_inst0|bcd1[0]~0_combout  = ( \bintobcd_6bit_inst0|Add3~13_sumout  & ( \bintobcd_6bit_inst0|LessThan3~0_combout  ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst0|LessThan3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|bcd1[0]~0 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|bcd1[0]~0 .lut_mask = 64'h0000000033333333;
defparam \bintobcd_6bit_inst0|bcd1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N18
cyclonev_lcell_comb \bintobcd_6bit_inst0|bcd1[2]~2 (
// Equation(s):
// \bintobcd_6bit_inst0|bcd1[2]~2_combout  = ( \bintobcd_6bit_inst0|LessThan0~0_combout  & ( (!\bintobcd_6bit_inst0|LessThan3~0_combout ) # (\bintobcd_6bit_inst0|Add3~21_sumout ) ) ) # ( !\bintobcd_6bit_inst0|LessThan0~0_combout  & ( 
// (\bintobcd_6bit_inst0|LessThan3~0_combout  & \bintobcd_6bit_inst0|Add3~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\bintobcd_6bit_inst0|LessThan3~0_combout ),
	.datac(gnd),
	.datad(!\bintobcd_6bit_inst0|Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bintobcd_6bit_inst0|bcd1[2]~2 .extended_lut = "off";
defparam \bintobcd_6bit_inst0|bcd1[2]~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \bintobcd_6bit_inst0|bcd1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N48
cyclonev_lcell_comb \num_7seg_display_inst1|Mux6~0 (
// Equation(s):
// \num_7seg_display_inst1|Mux6~0_combout  = ( \bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( ((!\bintobcd_6bit_inst0|bcd1[1]~1_combout ) # (!\bintobcd_6bit_inst0|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( (\bintobcd_6bit_inst0|bcd1[1]~1_combout ) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.datac(!\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst1|Mux6~0 .extended_lut = "off";
defparam \num_7seg_display_inst1|Mux6~0 .lut_mask = 64'h77777777FDFDFDFD;
defparam \num_7seg_display_inst1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N6
cyclonev_lcell_comb \num_7seg_display_inst1|Mux5~0 (
// Equation(s):
// \num_7seg_display_inst1|Mux5~0_combout  = ( \bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( ((\bintobcd_6bit_inst0|bcd1[1]~1_combout  & \bintobcd_6bit_inst0|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( ((!\bintobcd_6bit_inst0|bcd1[3]~3_combout  & \bintobcd_6bit_inst0|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst0|bcd1[1]~1_combout ) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.datac(!\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst1|Mux5~0 .extended_lut = "off";
defparam \num_7seg_display_inst1|Mux5~0 .lut_mask = 64'h3B3B3B3B57575757;
defparam \num_7seg_display_inst1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N51
cyclonev_lcell_comb \num_7seg_display_inst1|Mux4~0 (
// Equation(s):
// \num_7seg_display_inst1|Mux4~0_combout  = ( \bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( ((!\bintobcd_6bit_inst0|bcd1[1]~1_combout ) # (\bintobcd_6bit_inst0|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( ((\bintobcd_6bit_inst0|bcd1[3]~3_combout  & \bintobcd_6bit_inst0|bcd1[1]~1_combout )) # (\bintobcd_6bit_inst0|bcd1[0]~0_combout ) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.datac(gnd),
	.datad(!\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst1|Mux4~0 .extended_lut = "off";
defparam \num_7seg_display_inst1|Mux4~0 .lut_mask = 64'h11FF11FFDDFFDDFF;
defparam \num_7seg_display_inst1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N9
cyclonev_lcell_comb \num_7seg_display_inst1|Mux3~0 (
// Equation(s):
// \num_7seg_display_inst1|Mux3~0_combout  = ( \bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( (!\bintobcd_6bit_inst0|bcd1[1]~1_combout  $ (\bintobcd_6bit_inst0|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( (!\bintobcd_6bit_inst0|bcd1[3]~3_combout  & (!\bintobcd_6bit_inst0|bcd1[1]~1_combout  & \bintobcd_6bit_inst0|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout  & 
// (\bintobcd_6bit_inst0|bcd1[1]~1_combout )) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.datac(gnd),
	.datad(!\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst1|Mux3~0 .extended_lut = "off";
defparam \num_7seg_display_inst1|Mux3~0 .lut_mask = 64'h11991199DD77DD77;
defparam \num_7seg_display_inst1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N12
cyclonev_lcell_comb \num_7seg_display_inst1|Mux2~0 (
// Equation(s):
// \num_7seg_display_inst1|Mux2~0_combout  = ( \bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( \bintobcd_6bit_inst0|bcd1[3]~3_combout  ) ) # ( !\bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( (\bintobcd_6bit_inst0|bcd1[1]~1_combout  & 
// ((!\bintobcd_6bit_inst0|bcd1[0]~0_combout ) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.datac(!\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst1|Mux2~0 .extended_lut = "off";
defparam \num_7seg_display_inst1|Mux2~0 .lut_mask = 64'h3131313155555555;
defparam \num_7seg_display_inst1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N15
cyclonev_lcell_comb \num_7seg_display_inst1|Mux1~0 (
// Equation(s):
// \num_7seg_display_inst1|Mux1~0_combout  = ( \bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( (!\bintobcd_6bit_inst0|bcd1[1]~1_combout  $ (!\bintobcd_6bit_inst0|bcd1[0]~0_combout )) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ) ) ) # ( 
// !\bintobcd_6bit_inst0|bcd1[2]~2_combout  & ( (\bintobcd_6bit_inst0|bcd1[3]~3_combout  & \bintobcd_6bit_inst0|bcd1[1]~1_combout ) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.datac(gnd),
	.datad(!\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.datae(gnd),
	.dataf(!\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst1|Mux1~0 .extended_lut = "off";
defparam \num_7seg_display_inst1|Mux1~0 .lut_mask = 64'h1111111177DD77DD;
defparam \num_7seg_display_inst1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N30
cyclonev_lcell_comb \num_7seg_display_inst1|Mux0~0 (
// Equation(s):
// \num_7seg_display_inst1|Mux0~0_combout  = ( \bintobcd_6bit_inst0|bcd1[1]~1_combout  & ( \bintobcd_6bit_inst0|bcd1[3]~3_combout  ) ) # ( !\bintobcd_6bit_inst0|bcd1[1]~1_combout  & ( !\bintobcd_6bit_inst0|bcd1[2]~2_combout  $ 
// (((!\bintobcd_6bit_inst0|bcd1[0]~0_combout ) # (\bintobcd_6bit_inst0|bcd1[3]~3_combout ))) ) )

	.dataa(!\bintobcd_6bit_inst0|bcd1[0]~0_combout ),
	.datab(!\bintobcd_6bit_inst0|bcd1[2]~2_combout ),
	.datac(!\bintobcd_6bit_inst0|bcd1[3]~3_combout ),
	.datad(gnd),
	.datae(!\bintobcd_6bit_inst0|bcd1[1]~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\num_7seg_display_inst1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \num_7seg_display_inst1|Mux0~0 .extended_lut = "off";
defparam \num_7seg_display_inst1|Mux0~0 .lut_mask = 64'h63630F0F63630F0F;
defparam \num_7seg_display_inst1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \KEY0~input (
	.i(KEY0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY0~input_o ));
// synopsys translate_off
defparam \KEY0~input .bus_hold = "false";
defparam \KEY0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \KEY1~input (
	.i(KEY1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY1~input_o ));
// synopsys translate_off
defparam \KEY1~input .bus_hold = "false";
defparam \KEY1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y33_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
