<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1767059038">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_1_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/arch/cv_ov5640.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../robotCourse-master/hw_design/arch/cv_ov5640.xdc"/>
        <Attr Name="ImportTime" Val="1603778030"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/arch/pynq-z2_v1.0.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../robotCourse-master/hw_design/arch/pynq-z2_v1.0.xdc"/>
        <Attr Name="ImportTime" Val="1603778030"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_100m_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_iic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_8"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_intr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_Encoder_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_ultrasonic_ranger_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_7"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_Encoder_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mb_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_PWM_Servo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_analog2digital_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_SobelY_accel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_arduino_gpio_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_sccb_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dff_en_reset_vector_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_io_switch_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_subset_cvt_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mb_bram_ctrl_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mb_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_motor_ctrl_sel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_pixel_pack_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_PWM_Motor_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_PWM_Motor_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_motor_ctrl_sel_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_10"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rgb2gray_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_timer_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xadc_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_Canny_accel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_SobelX_accel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_dma_proc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_vdma_cam_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_k_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_color_detect_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slidr_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_gbr2rgb_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_RGBA2GBR_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axis_subset_converter_5_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_smartconnect_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_pixel_pack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_pixel_unpack_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mdm_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_a0_demosaic_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_9"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_v_vid_in_axi4s_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_vdma_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_pixel_unpack_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rgb2dvi_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_v_axi4s_vid_out_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_v_tc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slid_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_k_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slid_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slidr_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slidr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_u_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_u_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slid_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_u_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_k_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slid_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slid_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_k_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_k_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_k_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_u_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_u_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slidr_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_k_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_slidr_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ss_u_5"/>
</GenRun>
