static inline unsigned char seconds_to_ticks(int seconds)\r\n{\r\nreturn (seconds * 10) / 6;\r\n}\r\nstatic void tco_timer_start(void)\r\n{\r\nu32 val;\r\nunsigned long flags;\r\nspin_lock_irqsave(&tco_lock, flags);\r\nval = inl(TCO_CNT(tcobase));\r\nval &= ~TCO_CNT_TCOHALT;\r\noutl(val, TCO_CNT(tcobase));\r\nspin_unlock_irqrestore(&tco_lock, flags);\r\n}\r\nstatic void tco_timer_stop(void)\r\n{\r\nu32 val;\r\nunsigned long flags;\r\nspin_lock_irqsave(&tco_lock, flags);\r\nval = inl(TCO_CNT(tcobase));\r\nval |= TCO_CNT_TCOHALT;\r\noutl(val, TCO_CNT(tcobase));\r\nspin_unlock_irqrestore(&tco_lock, flags);\r\n}\r\nstatic void tco_timer_keepalive(void)\r\n{\r\nunsigned long flags;\r\nspin_lock_irqsave(&tco_lock, flags);\r\noutb(0x01, TCO_RLD(tcobase));\r\nspin_unlock_irqrestore(&tco_lock, flags);\r\n}\r\nstatic int tco_timer_set_heartbeat(int t)\r\n{\r\nint ret = 0;\r\nunsigned char tmrval;\r\nunsigned long flags;\r\nu8 val;\r\nif (t < 0 || t > 0x3f)\r\nreturn -EINVAL;\r\ntmrval = seconds_to_ticks(t);\r\nif (tmrval > 0x3f || tmrval < 0x04)\r\nreturn -EINVAL;\r\nspin_lock_irqsave(&tco_lock, flags);\r\nval = inb(TCO_TMR(tcobase));\r\nval &= 0xc0;\r\nval |= tmrval;\r\noutb(val, TCO_TMR(tcobase));\r\nval = inb(TCO_TMR(tcobase));\r\nif ((val & 0x3f) != tmrval)\r\nret = -EINVAL;\r\nspin_unlock_irqrestore(&tco_lock, flags);\r\nif (ret)\r\nreturn ret;\r\nheartbeat = t;\r\nreturn 0;\r\n}\r\nstatic int nv_tco_open(struct inode *inode, struct file *file)\r\n{\r\nif (test_and_set_bit(0, &timer_alive))\r\nreturn -EBUSY;\r\ntco_timer_keepalive();\r\ntco_timer_start();\r\nreturn nonseekable_open(inode, file);\r\n}\r\nstatic int nv_tco_release(struct inode *inode, struct file *file)\r\n{\r\nif (tco_expect_close == 42) {\r\ntco_timer_stop();\r\n} else {\r\npr_crit("Unexpected close, not stopping watchdog!\n");\r\ntco_timer_keepalive();\r\n}\r\nclear_bit(0, &timer_alive);\r\ntco_expect_close = 0;\r\nreturn 0;\r\n}\r\nstatic ssize_t nv_tco_write(struct file *file, const char __user *data,\r\nsize_t len, loff_t *ppos)\r\n{\r\nif (len) {\r\nif (!nowayout) {\r\nsize_t i;\r\ntco_expect_close = 0;\r\nfor (i = 0; i != len; i++) {\r\nchar c;\r\nif (get_user(c, data + i))\r\nreturn -EFAULT;\r\nif (c == 'V')\r\ntco_expect_close = 42;\r\n}\r\n}\r\ntco_timer_keepalive();\r\n}\r\nreturn len;\r\n}\r\nstatic long nv_tco_ioctl(struct file *file, unsigned int cmd,\r\nunsigned long arg)\r\n{\r\nint new_options, retval = -EINVAL;\r\nint new_heartbeat;\r\nvoid __user *argp = (void __user *)arg;\r\nint __user *p = argp;\r\nstatic const struct watchdog_info ident = {\r\n.options = WDIOF_SETTIMEOUT |\r\nWDIOF_KEEPALIVEPING |\r\nWDIOF_MAGICCLOSE,\r\n.firmware_version = 0,\r\n.identity = TCO_MODULE_NAME,\r\n};\r\nswitch (cmd) {\r\ncase WDIOC_GETSUPPORT:\r\nreturn copy_to_user(argp, &ident, sizeof(ident)) ? -EFAULT : 0;\r\ncase WDIOC_GETSTATUS:\r\ncase WDIOC_GETBOOTSTATUS:\r\nreturn put_user(0, p);\r\ncase WDIOC_SETOPTIONS:\r\nif (get_user(new_options, p))\r\nreturn -EFAULT;\r\nif (new_options & WDIOS_DISABLECARD) {\r\ntco_timer_stop();\r\nretval = 0;\r\n}\r\nif (new_options & WDIOS_ENABLECARD) {\r\ntco_timer_keepalive();\r\ntco_timer_start();\r\nretval = 0;\r\n}\r\nreturn retval;\r\ncase WDIOC_KEEPALIVE:\r\ntco_timer_keepalive();\r\nreturn 0;\r\ncase WDIOC_SETTIMEOUT:\r\nif (get_user(new_heartbeat, p))\r\nreturn -EFAULT;\r\nif (tco_timer_set_heartbeat(new_heartbeat))\r\nreturn -EINVAL;\r\ntco_timer_keepalive();\r\ncase WDIOC_GETTIMEOUT:\r\nreturn put_user(heartbeat, p);\r\ndefault:\r\nreturn -ENOTTY;\r\n}\r\n}\r\nstatic unsigned char __devinit nv_tco_getdevice(void)\r\n{\r\nstruct pci_dev *dev = NULL;\r\nu32 val;\r\nfor_each_pci_dev(dev) {\r\nif (pci_match_id(tco_pci_tbl, dev) != NULL) {\r\ntco_pci = dev;\r\nbreak;\r\n}\r\n}\r\nif (!tco_pci)\r\nreturn 0;\r\npci_read_config_dword(tco_pci, 0x64, &val);\r\nval &= 0xffff;\r\nif (val == 0x0001 || val == 0x0000) {\r\npr_err("failed to get tcobase address\n");\r\nreturn 0;\r\n}\r\nval &= 0xff00;\r\ntcobase = val + 0x40;\r\nif (!request_region(tcobase, 0x10, "NV TCO")) {\r\npr_err("I/O address 0x%04x already in use\n", tcobase);\r\nreturn 0;\r\n}\r\ntco_timer_set_heartbeat(30);\r\ntco_timer_keepalive();\r\ntco_timer_stop();\r\nif (!request_region(MCP51_SMI_EN(tcobase), 4, "NV TCO")) {\r\npr_err("I/O address 0x%04x already in use\n",\r\nMCP51_SMI_EN(tcobase));\r\ngoto out;\r\n}\r\nval = inl(MCP51_SMI_EN(tcobase));\r\nval &= ~MCP51_SMI_EN_TCO;\r\noutl(val, MCP51_SMI_EN(tcobase));\r\nval = inl(MCP51_SMI_EN(tcobase));\r\nrelease_region(MCP51_SMI_EN(tcobase), 4);\r\nif (val & MCP51_SMI_EN_TCO) {\r\npr_err("Could not disable SMI caused by TCO\n");\r\ngoto out;\r\n}\r\npci_read_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, &val);\r\nval |= MCP51_SMBUS_SETUP_B_TCO_REBOOT;\r\npci_write_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, val);\r\npci_read_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, &val);\r\nif (!(val & MCP51_SMBUS_SETUP_B_TCO_REBOOT)) {\r\npr_err("failed to reset NO_REBOOT flag, reboot disabled by hardware\n");\r\ngoto out;\r\n}\r\nreturn 1;\r\nout:\r\nrelease_region(tcobase, 0x10);\r\nreturn 0;\r\n}\r\nstatic int __devinit nv_tco_init(struct platform_device *dev)\r\n{\r\nint ret;\r\nif (!nv_tco_getdevice())\r\nreturn -ENODEV;\r\npr_info("Watchdog reboot %sdetected\n",\r\ninl(TCO_STS(tcobase)) & TCO_STS_TCO2TO_STS ? "" : "not ");\r\noutl(TCO_STS_RESET, TCO_STS(tcobase));\r\nif (tco_timer_set_heartbeat(heartbeat)) {\r\nheartbeat = WATCHDOG_HEARTBEAT;\r\ntco_timer_set_heartbeat(heartbeat);\r\npr_info("heartbeat value must be 2<heartbeat<39, using %d\n",\r\nheartbeat);\r\n}\r\nret = misc_register(&nv_tco_miscdev);\r\nif (ret != 0) {\r\npr_err("cannot register miscdev on minor=%d (err=%d)\n",\r\nWATCHDOG_MINOR, ret);\r\ngoto unreg_region;\r\n}\r\nclear_bit(0, &timer_alive);\r\ntco_timer_stop();\r\npr_info("initialized (0x%04x). heartbeat=%d sec (nowayout=%d)\n",\r\ntcobase, heartbeat, nowayout);\r\nreturn 0;\r\nunreg_region:\r\nrelease_region(tcobase, 0x10);\r\nreturn ret;\r\n}\r\nstatic void __devexit nv_tco_cleanup(void)\r\n{\r\nu32 val;\r\nif (!nowayout)\r\ntco_timer_stop();\r\npci_read_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, &val);\r\nval &= ~MCP51_SMBUS_SETUP_B_TCO_REBOOT;\r\npci_write_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, val);\r\npci_read_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, &val);\r\nif (val & MCP51_SMBUS_SETUP_B_TCO_REBOOT) {\r\npr_crit("Couldn't unset REBOOT bit. Machine may soon reset\n");\r\n}\r\nmisc_deregister(&nv_tco_miscdev);\r\nrelease_region(tcobase, 0x10);\r\n}\r\nstatic int __devexit nv_tco_remove(struct platform_device *dev)\r\n{\r\nif (tcobase)\r\nnv_tco_cleanup();\r\nreturn 0;\r\n}\r\nstatic void nv_tco_shutdown(struct platform_device *dev)\r\n{\r\nu32 val;\r\ntco_timer_stop();\r\npci_read_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, &val);\r\nval &= ~MCP51_SMBUS_SETUP_B_TCO_REBOOT;\r\npci_write_config_dword(tco_pci, MCP51_SMBUS_SETUP_B, val);\r\n}\r\nstatic int __init nv_tco_init_module(void)\r\n{\r\nint err;\r\npr_info("NV TCO WatchDog Timer Driver v%s\n", TCO_VERSION);\r\nerr = platform_driver_register(&nv_tco_driver);\r\nif (err)\r\nreturn err;\r\nnv_tco_platform_device = platform_device_register_simple(\r\nTCO_MODULE_NAME, -1, NULL, 0);\r\nif (IS_ERR(nv_tco_platform_device)) {\r\nerr = PTR_ERR(nv_tco_platform_device);\r\ngoto unreg_platform_driver;\r\n}\r\nreturn 0;\r\nunreg_platform_driver:\r\nplatform_driver_unregister(&nv_tco_driver);\r\nreturn err;\r\n}\r\nstatic void __exit nv_tco_cleanup_module(void)\r\n{\r\nplatform_device_unregister(nv_tco_platform_device);\r\nplatform_driver_unregister(&nv_tco_driver);\r\npr_info("NV TCO Watchdog Module Unloaded\n");\r\n}
