Protel Design System Design Rule Check
PCB File : D:\YandexDisk\Work\Altium\NSU\Œ¿»_ œ¿\oai_kpa_mku\oai_kpa_mku.PcbDoc
Date     : 01.10.2020
Time     : 22:01:38

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.2mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Area Fill (1.7mm,44mm) (3mm,46.2mm) on Top Solder And Pad X11-5(3.4mm,45.1mm) on Top Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.246mm < 0.254mm) Between Pad C10-1(45.2mm,29.2mm) on Top Layer And Pad X8-2(47.349mm,29.1mm) on Top Layer [Top Solder] Mask Sliver [0.246mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad C10-1(45.2mm,29.2mm) on Top Layer And Via (44.8mm,28.158mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C10-2(45.2mm,31.1mm) on Top Layer And Pad X7-20(47.35mm,31.1mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.117mm < 0.254mm) Between Pad C10-2(45.2mm,31.1mm) on Top Layer And Via (44.1mm,30.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.117mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad C14-1(42.8mm,21mm) on Top Layer And Via (41.9mm,21.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.079mm < 0.254mm) Between Pad C14-2(44.7mm,21mm) on Top Layer And Via (45.6mm,20.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.079mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C16-2(33.1mm,48.7mm) on Top Layer And Via (33mm,47.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C18-1(42.6mm,44.7mm) on Top Layer And Pad C22-1(44.3mm,44.7mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C18-2(42.6mm,42.8mm) on Top Layer And Pad C22-2(44.3mm,42.8mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C23-2(33.6mm,13.9mm) on Top Layer And Pad R10-2(33.6mm,12.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C34-1(9.8mm,40.383mm) on Top Layer And Via (7.8mm,40.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Pad C37-1(4mm,36.7mm) on Top Layer And Via (4.967mm,35.167mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad C37-2(4mm,40.383mm) on Top Layer And Via (6mm,40.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad C47-2(65.2mm,45.8mm) on Top Layer And Via (67.4mm,45.8mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.065mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Via (14.9mm,34.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.065mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-1(11.95mm,29.675mm) on Top Layer And Pad G1-2(11.95mm,29.025mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-1(11.95mm,29.675mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-2(11.95mm,29.025mm) on Top Layer And Pad G1-3(11.95mm,28.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-2(11.95mm,29.025mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-2(11.95mm,29.025mm) on Top Layer And Via (13mm,28.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-3(11.95mm,28.375mm) on Top Layer And Pad G1-4(11.95mm,27.725mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-3(11.95mm,28.375mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-3(11.95mm,28.375mm) on Top Layer And Via (13mm,28.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-4(11.95mm,27.725mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-5(14.05mm,27.725mm) on Top Layer And Pad G1-6(14.05mm,28.375mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-5(14.05mm,27.725mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-6(14.05mm,28.375mm) on Top Layer And Pad G1-7(14.05mm,29.025mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-6(14.05mm,28.375mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-6(14.05mm,28.375mm) on Top Layer And Via (13mm,28.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-7(14.05mm,29.025mm) on Top Layer And Pad G1-8(14.05mm,29.675mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-7(14.05mm,29.025mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-7(14.05mm,29.025mm) on Top Layer And Via (13mm,28.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad G1-8(14.05mm,29.675mm) on Top Layer And Pad G1-9(13mm,28.7mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad G1-8(14.05mm,29.675mm) on Top Layer And Via (14.9mm,30.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad G3-3(61.3mm,30.1mm) on Top Layer And Via (61.3mm,33.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad G3-4(59.3mm,30.1mm) on Top Layer And Via (59.3mm,33.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad G3-6(63.3mm,39.6mm) on Top Layer And Via (63.3mm,43.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad G3-8(59.3mm,39.6mm) on Top Layer And Via (59.3mm,43.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R15-1(27.2mm,45.9mm) on Top Layer And Pad R16-1(27.2mm,44.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R15-1(27.2mm,45.9mm) on Top Layer And Pad R32-2(27.2mm,47.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R15-2(28.9mm,45.9mm) on Top Layer And Pad R16-2(28.9mm,44.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R15-2(28.9mm,45.9mm) on Top Layer And Pad R32-1(28.9mm,47.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Pad R15-2(28.9mm,45.9mm) on Top Layer And Via (29.9mm,46mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.055mm < 0.254mm) Between Pad R26-1(15.8mm,35.9mm) on Top Layer And Via (16.3mm,34.903mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.055mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Pad R26-2(17.5mm,35.9mm) on Top Layer And Via (18.6mm,35.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R27-1(42.4mm,48.9mm) on Top Layer And Pad R28-1(42.4mm,47.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R27-2(44.1mm,48.9mm) on Top Layer And Pad R28-2(44.1mm,47.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R29-1(28.9mm,48.7mm) on Top Layer And Pad R32-1(28.9mm,47.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad R29-1(28.9mm,48.7mm) on Top Layer And Via (29.991mm,48.714mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R29-2(27.2mm,48.7mm) on Top Layer And Pad R32-2(27.2mm,47.3mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R31-1(19.1mm,44.2mm) on Top Layer And Pad R33-1(17.7mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R31-2(19.1mm,42.5mm) on Top Layer And Pad R33-2(17.7mm,42.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Pad R32-1(28.9mm,47.3mm) on Top Layer And Via (30mm,47.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R33-2(17.7mm,42.5mm) on Top Layer And Via (17.7mm,41.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R34-1(16.2mm,44.2mm) on Top Layer And Pad R35-1(14.8mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R34-2(16.2mm,42.5mm) on Top Layer And Pad R35-2(14.8mm,42.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R35-1(14.8mm,44.2mm) on Top Layer And Pad R36-1(13.4mm,44.2mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R35-2(14.8mm,42.5mm) on Top Layer And Pad R36-2(13.4mm,42.5mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad R38-2(19.9mm,19.4mm) on Top Layer And Pad U2-10(19.9mm,17.6mm) on Top Layer [Top Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Pad R38-2(19.9mm,19.4mm) on Top Layer And Pad U2-9(20.4mm,17.6mm) on Top Layer [Top Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.209mm < 0.254mm) Between Pad R39-1(17.6mm,13.9mm) on Top Layer And Via (17.9mm,15mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.209mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad R39-1(17.6mm,13.9mm) on Top Layer And Via (18.9mm,14mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad R40-1(15.9mm,31mm) on Top Layer And Via (14.9mm,30.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad R40-1(15.9mm,31mm) on Top Layer And Via (17.3mm,31.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.013mm < 0.254mm) Between Pad R44-2(28.9mm,13.1mm) on Top Layer And Via (29.8mm,12.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.013mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad R52-1(39.6mm,3.1mm) on Top Layer And Via (38.6mm,3.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.004mm < 0.254mm) Between Pad R56-1(39.6mm,7.1mm) on Top Layer And Via (38.9mm,7.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.004mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad R56-1(39.6mm,7.1mm) on Top Layer And Via (39.743mm,6.043mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U1-1(23.125mm,21.025mm) on Top Layer And Via (22.2mm,21.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad U1-1(23.125mm,21.025mm) on Top Layer And Via (23mm,19.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U1-105(24.625mm,42.275mm) on Top Layer And Via (24.5mm,40.824mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad U1-108(23.125mm,42.275mm) on Top Layer And Via (23.6mm,43.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Pad U1-16(30.625mm,21.025mm) on Top Layer And Via (31mm,22.541mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad U1-17(31.125mm,21.025mm) on Top Layer And Via (31mm,22.541mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad U1-26(35.625mm,21.025mm) on Top Layer And Via (35.9mm,22.46mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U1-28(36.625mm,21.025mm) on Top Layer And Via (36.7mm,22.4mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U1-3(24.125mm,21.025mm) on Top Layer And Via (24mm,19.6mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-36(40.625mm,21.025mm) on Top Layer And Via (41.5mm,20.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.17mm < 0.254mm) Between Pad U1-48(42.5mm,28.4mm) on Top Layer And Via (43.973mm,28.158mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.17mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-62(42.5mm,35.4mm) on Top Layer And Via (41mm,35.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-63(42.5mm,35.9mm) on Top Layer And Via (41mm,35.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.254mm) Between Pad U1-84(35.125mm,42.275mm) on Top Layer And Via (34.7mm,40.824mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.254mm) Between Pad U1-84(35.125mm,42.275mm) on Top Layer And Via (35.584mm,40.816mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.185mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U1-85(34.625mm,42.275mm) on Top Layer And Via (34.7mm,40.824mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad U1-93(30.625mm,42.275mm) on Top Layer And Via (30.1mm,43.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U1-93(30.625mm,42.275mm) on Top Layer And Via (30.8mm,40.824mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.15mm < 0.254mm) Between Pad U1-94(30.125mm,42.275mm) on Top Layer And Via (29.8mm,40.824mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.15mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad U1-94(30.125mm,42.275mm) on Top Layer And Via (30.1mm,43.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad U2-4(21.4mm,13.2mm) on Top Layer And Via (21.8mm,11.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad U2-5(21.9mm,13.2mm) on Top Layer And Via (21.8mm,11.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad U2-5(21.9mm,13.2mm) on Top Layer And Via (22.8mm,13.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U2-6(21.9mm,17.6mm) on Top Layer And Via (22.7mm,17.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.008mm < 0.254mm) Between Pad U4-1(25.5mm,17.6mm) on Top Layer And Via (25.534mm,18.834mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.008mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Pad U4-2(25mm,17.6mm) on Top Layer And Via (25.534mm,18.834mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U4-5(23.5mm,17.6mm) on Top Layer And Via (22.7mm,17.775mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad U4-5(23.5mm,17.6mm) on Top Layer And Via (22.8mm,16.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-6(23.5mm,13.2mm) on Top Layer And Via (22.8mm,13.2mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U5-10(29.2mm,3.06mm) on Top Layer And Via (27.4mm,3.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Pad U5-6(20.05mm,4.33mm) on Top Layer And Via (21.8mm,4.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X11-1(6mm,45.1mm) on Top Layer And Pad X11-2(5.35mm,45.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X11-2(5.35mm,45.1mm) on Top Layer And Pad X11-3(4.7mm,45.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad X11-4(4.05mm,45.1mm) on Top Layer And Pad X11-5(3.4mm,45.1mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X6-6(47.35mm,15.1mm) on Top Layer And Via (45.7mm,14.9mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X6-6(47.35mm,15.1mm) on Top Layer And Via (49mm,15.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X7-10(47.35mm,41.1mm) on Top Layer And Via (45.7mm,41.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mm < 0.254mm) Between Pad X7-11(52.65mm,39.1mm) on Top Layer And Via (51.009mm,39.136mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Pad X7-14(47.35mm,37.1mm) on Top Layer And Via (45.548mm,37.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.161mm < 0.254mm) Between Pad X7-17(52.65mm,33.1mm) on Top Layer And Via (50.935mm,33.065mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.161mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad X7-19(52.65mm,31.1mm) on Top Layer And Via (50.9mm,31.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X7-5(52.65mm,45.1mm) on Top Layer And Via (54.3mm,45.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad X8-2(47.349mm,29.1mm) on Top Layer And Via (49.1mm,29.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad X8-4(47.349mm,27.1mm) on Top Layer And Via (45.6mm,26.3mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.196mm < 0.254mm) Between Pad X8-4(47.349mm,27.1mm) on Top Layer And Via (45.6mm,27.5mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.196mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad X8-6(47.349mm,25.1mm) on Top Layer And Via (49mm,25.1mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.097mm]
Rule Violations :115

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Arc (40.7mm,13.105mm) on Bottom Overlay And Pad C9-2(40mm,12.1mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C10-1(45.2mm,29.2mm) on Top Layer And Track (44.565mm,28.565mm)(45.835mm,28.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C10-1(45.2mm,29.2mm) on Top Layer And Track (46.125mm,20.477mm)(46.125mm,29.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C10-2(45.2mm,31.1mm) on Top Layer And Track (44.565mm,31.74mm)(45.835mm,31.74mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad C10-2(45.2mm,31.1mm) on Top Layer And Track (46.126mm,30.526mm)(46.126mm,49.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C11-1(25.3mm,42.3mm) on Bottom Layer And Track (24.665mm,41.665mm)(24.665mm,42.935mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C12-2(17.5mm,35.9mm) on Bottom Layer And Track (18.14mm,35.265mm)(18.14mm,36.535mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C14-1(42.8mm,21mm) on Top Layer And Track (42.165mm,20.365mm)(42.165mm,21.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C14-2(44.7mm,21mm) on Top Layer And Track (45.34mm,20.365mm)(45.34mm,21.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C16-1(31.2mm,48.7mm) on Top Layer And Track (30.565mm,48.065mm)(30.565mm,49.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C16-2(33.1mm,48.7mm) on Top Layer And Track (33.74mm,48.065mm)(33.74mm,49.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C18-2(42.6mm,42.8mm) on Top Layer And Track (41.965mm,42.16mm)(43.235mm,42.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C2-2(35.1mm,28.9mm) on Bottom Layer And Track (34.465mm,29.54mm)(35.735mm,29.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad C24-2(21.7mm,16.6mm) on Bottom Layer And Track (21.2mm,15.625mm)(22.2mm,15.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C24-2(21.7mm,16.6mm) on Bottom Layer And Track (22.34mm,15.965mm)(22.34mm,17.235mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C25-2(33.6mm,13.905mm) on Bottom Layer And Track (32.965mm,13.265mm)(34.235mm,13.265mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C26-1(31.9mm,15.805mm) on Bottom Layer And Track (31.265mm,16.44mm)(32.535mm,16.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C30-1(15.9mm,21mm) on Top Layer And Track (15.265mm,20.365mm)(16.535mm,20.365mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C30-2(15.9mm,22.9mm) on Top Layer And Track (15.265mm,23.54mm)(16.535mm,23.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C3-1(31mm,27mm) on Bottom Layer And Track (30.365mm,26.365mm)(31.635mm,26.365mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(13mm,25.283mm) on Top Layer And Track (11.3mm,25.156mm)(11.3mm,26.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C31-1(13mm,25.283mm) on Top Layer And Track (11.3mm,26.553mm)(14.7mm,26.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C31-1(13mm,25.283mm) on Top Layer And Track (11.73mm,24.013mm)(14.27mm,24.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C31-1(13mm,25.283mm) on Top Layer And Track (14.7mm,25.156mm)(14.7mm,26.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C32-1(29.7mm,16.4mm) on Top Layer And Track (30.335mm,15.765mm)(30.335mm,17.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad C32-2(27.8mm,16.4mm) on Top Layer And Track (27.16mm,15.765mm)(27.16mm,17.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C33-1(9.7mm,36.7mm) on Bottom Layer And Track (10.335mm,36.065mm)(10.335mm,37.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(9.8mm,40.383mm) on Top Layer And Track (11.5mm,40.256mm)(11.5mm,41.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-1(9.8mm,40.383mm) on Top Layer And Track (8.1mm,40.256mm)(8.1mm,41.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C34-1(9.8mm,40.383mm) on Top Layer And Track (8.1mm,41.653mm)(11.5mm,41.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C34-1(9.8mm,40.383mm) on Top Layer And Track (8.53mm,39.113mm)(11.07mm,39.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-2(9.8mm,36.7mm) on Top Layer And Track (11.5mm,35.43mm)(11.5mm,36.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C34-2(9.8mm,36.7mm) on Top Layer And Track (8.1mm,35.43mm)(11.5mm,35.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C34-2(9.8mm,36.7mm) on Top Layer And Track (8.1mm,35.43mm)(8.1mm,36.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad C35-2(4.7mm,19mm) on Bottom Layer And Track (5.34mm,18.365mm)(5.34mm,19.635mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C36-1(6mm,36.7mm) on Bottom Layer And Track (6.635mm,36.065mm)(6.635mm,37.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-1(12.8mm,5.883mm) on Bottom Layer And Track (11.1mm,5.756mm)(11.1mm,7.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C40-1(12.8mm,5.883mm) on Bottom Layer And Track (11.1mm,7.153mm)(14.5mm,7.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad C40-1(12.8mm,5.883mm) on Bottom Layer And Track (11.53mm,4.613mm)(14.07mm,4.613mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C40-1(12.8mm,5.883mm) on Bottom Layer And Track (14.5mm,5.756mm)(14.5mm,7.153mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C41-1(16.1mm,3mm) on Bottom Layer And Track (15.465mm,2.365mm)(16.735mm,2.365mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C4-2(31mm,23.3mm) on Bottom Layer And Track (30.365mm,22.66mm)(31.635mm,22.66mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad C42-1(17.3mm,1.8mm) on Top Layer And Track (16.665mm,1.165mm)(17.935mm,1.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad C42-2(17.3mm,3.7mm) on Top Layer And Track (16.665mm,4.34mm)(17.935mm,4.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad C46-1(45.4mm,33.5mm) on Bottom Layer And Track (44.765mm,32.865mm)(44.765mm,34.135mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C47-1(59.5mm,45.8mm) on Top Layer And Track (58.1mm,44.05mm)(58.1mm,47.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C47-1(59.5mm,45.8mm) on Top Layer And Track (60.9mm,44.4mm)(60.9mm,47.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C47-2(65.2mm,45.8mm) on Top Layer And Track (66.6mm,44mm)(66.6mm,47.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C48-1(59.6mm,23.7mm) on Top Layer And Track (57.85mm,25.1mm)(61.4mm,25.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C48-1(59.6mm,23.7mm) on Top Layer And Track (58.2mm,22.3mm)(61.016mm,22.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C48-2(59.6mm,18mm) on Top Layer And Track (57.8mm,16.6mm)(61.35mm,16.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C49-1(65.3mm,23.7mm) on Top Layer And Track (63.55mm,25.1mm)(67.1mm,25.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C49-1(65.3mm,23.7mm) on Top Layer And Track (63.9mm,22.3mm)(66.716mm,22.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C49-2(65.3mm,18mm) on Top Layer And Track (63.5mm,16.6mm)(67.05mm,16.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-1(39.2mm,25.2mm) on Bottom Layer And Track (38.438mm,23.93mm)(38.438mm,24.565mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-1(39.2mm,25.2mm) on Bottom Layer And Track (38.565mm,25.835mm)(39.835mm,25.835mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C8-1(39.2mm,25.2mm) on Bottom Layer And Track (39.962mm,23.93mm)(39.962mm,24.565mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C9-2(40mm,12.1mm) on Bottom Layer And Track (38.735mm,11.338mm)(39.37mm,11.338mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad C9-2(40mm,12.1mm) on Bottom Layer And Track (38.735mm,12.862mm)(39.37mm,12.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C9-2(40mm,12.1mm) on Bottom Layer And Track (40.64mm,11.465mm)(40.64mm,12.735mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(12.3mm,37.7mm) on Top Layer And Track (11.792mm,36.938mm)(11.792mm,38.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D1-2(12.3mm,37.7mm) on Top Layer And Track (11.792mm,36.938mm)(12.808mm,36.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D1-2(12.3mm,37.7mm) on Top Layer And Track (11.792mm,38.462mm)(12.808mm,38.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D1-2(12.3mm,37.7mm) on Top Layer And Track (13.095mm,37.319mm)(13.095mm,38.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (13.222mm,39.5mm)(13.603mm,39.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (13.222mm,39.5mm)(13.603mm,39.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (13.346mm,39.494mm)(13.6mm,39.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (13.603mm,39.119mm)(13.603mm,39.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (13.603mm,39.5mm)(13.603mm,39.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (13.824mm,38.738mm)(14.84mm,38.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (13.824mm,40.262mm)(14.84mm,40.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(14.332mm,39.5mm) on Top Layer And Track (14.84mm,38.738mm)(14.84mm,40.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(12.3mm,39.5mm) on Top Layer And Track (11.792mm,38.738mm)(11.792mm,40.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D2-2(12.3mm,39.5mm) on Top Layer And Track (11.792mm,38.738mm)(12.808mm,38.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D2-2(12.3mm,39.5mm) on Top Layer And Track (11.792mm,40.262mm)(12.808mm,40.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D2-2(12.3mm,39.5mm) on Top Layer And Track (13.095mm,39.119mm)(13.095mm,39.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (13.19mm,35.9mm)(13.571mm,35.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (13.19mm,35.9mm)(13.571mm,36.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (13.314mm,35.894mm)(13.568mm,35.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (13.571mm,35.519mm)(13.571mm,35.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (13.571mm,35.9mm)(13.571mm,36.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (13.792mm,35.138mm)(14.808mm,35.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (13.792mm,36.662mm)(14.808mm,36.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-1(14.3mm,35.9mm) on Top Layer And Track (14.808mm,35.138mm)(14.808mm,36.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D3-2(12.268mm,35.9mm) on Top Layer And Track (11.5mm,35.43mm)(11.5mm,36.827mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(12.268mm,35.9mm) on Top Layer And Track (11.76mm,35.138mm)(11.76mm,36.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D3-2(12.268mm,35.9mm) on Top Layer And Track (11.76mm,35.138mm)(12.776mm,35.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad D3-2(12.268mm,35.9mm) on Top Layer And Track (11.76mm,36.662mm)(12.776mm,36.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D3-2(12.268mm,35.9mm) on Top Layer And Track (13.063mm,35.519mm)(13.063mm,36.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad D3-2(12.268mm,35.9mm) on Top Layer And Track (8.1mm,35.43mm)(11.5mm,35.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad G2-1(8.9mm,21.9mm) on Top Layer And Track (1.4mm,18.6mm)(9.668mm,18.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad G2-1(8.9mm,21.9mm) on Top Layer And Track (9.668mm,18.6mm)(10.5mm,19.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad G2-5(8.9mm,31.4mm) on Top Layer And Track (1.4mm,34.7mm)(9.6mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad G2-6(6.9mm,31.4mm) on Top Layer And Track (1.4mm,34.7mm)(9.6mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad G2-7(4.9mm,31.4mm) on Top Layer And Track (1.4mm,34.7mm)(9.6mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad G2-8(2.9mm,31.4mm) on Top Layer And Track (1.4mm,34.7mm)(9.6mm,34.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad G3-5(65.3mm,39.6mm) on Top Layer And Track (57.8mm,42.9mm)(66mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad G3-6(63.3mm,39.6mm) on Top Layer And Track (57.8mm,42.9mm)(66mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad G3-7(61.3mm,39.6mm) on Top Layer And Track (57.8mm,42.9mm)(66mm,42.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad L1-2(4.7mm,20.9mm) on Bottom Layer And Track (3.435mm,20.138mm)(4.07mm,20.138mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad L1-2(4.7mm,20.9mm) on Bottom Layer And Track (3.435mm,21.662mm)(4.07mm,21.662mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad L1-2(4.7mm,20.9mm) on Bottom Layer And Track (5.34mm,20.265mm)(5.34mm,21.535mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad L2-1(35.3mm,15.805mm) on Bottom Layer And Track (34.665mm,15.17mm)(34.665mm,16.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad L5-1(10.5mm,42.7mm) on Top Layer And Track (11.135mm,42.065mm)(11.135mm,43.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad L5-2(8.6mm,42.7mm) on Top Layer And Track (7.96mm,42.065mm)(7.96mm,43.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R10-1(31.9mm,12.6mm) on Top Layer And Track (31.264mm,12.108mm)(31.264mm,13.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R10-1(31.9mm,12.6mm) on Top Layer And Track (32.5mm,12mm)(33mm,12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R10-1(31.9mm,12.6mm) on Top Layer And Track (32.5mm,13.2mm)(33mm,13.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R10-2(33.6mm,12.6mm) on Top Layer And Track (32.5mm,12mm)(33mm,12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R10-2(33.6mm,12.6mm) on Top Layer And Track (32.5mm,13.2mm)(33mm,13.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R10-2(33.6mm,12.6mm) on Top Layer And Track (32.965mm,13.26mm)(34.235mm,13.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R10-2(33.6mm,12.6mm) on Top Layer And Track (34.225mm,12.1mm)(34.225mm,13.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R1-1(36.8mm,23.3mm) on Bottom Layer And Track (36.165mm,22.665mm)(37.435mm,22.665mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R14-1(19.4mm,39.2mm) on Bottom Layer And Track (18.8mm,39.8mm)(18.8mm,40.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad R14-1(19.4mm,39.2mm) on Bottom Layer And Track (18.908mm,38.564mm)(19.908mm,38.564mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R14-1(19.4mm,39.2mm) on Bottom Layer And Track (20mm,39.8mm)(20mm,40.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R16-2(28.9mm,44.5mm) on Top Layer And Track (27.8mm,43.9mm)(28.3mm,43.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R16-2(28.9mm,44.5mm) on Top Layer And Track (27.8mm,45.1mm)(28.3mm,45.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R16-2(28.9mm,44.5mm) on Top Layer And Track (29.525mm,44mm)(29.525mm,45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R21-1(20mm,34.2mm) on Bottom Layer And Track (19.364mm,33.692mm)(19.364mm,34.692mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R21-1(20mm,34.2mm) on Bottom Layer And Track (20.6mm,33.6mm)(21.1mm,33.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R21-1(20mm,34.2mm) on Bottom Layer And Track (20.6mm,34.8mm)(21.1mm,34.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad R2-2(36.8mm,27mm) on Bottom Layer And Track (36.165mm,26.36mm)(37.435mm,26.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R23-1(15.8mm,39.5mm) on Top Layer And Track (15.164mm,39.008mm)(15.164mm,40.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R23-1(15.8mm,39.5mm) on Top Layer And Track (16.4mm,38.9mm)(16.9mm,38.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R23-1(15.8mm,39.5mm) on Top Layer And Track (16.4mm,40.1mm)(16.9mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R23-2(17.5mm,39.5mm) on Top Layer And Track (16.4mm,38.9mm)(16.9mm,38.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R23-2(17.5mm,39.5mm) on Top Layer And Track (16.4mm,40.1mm)(16.9mm,40.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R23-2(17.5mm,39.5mm) on Top Layer And Track (18.125mm,39mm)(18.125mm,40mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R26-1(15.8mm,35.9mm) on Top Layer And Track (15.164mm,35.408mm)(15.164mm,36.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R26-1(15.8mm,35.9mm) on Top Layer And Track (16.4mm,35.3mm)(16.9mm,35.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R26-1(15.8mm,35.9mm) on Top Layer And Track (16.4mm,36.5mm)(16.9mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R26-2(17.5mm,35.9mm) on Top Layer And Track (16.4mm,35.3mm)(16.9mm,35.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R26-2(17.5mm,35.9mm) on Top Layer And Track (16.4mm,36.5mm)(16.9mm,36.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R26-2(17.5mm,35.9mm) on Top Layer And Track (18.125mm,35.4mm)(18.125mm,36.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R27-1(42.4mm,48.9mm) on Top Layer And Track (41.764mm,48.408mm)(41.764mm,49.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R27-1(42.4mm,48.9mm) on Top Layer And Track (43mm,48.3mm)(43.5mm,48.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R27-1(42.4mm,48.9mm) on Top Layer And Track (43mm,49.5mm)(43.5mm,49.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R27-2(44.1mm,48.9mm) on Top Layer And Track (43mm,48.3mm)(43.5mm,48.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R27-2(44.1mm,48.9mm) on Top Layer And Track (43mm,49.5mm)(43.5mm,49.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R27-2(44.1mm,48.9mm) on Top Layer And Track (44.725mm,48.4mm)(44.725mm,49.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R28-1(42.4mm,47.5mm) on Top Layer And Track (41.764mm,47.008mm)(41.764mm,48.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R28-1(42.4mm,47.5mm) on Top Layer And Track (43mm,46.9mm)(43.5mm,46.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R28-1(42.4mm,47.5mm) on Top Layer And Track (43mm,48.1mm)(43.5mm,48.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R31-1(19.1mm,44.2mm) on Top Layer And Track (18.5mm,43.1mm)(18.5mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad R31-1(19.1mm,44.2mm) on Top Layer And Track (18.608mm,44.836mm)(19.608mm,44.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R31-1(19.1mm,44.2mm) on Top Layer And Track (19.7mm,43.1mm)(19.7mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R31-2(19.1mm,42.5mm) on Top Layer And Track (18.5mm,43.1mm)(18.5mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R31-2(19.1mm,42.5mm) on Top Layer And Track (18.6mm,41.875mm)(19.6mm,41.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R31-2(19.1mm,42.5mm) on Top Layer And Track (19.7mm,43.1mm)(19.7mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R32-1(28.9mm,47.3mm) on Top Layer And Track (27.8mm,46.7mm)(28.3mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R32-1(28.9mm,47.3mm) on Top Layer And Track (27.8mm,47.9mm)(28.3mm,47.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad R32-1(28.9mm,47.3mm) on Top Layer And Track (29.536mm,46.792mm)(29.536mm,47.792mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R32-2(27.2mm,47.3mm) on Top Layer And Track (26.575mm,46.8mm)(26.575mm,47.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R32-2(27.2mm,47.3mm) on Top Layer And Track (27.8mm,46.7mm)(28.3mm,46.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R32-2(27.2mm,47.3mm) on Top Layer And Track (27.8mm,47.9mm)(28.3mm,47.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R33-1(17.7mm,44.2mm) on Top Layer And Track (17.1mm,43.1mm)(17.1mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad R33-1(17.7mm,44.2mm) on Top Layer And Track (17.208mm,44.836mm)(18.208mm,44.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R33-1(17.7mm,44.2mm) on Top Layer And Track (18.3mm,43.1mm)(18.3mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R33-2(17.7mm,42.5mm) on Top Layer And Track (17.1mm,43.1mm)(17.1mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad R33-2(17.7mm,42.5mm) on Top Layer And Track (17.2mm,41.875mm)(18.2mm,41.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R33-2(17.7mm,42.5mm) on Top Layer And Track (18.3mm,43.1mm)(18.3mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R34-1(16.2mm,44.2mm) on Top Layer And Track (15.6mm,43.1mm)(15.6mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad R34-1(16.2mm,44.2mm) on Top Layer And Track (15.708mm,44.836mm)(16.708mm,44.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad R34-1(16.2mm,44.2mm) on Top Layer And Track (16.8mm,43.1mm)(16.8mm,43.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R38-1(18mm,19.4mm) on Top Layer And Track (17.365mm,18.765mm)(17.365mm,20.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R38-2(19.9mm,19.4mm) on Top Layer And Track (20.54mm,18.765mm)(20.54mm,20.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R39-1(17.6mm,13.9mm) on Top Layer And Track (16.965mm,14.535mm)(18.235mm,14.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad R39-2(17.6mm,12mm) on Top Layer And Track (16.965mm,11.36mm)(18.235mm,11.36mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R40-1(15.9mm,31mm) on Top Layer And Track (15.265mm,31.635mm)(16.535mm,31.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad R40-2(15.9mm,29.1mm) on Top Layer And Track (15.265mm,28.46mm)(16.535mm,28.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad R43-2(15.9mm,25.5mm) on Top Layer And Track (15.265mm,24.86mm)(16.535mm,24.86mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R51-1(43.096mm,3.1mm) on Top Layer And Track (42.46mm,2.608mm)(42.46mm,3.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R51-1(43.096mm,3.1mm) on Top Layer And Track (43.696mm,2.5mm)(44.196mm,2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R51-1(43.096mm,3.1mm) on Top Layer And Track (43.696mm,3.7mm)(44.196mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R51-2(44.796mm,3.1mm) on Top Layer And Track (43.696mm,2.5mm)(44.196mm,2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R51-2(44.796mm,3.1mm) on Top Layer And Track (43.696mm,3.7mm)(44.196mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R51-2(44.796mm,3.1mm) on Top Layer And Track (45.421mm,2.6mm)(45.421mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R52-1(39.6mm,3.1mm) on Top Layer And Track (38.964mm,2.608mm)(38.964mm,3.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R52-1(39.6mm,3.1mm) on Top Layer And Track (40.2mm,2.5mm)(40.7mm,2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R52-1(39.6mm,3.1mm) on Top Layer And Track (40.2mm,3.7mm)(40.7mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R52-2(41.3mm,3.1mm) on Top Layer And Track (40.2mm,2.5mm)(40.7mm,2.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R52-2(41.3mm,3.1mm) on Top Layer And Track (40.2mm,3.7mm)(40.7mm,3.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R52-2(41.3mm,3.1mm) on Top Layer And Track (41.925mm,2.6mm)(41.925mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R53-1(43.096mm,5.1mm) on Top Layer And Track (42.46mm,4.608mm)(42.46mm,5.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R53-1(43.096mm,5.1mm) on Top Layer And Track (43.696mm,4.5mm)(44.196mm,4.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R53-1(43.096mm,5.1mm) on Top Layer And Track (43.696mm,5.7mm)(44.196mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R53-2(44.796mm,5.1mm) on Top Layer And Track (43.696mm,4.5mm)(44.196mm,4.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R53-2(44.796mm,5.1mm) on Top Layer And Track (43.696mm,5.7mm)(44.196mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R53-2(44.796mm,5.1mm) on Top Layer And Track (45.421mm,4.6mm)(45.421mm,5.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R54-1(39.7mm,5.1mm) on Top Layer And Track (39.064mm,4.608mm)(39.064mm,5.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R54-1(39.7mm,5.1mm) on Top Layer And Track (40.3mm,4.5mm)(40.8mm,4.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R54-1(39.7mm,5.1mm) on Top Layer And Track (40.3mm,5.7mm)(40.8mm,5.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R57-1(43.096mm,9.1mm) on Top Layer And Track (42.46mm,8.608mm)(42.46mm,9.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R57-1(43.096mm,9.1mm) on Top Layer And Track (43.696mm,8.5mm)(44.196mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R57-1(43.096mm,9.1mm) on Top Layer And Track (43.696mm,9.7mm)(44.196mm,9.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R57-2(44.796mm,9.1mm) on Top Layer And Track (43.696mm,8.5mm)(44.196mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R57-2(44.796mm,9.1mm) on Top Layer And Track (43.696mm,9.7mm)(44.196mm,9.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R57-2(44.796mm,9.1mm) on Top Layer And Track (45.421mm,8.6mm)(45.421mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad R58-1(39.6mm,9.1mm) on Top Layer And Track (38.964mm,8.608mm)(38.964mm,9.608mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R58-1(39.6mm,9.1mm) on Top Layer And Track (40.2mm,8.5mm)(40.7mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R58-1(39.6mm,9.1mm) on Top Layer And Track (40.2mm,9.7mm)(40.7mm,9.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R58-2(41.3mm,9.1mm) on Top Layer And Track (40.2mm,8.5mm)(40.7mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R58-2(41.3mm,9.1mm) on Top Layer And Track (40.2mm,9.7mm)(40.7mm,9.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad R58-2(41.3mm,9.1mm) on Top Layer And Track (41.925mm,8.6mm)(41.925mm,9.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R59-2(76.965mm,30.41mm) on Bottom Layer And Track (75.7mm,29.648mm)(76.335mm,29.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R59-2(76.965mm,30.41mm) on Bottom Layer And Track (75.7mm,31.172mm)(76.335mm,31.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R59-2(76.965mm,30.41mm) on Bottom Layer And Track (77.605mm,29.775mm)(77.605mm,31.045mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R60-1(76.865mm,33.41mm) on Bottom Layer And Track (75.595mm,32.648mm)(76.23mm,32.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R60-1(76.865mm,33.41mm) on Bottom Layer And Track (75.595mm,34.172mm)(76.23mm,34.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R60-1(76.865mm,33.41mm) on Bottom Layer And Track (77.5mm,32.775mm)(77.5mm,34.045mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R65-2(91.96mm,40.12mm) on Bottom Layer And Track (90.695mm,39.358mm)(91.33mm,39.358mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R65-2(91.96mm,40.12mm) on Bottom Layer And Track (90.695mm,40.882mm)(91.33mm,40.882mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R65-2(91.96mm,40.12mm) on Bottom Layer And Track (92.6mm,39.485mm)(92.6mm,40.755mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R66-2(89.96mm,43.02mm) on Bottom Layer And Track (89.32mm,42.385mm)(89.32mm,43.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R66-2(89.96mm,43.02mm) on Bottom Layer And Track (90.59mm,42.258mm)(91.225mm,42.258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R66-2(89.96mm,43.02mm) on Bottom Layer And Track (90.59mm,43.782mm)(91.225mm,43.782mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R68-2(104.965mm,33.41mm) on Bottom Layer And Track (104.325mm,32.775mm)(104.325mm,34.045mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R68-2(104.965mm,33.41mm) on Bottom Layer And Track (105.595mm,32.648mm)(106.23mm,32.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R68-2(104.965mm,33.41mm) on Bottom Layer And Track (105.595mm,34.172mm)(106.23mm,34.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R7-1(40.9mm,28.9mm) on Bottom Layer And Track (40.265mm,29.535mm)(41.535mm,29.535mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R71-1(120.065mm,30.41mm) on Bottom Layer And Track (119.43mm,29.775mm)(119.43mm,31.045mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R71-1(120.065mm,30.41mm) on Bottom Layer And Track (120.7mm,29.648mm)(121.335mm,29.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R71-1(120.065mm,30.41mm) on Bottom Layer And Track (120.7mm,31.172mm)(121.335mm,31.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R72-2(119.965mm,33.41mm) on Bottom Layer And Track (119.325mm,32.775mm)(119.325mm,34.045mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R72-2(119.965mm,33.41mm) on Bottom Layer And Track (120.595mm,32.648mm)(121.23mm,32.648mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R72-2(119.965mm,33.41mm) on Bottom Layer And Track (120.595mm,34.172mm)(121.23mm,34.172mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R74-2(119.96mm,43.02mm) on Bottom Layer And Track (119.32mm,42.385mm)(119.32mm,43.655mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R74-2(119.96mm,43.02mm) on Bottom Layer And Track (120.59mm,42.258mm)(121.225mm,42.258mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R74-2(119.96mm,43.02mm) on Bottom Layer And Track (120.59mm,43.782mm)(121.225mm,43.782mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R77-1(75mm,15.7mm) on Bottom Layer And Track (74.365mm,15.065mm)(74.365mm,16.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R77-1(75mm,15.7mm) on Bottom Layer And Track (75.635mm,14.938mm)(76.27mm,14.938mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R77-1(75mm,15.7mm) on Bottom Layer And Track (75.635mm,16.462mm)(76.27mm,16.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R78-2(74.96mm,18.52mm) on Bottom Layer And Track (74.32mm,17.885mm)(74.32mm,19.155mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R78-2(74.96mm,18.52mm) on Bottom Layer And Track (75.59mm,17.758mm)(76.225mm,17.758mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R78-2(74.96mm,18.52mm) on Bottom Layer And Track (75.59mm,19.282mm)(76.225mm,19.282mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R80-2(89.965mm,8.91mm) on Bottom Layer And Track (89.325mm,8.275mm)(89.325mm,9.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R80-2(89.965mm,8.91mm) on Bottom Layer And Track (90.595mm,8.148mm)(91.23mm,8.148mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R80-2(89.965mm,8.91mm) on Bottom Layer And Track (90.595mm,9.672mm)(91.23mm,9.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad R8-2(40.9mm,25.2mm) on Bottom Layer And Track (40.265mm,25.84mm)(41.535mm,25.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R83-1(105.065mm,5.91mm) on Bottom Layer And Track (104.43mm,5.275mm)(104.43mm,6.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R83-1(105.065mm,5.91mm) on Bottom Layer And Track (105.7mm,5.148mm)(106.335mm,5.148mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R83-1(105.065mm,5.91mm) on Bottom Layer And Track (105.7mm,6.672mm)(106.335mm,6.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R84-2(104.965mm,8.91mm) on Bottom Layer And Track (104.325mm,8.275mm)(104.325mm,9.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R84-2(104.965mm,8.91mm) on Bottom Layer And Track (105.595mm,8.148mm)(106.23mm,8.148mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R84-2(104.965mm,8.91mm) on Bottom Layer And Track (105.595mm,9.672mm)(106.23mm,9.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R86-2(104.96mm,18.52mm) on Bottom Layer And Track (104.32mm,17.885mm)(104.32mm,19.155mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R86-2(104.96mm,18.52mm) on Bottom Layer And Track (105.59mm,17.758mm)(106.225mm,17.758mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R86-2(104.96mm,18.52mm) on Bottom Layer And Track (105.59mm,19.282mm)(106.225mm,19.282mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R87-1(120.065mm,5.91mm) on Bottom Layer And Track (119.43mm,5.275mm)(119.43mm,6.545mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R87-1(120.065mm,5.91mm) on Bottom Layer And Track (120.7mm,5.148mm)(121.335mm,5.148mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R87-1(120.065mm,5.91mm) on Bottom Layer And Track (120.7mm,6.672mm)(121.335mm,6.672mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R89-1(120mm,15.7mm) on Bottom Layer And Track (119.365mm,15.065mm)(119.365mm,16.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R89-1(120mm,15.7mm) on Bottom Layer And Track (120.635mm,14.938mm)(121.27mm,14.938mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R89-1(120mm,15.7mm) on Bottom Layer And Track (120.635mm,16.462mm)(121.27mm,16.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad R90-2(119.96mm,18.52mm) on Bottom Layer And Track (119.32mm,17.885mm)(119.32mm,19.155mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R90-2(119.96mm,18.52mm) on Bottom Layer And Track (120.59mm,17.758mm)(121.225mm,17.758mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.181mm < 0.254mm) Between Pad R90-2(119.96mm,18.52mm) on Bottom Layer And Track (120.59mm,19.282mm)(121.225mm,19.282mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.181mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-101(26.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-102(26.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-103(25.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-105(24.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-106(24.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-107(23.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-108(23.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-109(21.25mm,40.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-110(21.25mm,39.9mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-111(21.25mm,39.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-112(21.25mm,38.9mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-114(21.25mm,37.9mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-115(21.25mm,37.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-117(21.25mm,36.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-118(21.25mm,35.9mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-122(21.25mm,33.9mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-123(21.25mm,33.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-127(21.25mm,31.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-128(21.25mm,30.9mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-129(21.25mm,30.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-132(21.25mm,28.9mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-133(21.25mm,28.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-135(21.25mm,27.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-139(21.25mm,25.4mm) on Top Layer And Track (22.325mm,22.1mm)(22.325mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-15(30.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-16(30.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-18(31.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-20(32.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-22(33.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-26(35.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-27(36.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-28(36.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-29(37.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-3(24.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-34(39.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-35(40.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-36(40.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-37(42.5mm,22.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-38(42.5mm,23.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-39(42.5mm,23.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-4(24.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-40(42.5mm,24.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-42(42.5mm,25.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-44(42.5mm,26.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-49(42.5mm,28.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-5(25.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-50(42.5mm,29.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-53(42.5mm,30.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-54(42.5mm,31.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-56(42.5mm,32.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-57(42.5mm,32.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-58(42.5mm,33.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-59(42.5mm,33.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-62(42.5mm,35.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-63(42.5mm,35.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-7(26.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-71(42.5mm,39.9mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-72(42.5mm,40.4mm) on Top Layer And Track (41.425mm,22.1mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-77(38.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-79(37.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-8(26.625mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-84(35.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-87(33.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-88(33.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-89(32.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-9(27.125mm,21.025mm) on Top Layer And Track (22.325mm,22.1mm)(41.425mm,22.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-91(31.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-94(30.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-95(29.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-96(29.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-98(28.125mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U1-99(27.625mm,42.275mm) on Top Layer And Track (22.325mm,41.2mm)(41.425mm,41.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U2-1(19.9mm,13.2mm) on Top Layer And Track (19.35mm,14.25mm)(22.45mm,14.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-10(19.9mm,17.6mm) on Top Layer And Track (19.35mm,16.55mm)(22.45mm,16.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-2(20.4mm,13.2mm) on Top Layer And Track (19.35mm,14.25mm)(22.45mm,14.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-3(20.9mm,13.2mm) on Top Layer And Track (19.35mm,14.25mm)(22.45mm,14.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U2-7(21.4mm,17.6mm) on Top Layer And Track (19.35mm,16.55mm)(22.45mm,16.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad U4-1(25.5mm,17.6mm) on Top Layer And Track (22.95mm,16.55mm)(26.05mm,16.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-2(25mm,17.6mm) on Top Layer And Track (22.95mm,16.55mm)(26.05mm,16.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-7(24mm,13.2mm) on Top Layer And Track (22.95mm,14.25mm)(26.05mm,14.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-8(24.5mm,13.2mm) on Top Layer And Track (22.95mm,14.25mm)(26.05mm,14.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad U4-9(25mm,13.2mm) on Top Layer And Track (22.95mm,14.25mm)(26.05mm,14.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X12-15(145.4mm,35mm) on Multi-Layer And Track (144.4mm,0mm)(144.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-2(147.4mm,49mm) on Multi-Layer And Track (144.4mm,50mm)(148.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-2(147.4mm,49mm) on Multi-Layer And Track (148.4mm,0mm)(148.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-20(147.4mm,31mm) on Multi-Layer And Track (148.4mm,0mm)(148.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X12-21(145.4mm,29mm) on Multi-Layer And Track (144.4mm,0mm)(144.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X12-23(145.4mm,27mm) on Multi-Layer And Track (144.4mm,0mm)(144.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-26(147.4mm,25mm) on Multi-Layer And Track (148.4mm,0mm)(148.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X12-29(145.4mm,21mm) on Multi-Layer And Track (144.4mm,0mm)(144.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X12-37(145.4mm,13mm) on Multi-Layer And Track (144.4mm,0mm)(144.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-44(147.4mm,7mm) on Multi-Layer And Track (148.4mm,0mm)(148.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X12-49(145.4mm,1mm) on Multi-Layer And Track (144.4mm,0mm)(144.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-49(145.4mm,1mm) on Multi-Layer And Track (144.4mm,0mm)(148.4mm,0mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad X12-5(145.4mm,45mm) on Multi-Layer And Track (144.4mm,0mm)(144.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-50(147.4mm,1mm) on Multi-Layer And Track (144.4mm,0mm)(148.4mm,0mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad X12-50(147.4mm,1mm) on Multi-Layer And Track (148.4mm,0mm)(148.4mm,50mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad X1-5(10.23mm,14.065mm) on Multi-Layer And Track (1.332mm,15.06mm)(16.153mm,15.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X1-8(7.69mm,11.525mm) on Multi-Layer And Track (1.817mm,10.566mm)(16.154mm,10.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad X1-9(5.15mm,14.065mm) on Multi-Layer And Track (1.332mm,15.06mm)(16.153mm,15.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad X5-10(58.42mm,11.64mm) on Multi-Layer And Track (55.087mm,10.681mm)(69.424mm,10.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad X5-11(55.88mm,14.18mm) on Multi-Layer And Track (54.602mm,15.175mm)(69.423mm,15.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad X5-5(63.5mm,14.18mm) on Multi-Layer And Track (54.602mm,15.175mm)(69.423mm,15.175mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X6-10(47.35mm,11.1mm) on Top Layer And Track (46.126mm,0.526mm)(46.126mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X6-16(47.35mm,5.1mm) on Top Layer And Track (46.126mm,0.526mm)(46.126mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X6-17(52.65mm,3.1mm) on Top Layer And Track (53.873mm,0.528mm)(53.873mm,19.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X6-18(47.35mm,3.1mm) on Top Layer And Track (46.126mm,0.526mm)(46.126mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X6-20(47.35mm,1.1mm) on Top Layer And Track (46.126mm,0.526mm)(46.126mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.054mm < 0.254mm) Between Pad X6-20(47.35mm,1.1mm) on Top Layer And Track (46.126mm,0.526mm)(53.871mm,0.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.054mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X6-3(52.65mm,17.1mm) on Top Layer And Track (53.873mm,0.528mm)(53.873mm,19.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X6-4(47.35mm,17.1mm) on Top Layer And Track (46.126mm,0.526mm)(46.126mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X6-7(52.65mm,13.1mm) on Top Layer And Track (53.873mm,0.528mm)(53.873mm,19.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X6-8(47.35mm,13.1mm) on Top Layer And Track (46.126mm,0.526mm)(46.126mm,19.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X6-9(52.65mm,11.1mm) on Top Layer And Track (53.873mm,0.528mm)(53.873mm,19.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad X7-1(52.65mm,49.1mm) on Top Layer And Track (46.15mm,49.725mm)(53.85mm,49.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X7-1(52.65mm,49.1mm) on Top Layer And Track (53.873mm,30.528mm)(53.873mm,49.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad X7-1(52.65mm,49.1mm) on Top Layer And Track (53.873mm,49.698mm)(53.875mm,49.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X7-11(52.65mm,39.1mm) on Top Layer And Track (53.873mm,30.528mm)(53.873mm,49.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X7-13(52.65mm,37.1mm) on Top Layer And Track (53.873mm,30.528mm)(53.873mm,49.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X7-14(47.35mm,37.1mm) on Top Layer And Track (46.126mm,30.526mm)(46.126mm,49.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X7-16(47.35mm,35.1mm) on Top Layer And Track (46.126mm,30.526mm)(46.126mm,49.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad X7-17(52.65mm,33.1mm) on Top Layer And Track (53.873mm,30.528mm)(53.873mm,49.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X7-18(47.35mm,33.1mm) on Top Layer And Track (46.126mm,30.526mm)(46.126mm,49.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X8-4(47.349mm,27.1mm) on Top Layer And Track (46.125mm,20.477mm)(46.125mm,29.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X8-6(47.349mm,25.1mm) on Top Layer And Track (46.125mm,20.477mm)(46.125mm,29.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad X8-7(52.649mm,23.1mm) on Top Layer And Track (53.874mm,20.475mm)(53.874mm,29.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad X8-8(47.349mm,23.1mm) on Top Layer And Track (46.125mm,20.477mm)(46.125mm,29.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
Rule Violations :385

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.5mm) (InDifferentialPair('No Differential Pair'))
Rule Violations :0

Processing Rule : Room opt_5 (Bounding Region = (272.952mm, 23.464mm, 286.917mm, 42.864mm) (InComponentClass('opt_5'))
Rule Violations :0

Processing Rule : Room opt_6 (Bounding Region = (287.952mm, 23.464mm, 301.917mm, 42.864mm) (InComponentClass('opt_6'))
Rule Violations :0

Processing Rule : Room opt_7 (Bounding Region = (302.952mm, 23.464mm, 316.917mm, 42.864mm) (InComponentClass('opt_7'))
Rule Violations :0

Processing Rule : Room opt_0 (Bounding Region = (257.952mm, 47.964mm, 271.917mm, 67.364mm) (InComponentClass('opt_0'))
Rule Violations :0

Processing Rule : Room opt_2 (Bounding Region = (287.952mm, 47.964mm, 301.917mm, 67.364mm) (InComponentClass('opt_2'))
Rule Violations :0

Processing Rule : Room opt_1 (Bounding Region = (272.952mm, 47.964mm, 286.917mm, 67.364mm) (InComponentClass('opt_1'))
Rule Violations :0

Processing Rule : Room opt_4 (Bounding Region = (257.952mm, 23.464mm, 271.917mm, 42.864mm) (InComponentClass('opt_4'))
Rule Violations :0

Processing Rule : Room opt_3 (Bounding Region = (302.952mm, 47.964mm, 316.917mm, 67.364mm) (InComponentClass('opt_3'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02