

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri Aug  9 10:16:06 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp2_ap_d2c_ap_d2r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.323|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    197|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        -|      -|     107|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     107|    314|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_369_p2    |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_273_p2      |     +    |      0|  0|  15|           9|           5|
    |add_ln203_3_fu_311_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln203_4_fu_348_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln203_5_fu_359_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_285_p2     |     +    |      0|  0|  12|           3|           3|
    |add_ln9_fu_255_p2       |     +    |      0|  0|  15|           6|           4|
    |c_fu_267_p2             |     +    |      0|  0|  12|           3|           1|
    |f_fu_330_p2             |     +    |      0|  0|  15|           5|           1|
    |i_fu_225_p2             |     +    |      0|  0|  15|           9|           7|
    |r_fu_219_p2             |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_324_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln203_fu_279_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln6_fu_213_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_261_p2      |   icmp   |      0|  0|   9|           3|           3|
    |select_ln203_fu_291_p3  |  select  |      0|  0|   3|           1|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 197|          84|          62|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  33|          6|    1|          6|
    |ap_phi_mux_phi_ln203_phi_fu_201_p6  |  21|          4|   14|         56|
    |c_0_reg_154                         |   9|          2|    3|          6|
    |f_0_reg_187                         |   9|          2|    5|         10|
    |i_0_reg_120                         |   9|          2|    9|         18|
    |i_1_reg_143                         |   9|          2|    9|         18|
    |i_2_reg_176                         |   9|          2|    9|         18|
    |phi_mul_reg_165                     |   9|          2|    6|         12|
    |r_0_reg_132                         |   9|          2|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 117|         24|   59|        150|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |add_ln15_reg_411      |  9|   0|    9|          0|
    |add_ln9_reg_398       |  6|   0|    6|          0|
    |ap_CS_fsm             |  5|   0|    5|          0|
    |c_0_reg_154           |  3|   0|    3|          0|
    |c_reg_406             |  3|   0|    3|          0|
    |f_0_reg_187           |  5|   0|    5|          0|
    |f_reg_428             |  5|   0|    5|          0|
    |i_0_reg_120           |  9|   0|    9|          0|
    |i_1_reg_143           |  9|   0|    9|          0|
    |i_2_reg_176           |  9|   0|    9|          0|
    |i_reg_383             |  9|   0|    9|          0|
    |phi_mul_reg_165       |  6|   0|    6|          0|
    |r_0_reg_132           |  3|   0|    3|          0|
    |r_reg_378             |  3|   0|    3|          0|
    |select_ln203_reg_416  |  3|   0|    3|          0|
    |tmp_14_cast_reg_420   |  5|   0|    9|          4|
    |zext_ln14_reg_433     |  9|   0|   64|         55|
    |zext_ln203_reg_388    |  3|   0|    5|          2|
    |zext_ln9_reg_393      |  3|   0|    8|          5|
    +----------------------+---+----+-----+-----------+
    |Total                 |107|   0|  173|         66|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        flat        | return value |
|max_pool_out_0_V_address0    | out |    8|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_ce0         | out |    1|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_0_V_q0          |  in |   14|  ap_memory |  max_pool_out_0_V  |     array    |
|max_pool_out_1_V_address0    | out |    8|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_ce0         | out |    1|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_1_V_q0          |  in |   14|  ap_memory |  max_pool_out_1_V  |     array    |
|max_pool_out_2_0_V_address0  | out |    7|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_ce0       | out |    1|  ap_memory | max_pool_out_2_0_V |     array    |
|max_pool_out_2_0_V_q0        |  in |   14|  ap_memory | max_pool_out_2_0_V |     array    |
|flat_array_V_address0        | out |    9|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_ce0             | out |    1|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_we0             | out |    1|  ap_memory |    flat_array_V    |     array    |
|flat_array_V_d0              | out |   14|  ap_memory |    flat_array_V    |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

