Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr  1 18:02:55 2024
| Host         : LAPTOP-9MCJAFV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.905        0.000                      0                  465        0.178        0.000                      0                  465        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.905        0.000                      0                  465        0.178        0.000                      0                  465        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 1.591ns (23.428%)  route 5.200ns (76.572%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.648     9.380    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X6Y79          LUT5 (Prop_lut5_I3_O)        0.124     9.504 r  cuberoot_inst/mul1_inst/b[7]_i_5/O
                         net (fo=4, estimated)        0.746    10.250    cuberoot_inst/mul1_inst/b[7]_i_5_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124    10.374 r  cuberoot_inst/mul1_inst/b[25]_i_5/O
                         net (fo=3, estimated)        0.856    11.230    cuberoot_inst/mul1_inst/b[25]_i_5_n_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I2_O)        0.150    11.380 r  cuberoot_inst/mul1_inst/b[9]_i_1/O
                         net (fo=1, estimated)        0.649    12.029    cuberoot_inst/mul1_inst_n_22
    SLICE_X5Y79          FDRE                                         r  cuberoot_inst/b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.592    15.018    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  cuberoot_inst/b_reg[9]/C
                         clock pessimism              0.256    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)       -0.305    14.933    cuberoot_inst/b_reg[9]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.558ns (25.520%)  route 4.547ns (74.480%))
  Logic Levels:           6  (LUT2=2 LUT4=2 LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.551     9.283    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.124     9.407 r  cuberoot_inst/mul1_inst/b[4]_i_3/O
                         net (fo=3, estimated)        0.440     9.847    cuberoot_inst/mul1_inst/b[4]_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.971 r  cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.634    10.605    cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X4Y80          LUT2 (Prop_lut2_I0_O)        0.117    10.722 r  cuberoot_inst/mul1_inst/b[2]_i_1__0/O
                         net (fo=1, estimated)        0.621    11.343    cuberoot_inst/mul1_inst_n_49
    SLICE_X4Y78          FDRE                                         r  cuberoot_inst/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.591    15.017    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  cuberoot_inst/b_reg[2]/C
                         clock pessimism              0.256    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDRE (Setup_fdre_C_D)       -0.280    14.957    cuberoot_inst/b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.343    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 1.689ns (26.469%)  route 4.692ns (73.531%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.767     9.499    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.623 r  cuberoot_inst/mul1_inst/b[31]_i_8/O
                         net (fo=3, estimated)        0.797    10.420    cuberoot_inst/mul1_inst/b[31]_i_8_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.124    10.544 r  cuberoot_inst/mul1_inst/b[29]_i_3/O
                         net (fo=3, estimated)        0.331    10.875    cuberoot_inst/mul1_inst/b[29]_i_3_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.999 r  cuberoot_inst/mul1_inst/b[25]_i_4/O
                         net (fo=2, estimated)        0.496    11.495    cuberoot_inst/mul1_inst/b[25]_i_4_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124    11.619 r  cuberoot_inst/mul1_inst/b[17]_i_1/O
                         net (fo=1, routed)           0.000    11.619    cuberoot_inst/mul1_inst_n_14
    SLICE_X4Y80          FDRE                                         r  cuberoot_inst/b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.592    15.018    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  cuberoot_inst/b_reg[17]/C
                         clock pessimism              0.256    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.029    15.267    cuberoot_inst/b_reg[17]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.654ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 1.689ns (26.482%)  route 4.689ns (73.518%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.767     9.499    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.623 r  cuberoot_inst/mul1_inst/b[31]_i_8/O
                         net (fo=3, estimated)        0.797    10.420    cuberoot_inst/mul1_inst/b[31]_i_8_n_0
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.124    10.544 r  cuberoot_inst/mul1_inst/b[29]_i_3/O
                         net (fo=3, estimated)        0.331    10.875    cuberoot_inst/mul1_inst/b[29]_i_3_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I1_O)        0.124    10.999 r  cuberoot_inst/mul1_inst/b[25]_i_4/O
                         net (fo=2, estimated)        0.493    11.492    cuberoot_inst/mul1_inst/b[25]_i_4_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124    11.616 r  cuberoot_inst/mul1_inst/b[25]_i_1/O
                         net (fo=1, routed)           0.000    11.616    cuberoot_inst/mul1_inst_n_6
    SLICE_X4Y80          FDRE                                         r  cuberoot_inst/b_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.592    15.018    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  cuberoot_inst/b_reg[25]/C
                         clock pessimism              0.256    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.031    15.269    cuberoot_inst/b_reg[25]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -11.616    
  -------------------------------------------------------------------
                         slack                                  3.654    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.157ns  (logic 1.565ns (25.418%)  route 4.592ns (74.582%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.551     9.283    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.124     9.407 r  cuberoot_inst/mul1_inst/b[4]_i_3/O
                         net (fo=3, estimated)        0.440     9.847    cuberoot_inst/mul1_inst/b[4]_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.971 r  cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.634    10.605    cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124    10.729 r  cuberoot_inst/mul1_inst/b[6]_i_1__0/O
                         net (fo=4, estimated)        0.666    11.395    cuberoot_inst/mul1_inst_n_44
    SLICE_X5Y78          FDRE                                         r  cuberoot_inst/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.591    15.017    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  cuberoot_inst/b_reg[6]/C
                         clock pessimism              0.256    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)       -0.108    15.129    cuberoot_inst/b_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -11.395    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.777ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 1.815ns (28.800%)  route 4.487ns (71.200%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.767     9.499    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.623 r  cuberoot_inst/mul1_inst/b[31]_i_8/O
                         net (fo=3, estimated)        0.797    10.420    cuberoot_inst/mul1_inst/b[31]_i_8_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.150    10.570 r  cuberoot_inst/mul1_inst/b[27]_i_3/O
                         net (fo=2, estimated)        0.622    11.192    cuberoot_inst/mul1_inst/b[27]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.348    11.540 r  cuberoot_inst/mul1_inst/b[19]_i_1/O
                         net (fo=1, routed)           0.000    11.540    cuberoot_inst/mul1_inst_n_12
    SLICE_X6Y81          FDRE                                         r  cuberoot_inst/b_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.593    15.019    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  cuberoot_inst/b_reg[19]/C
                         clock pessimism              0.256    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)        0.077    15.316    cuberoot_inst/b_reg[19]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  3.777    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.321ns (37.502%)  route 3.868ns (62.498%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.626     5.229    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  cuberoot_inst/mul1_inst/b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478     5.707 r  cuberoot_inst/mul1_inst/b_reg[5]/Q
                         net (fo=1, estimated)        1.002     6.709    cuberoot_inst/mul1_inst/b[5]
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.301     7.010 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, estimated)        0.816     7.826    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.950 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, estimated)        0.750     8.700    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     8.817 r  cuberoot_inst/mul1_inst/part_res[4]_i_9/O
                         net (fo=4, estimated)        0.703     9.520    cuberoot_inst/mul1_inst/part_res[4]_i_9_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.331     9.851 r  cuberoot_inst/mul1_inst/part_res[4]_i_7/O
                         net (fo=1, estimated)        0.597    10.448    cuberoot_inst/mul1_inst/part_res[4]_i_7_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.572 r  cuberoot_inst/mul1_inst/part_res[4]_i_3/O
                         net (fo=1, routed)           0.000    10.572    cuberoot_inst/mul1_inst/part_res[4]_i_3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.970 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.970    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.084 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.084    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.418 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.418    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_6
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.513    14.939    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/C
                         clock pessimism              0.256    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    15.221    cuberoot_inst/mul1_inst/part_res_reg[13]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/b_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.300ns (37.289%)  route 3.868ns (62.711%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.626     5.229    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  cuberoot_inst/mul1_inst/b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.478     5.707 r  cuberoot_inst/mul1_inst/b_reg[5]/Q
                         net (fo=1, estimated)        1.002     6.709    cuberoot_inst/mul1_inst/b[5]
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.301     7.010 r  cuberoot_inst/mul1_inst/part_res[0]_i_11/O
                         net (fo=1, estimated)        0.816     7.826    cuberoot_inst/mul1_inst/part_res[0]_i_11_n_0
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.124     7.950 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, estimated)        0.750     8.700    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
    SLICE_X8Y76          LUT4 (Prop_lut4_I0_O)        0.117     8.817 r  cuberoot_inst/mul1_inst/part_res[4]_i_9/O
                         net (fo=4, estimated)        0.703     9.520    cuberoot_inst/mul1_inst/part_res[4]_i_9_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.331     9.851 r  cuberoot_inst/mul1_inst/part_res[4]_i_7/O
                         net (fo=1, estimated)        0.597    10.448    cuberoot_inst/mul1_inst/part_res[4]_i_7_n_0
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124    10.572 r  cuberoot_inst/mul1_inst/part_res[4]_i_3/O
                         net (fo=1, routed)           0.000    10.572    cuberoot_inst/mul1_inst/part_res[4]_i_3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.970 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    10.970    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.084 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, estimated)        0.000    11.084    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.397 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.397    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_4
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.513    14.939    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/C
                         clock pessimism              0.256    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X9Y79          FDRE (Setup_fdre_C_D)        0.062    15.221    cuberoot_inst/mul1_inst/part_res_reg[15]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.826ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.807ns (28.710%)  route 4.487ns (71.290%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.767     9.499    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I3_O)        0.124     9.623 r  cuberoot_inst/mul1_inst/b[31]_i_8/O
                         net (fo=3, estimated)        0.797    10.420    cuberoot_inst/mul1_inst/b[31]_i_8_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I0_O)        0.150    10.570 r  cuberoot_inst/mul1_inst/b[27]_i_3/O
                         net (fo=2, estimated)        0.622    11.192    cuberoot_inst/mul1_inst/b[27]_i_3_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I1_O)        0.340    11.532 r  cuberoot_inst/mul1_inst/b[27]_i_1/O
                         net (fo=1, routed)           0.000    11.532    cuberoot_inst/mul1_inst_n_4
    SLICE_X6Y81          FDRE                                         r  cuberoot_inst/b_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.593    15.019    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  cuberoot_inst/b_reg[27]/C
                         clock pessimism              0.256    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X6Y81          FDRE (Setup_fdre_C_D)        0.118    15.357    cuberoot_inst/b_reg[27]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                  3.826    

Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.689ns (27.238%)  route 4.512ns (72.762%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        2.025     3.507    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.603 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.635     5.238    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  cuberoot_inst/s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.419     5.657 f  cuberoot_inst/s_reg[11]/Q
                         net (fo=4, estimated)        1.016     6.673    cuberoot_inst/s[11]
    SLICE_X11Y80         LUT4 (Prop_lut4_I0_O)        0.324     6.997 r  cuberoot_inst/b[31]_i_11/O
                         net (fo=1, estimated)        0.550     7.547    cuberoot_inst/b[31]_i_11_n_0
    SLICE_X11Y81         LUT5 (Prop_lut5_I0_O)        0.326     7.873 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, estimated)       0.735     8.608    cuberoot_inst/b[31]_i_10_n_0
    SLICE_X4Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.732 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, estimated)       0.551     9.283    cuberoot_inst/mul1_inst/b_reg[4]_0
    SLICE_X4Y79          LUT5 (Prop_lut5_I3_O)        0.124     9.407 r  cuberoot_inst/mul1_inst/b[4]_i_3/O
                         net (fo=3, estimated)        0.440     9.847    cuberoot_inst/mul1_inst/b[4]_i_3_n_0
    SLICE_X4Y80          LUT4 (Prop_lut4_I3_O)        0.124     9.971 r  cuberoot_inst/mul1_inst/b[26]_i_2/O
                         net (fo=5, estimated)        0.634    10.605    cuberoot_inst/mul1_inst/b[26]_i_2_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I4_O)        0.124    10.729 r  cuberoot_inst/mul1_inst/b[6]_i_1__0/O
                         net (fo=4, estimated)        0.586    11.315    cuberoot_inst/mul1_inst/s_reg[1]_1
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.124    11.439 r  cuberoot_inst/mul1_inst/b[14]_i_1/O
                         net (fo=1, routed)           0.000    11.439    cuberoot_inst/mul1_inst_n_17
    SLICE_X3Y79          FDRE                                         r  cuberoot_inst/b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        1.924    13.335    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.426 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      1.594    15.020    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  cuberoot_inst/b_reg[14]/C
                         clock pessimism              0.256    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y79          FDRE (Setup_fdre_C_D)        0.029    15.269    cuberoot_inst/b_reg[14]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cuberoot_inst/tmp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mult1_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.851%)  route 0.125ns (40.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.561     1.690    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  cuberoot_inst/tmp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.831 r  cuberoot_inst/tmp1_reg[1]/Q
                         net (fo=3, estimated)        0.125     1.956    cuberoot_inst/tmp1[1]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.045     2.001 r  cuberoot_inst/mult1_a[1]_i_1/O
                         net (fo=1, routed)           0.000     2.001    cuberoot_inst/mult1_a[1]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  cuberoot_inst/mult1_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.829     2.194    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  cuberoot_inst/mult1_a_reg[1]/C
                         clock pessimism             -0.491     1.703    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.120     1.823    cuberoot_inst/mult1_a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/y_bo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.584%)  route 0.149ns (51.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.562     1.691    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.832 r  cuberoot_inst/mul1_inst/part_res_reg[3]/Q
                         net (fo=3, estimated)        0.149     1.981    cuberoot_inst/mul1_inst/part_res_reg[3]
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.832     2.197    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[3]/C
                         clock pessimism             -0.470     1.727    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.070     1.797    cuberoot_inst/mul1_inst/y_bo_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 root1/y_bo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_squared_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.666%)  route 0.143ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.590     1.719    root1/CLK
    SLICE_X1Y75          FDRE                                         r  root1/y_bo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.860 r  root1/y_bo_reg[0]/Q
                         net (fo=1, estimated)        0.143     2.003    root1_n_3
    SLICE_X2Y74          FDRE                                         r  b_squared_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.860     2.225    clk_i_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  b_squared_reg[0]/C
                         clock pessimism             -0.470     1.755    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.059     1.814    b_squared_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/y_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.584%)  route 0.149ns (51.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.564     1.693    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.834 r  cuberoot_inst/mul1_inst/part_res_reg[4]/Q
                         net (fo=3, estimated)        0.149     1.983    cuberoot_inst/mul1_inst/part_res_reg[4]
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.832     2.197    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[4]/C
                         clock pessimism             -0.470     1.727    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.066     1.793    cuberoot_inst/mul1_inst/y_bo_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cuberoot_inst/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.698%)  route 0.142ns (43.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.590     1.719    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  cuberoot_inst/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.860 r  cuberoot_inst/y_reg[1]/Q
                         net (fo=12, estimated)       0.142     2.002    cuberoot_inst/y_reg_n_0_[1]
    SLICE_X6Y73          LUT2 (Prop_lut2_I1_O)        0.045     2.047 r  cuberoot_inst/y_bo[1]_i_1/O
                         net (fo=1, routed)           0.000     2.047    cuberoot_inst/y_bo[1]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  cuberoot_inst/y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.858     2.223    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  cuberoot_inst/y_bo_reg[1]/C
                         clock pessimism             -0.491     1.732    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121     1.853    cuberoot_inst/y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/y_bo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.373%)  route 0.145ns (50.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.565     1.694    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.835 r  cuberoot_inst/mul1_inst/part_res_reg[15]/Q
                         net (fo=2, estimated)        0.145     1.980    cuberoot_inst/mul1_inst/part_res_reg[15]
    SLICE_X9Y80          FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.835     2.200    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[15]/C
                         clock pessimism             -0.491     1.709    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.070     1.779    cuberoot_inst/mul1_inst/y_bo_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/y_bo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.940%)  route 0.147ns (51.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.565     1.694    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.835 r  cuberoot_inst/mul1_inst/part_res_reg[13]/Q
                         net (fo=3, estimated)        0.147     1.982    cuberoot_inst/mul1_inst/part_res_reg[13]
    SLICE_X9Y80          FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.835     2.200    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  cuberoot_inst/mul1_inst/y_bo_reg[13]/C
                         clock pessimism             -0.491     1.709    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.070     1.779    cuberoot_inst/mul1_inst/y_bo_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cuberoot_inst/mult1_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.895%)  route 0.129ns (44.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.564     1.693    cuberoot_inst/clk_i_IBUF_BUFG
    SLICE_X8Y72          FDRE                                         r  cuberoot_inst/mult1_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.857 r  cuberoot_inst/mult1_a_reg[3]/Q
                         net (fo=1, estimated)        0.129     1.987    cuberoot_inst/mul1_inst/a_reg[7]_0[3]
    SLICE_X8Y74          FDRE                                         r  cuberoot_inst/mul1_inst/a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.829     2.194    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  cuberoot_inst/mul1_inst/a_reg[3]/C
                         clock pessimism             -0.491     1.703    
    SLICE_X8Y74          FDRE (Hold_fdre_C_D)         0.076     1.779    cuberoot_inst/mul1_inst/a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 root1/part_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            root1/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.443%)  route 0.150ns (51.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.591     1.720    root1/CLK
    SLICE_X1Y76          FDRE                                         r  root1/part_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.861 r  root1/part_result_reg[1]/Q
                         net (fo=4, estimated)        0.150     2.011    root1/part_result_reg_n_0_[1]
    SLICE_X0Y76          FDRE                                         r  root1/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.861     2.226    root1/CLK
    SLICE_X0Y76          FDRE                                         r  root1/b_reg[1]/C
                         clock pessimism             -0.493     1.733    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.070     1.803    root1/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 root1/part_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            root1/y_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.373%)  route 0.150ns (51.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.854     1.103    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.129 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.591     1.720    root1/CLK
    SLICE_X1Y76          FDRE                                         r  root1/part_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.861 r  root1/part_result_reg[1]/Q
                         net (fo=4, estimated)        0.150     2.012    root1/part_result_reg_n_0_[1]
    SLICE_X1Y75          FDRE                                         r  root1/y_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, estimated)        0.899     1.336    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.365 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, estimated)      0.860     2.225    root1/CLK
    SLICE_X1Y75          FDRE                                         r  root1/y_bo_reg[1]/C
                         clock pessimism             -0.493     1.732    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.066     1.798    root1/y_bo_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y75     FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     a_i_cr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     a_i_cr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74     a_i_cr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73     a_i_cr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y74     a_i_cr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cuberoot_inst/b_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cuberoot_inst/b_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     cuberoot_inst/b_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     cuberoot_inst/b_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     cuberoot_inst/b_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     cuberoot_inst/b_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cuberoot_inst/b_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     cuberoot_inst/b_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y80     cuberoot_inst/b_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     FSM_onehot_state_reg[4]/C



