// Seed: 1263325974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  integer id_6;
  tri1 id_7 = id_7 | 1'b0 ? id_4 : -1'b0, id_8;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wand id_7
);
  wire id_9, id_10, id_11;
  assign module_3.type_10 = 0;
endmodule
module module_3 (
    input wor id_0,
    output wand id_1,
    input logic id_2,
    input logic id_3,
    output supply0 id_4,
    input logic id_5,
    input wor id_6,
    output wor id_7
);
  logic id_9, \id_10 = id_3;
  initial $display(id_9);
  assign id_7 = -1;
  assign id_1 = -1'b0 && id_9;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign id_1 = -1;
  logic id_11;
  wire  id_12;
  localparam id_13 = -1;
  logic id_14;
  parameter id_15 = 1'b0;
  assign id_1 = 1;
  always
  fork
    if (-1) begin : LABEL_0
      {id_14, id_13[1] != -1 - -1} = id_9;
    end else \id_10 = id_11;
    id_11 <= id_5;
    id_11 <= id_2;
  join
  tri1 id_16;
  assign id_1 = id_16;
  wire id_17;
endmodule
