#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Sep 21 21:06:00 2025
# Process ID         : 4488
# Current directory  : C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/impl_1
# Command line       : vivado.exe -log base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_wrapper.tcl -notrace
# Log file           : C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper.vdi
# Journal file       : C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/impl_1\vivado.jou
# Running On         : GI240817-JohnAlamina
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 PRO 6850H with Radeon Graphics     
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33592 MB
# Swap memory        : 99556 MB
# Total Virtual      : 133148 MB
# Available Virtual  : 60836 MB
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/dev/PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'd:/Xilinx/2025.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 667.652 ; gain = 166.090
Command: link_design -top base_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_address_remap_0_0/base_address_remap_0_0.dcp' for cell 'base_i/address_remap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0.dcp' for cell 'base_i/audio_codec_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0.dcp' for cell 'base_i/axi_protocol_convert_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0.dcp' for cell 'base_i/btns_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.dcp' for cell 'base_i/clk_wiz_10MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0.dcp' for cell 'base_i/leds_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.dcp' for cell 'base_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0.dcp' for cell 'base_i/ps7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0.dcp' for cell 'base_i/rgbleds_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0.dcp' for cell 'base_i/rst_ps7_0_fclk0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0.dcp' for cell 'base_i/rst_ps7_0_fclk1'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0.dcp' for cell 'base_i/rst_ps7_0_fclk3'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0.dcp' for cell 'base_i/slice_pmodb_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0.dcp' for cell 'base_i/switches_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0.dcp' for cell 'base_i/system_interrupts'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_xbar_0/base_axi_interconnect_0_imp_xbar_0.dcp' for cell 'base_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_pc_0/base_axi_interconnect_0_imp_auto_pc_0.dcp' for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_xbar_0/base_axi_mem_intercon_imp_xbar_0.dcp' for cell 'base_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_0/base_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'base_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_0/base_axi_mem_intercon_imp_auto_us_0.dcp' for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_1/base_axi_mem_intercon_imp_auto_pc_1.dcp' for cell 'base_i/axi_mem_intercon/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0.dcp' for cell 'base_i/iop_arduino/arduino_gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0.dcp' for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0.dcp' for cell 'base_i/iop_arduino/iic_direct'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0.dcp' for cell 'base_i/iop_arduino/intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0.dcp' for cell 'base_i/iop_arduino/intr'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0.dcp' for cell 'base_i/iop_arduino/io_switch'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.dcp' for cell 'base_i/iop_arduino/mb'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0.dcp' for cell 'base_i/iop_arduino/mb_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0.dcp' for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0.dcp' for cell 'base_i/iop_arduino/uartlite'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0.dcp' for cell 'base_i/iop_arduino/xadc'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0.dcp' for cell 'base_i/iop_arduino/lmb/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0.dcp' for cell 'base_i/iop_arduino/lmb/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0.dcp' for cell 'base_i/iop_arduino/lmb/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0.dcp' for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_0/base_microblaze_0_axi_periph_imp_xbar_0.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_4/base_microblaze_0_axi_periph_imp_m00_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_4/base_microblaze_0_axi_periph_imp_m01_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_4/base_microblaze_0_axi_periph_imp_m02_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_4/base_microblaze_0_axi_periph_imp_m03_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_4/base_microblaze_0_axi_periph_imp_m04_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_4/base_microblaze_0_axi_periph_imp_m07_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_2/base_microblaze_0_axi_periph_imp_m08_regslice_2.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_2/base_microblaze_0_axi_periph_imp_m09_regslice_2.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_2.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_2/base_microblaze_0_axi_periph_imp_m11_regslice_2.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m12_regslice_0/base_microblaze_0_axi_periph_imp_m12_regslice_0.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m13_regslice_0/base_microblaze_0_axi_periph_imp_m13_regslice_0.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m14_regslice_0/base_microblaze_0_axi_periph_imp_m14_regslice_0.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m15_regslice_0/base_microblaze_0_axi_periph_imp_m15_regslice_0.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_4/base_microblaze_0_axi_periph_imp_s00_regslice_4.dcp' for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0.dcp' for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0.dcp' for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0.dcp' for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0.dcp' for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0.dcp' for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0.dcp' for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0.dcp' for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0.dcp' for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1.dcp' for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0.dcp' for cell 'base_i/iop_pmoda/gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0.dcp' for cell 'base_i/iop_pmoda/iic'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1.dcp' for cell 'base_i/iop_pmoda/intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1.dcp' for cell 'base_i/iop_pmoda/intr'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1.dcp' for cell 'base_i/iop_pmoda/io_switch'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.dcp' for cell 'base_i/iop_pmoda/mb'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1.dcp' for cell 'base_i/iop_pmoda/mb_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1.dcp' for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0.dcp' for cell 'base_i/iop_pmoda/spi'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_6/base_timer_6.dcp' for cell 'base_i/iop_pmoda/timer'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1.dcp' for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1.dcp' for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1.dcp' for cell 'base_i/iop_pmoda/lmb/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1.dcp' for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_1/base_microblaze_0_axi_periph_imp_xbar_1.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_5/base_microblaze_0_axi_periph_imp_m00_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_5/base_microblaze_0_axi_periph_imp_m01_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_5/base_microblaze_0_axi_periph_imp_m02_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_5/base_microblaze_0_axi_periph_imp_m03_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_5/base_microblaze_0_axi_periph_imp_m04_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_5/base_microblaze_0_axi_periph_imp_m06_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_5/base_microblaze_0_axi_periph_imp_m07_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_5/base_microblaze_0_axi_periph_imp_s00_regslice_5.dcp' for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2.dcp' for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1.dcp' for cell 'base_i/iop_pmodb/gpio'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1.dcp' for cell 'base_i/iop_pmodb/iic'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_2/base_intc_2.dcp' for cell 'base_i/iop_pmodb/intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_2/base_intr_2.dcp' for cell 'base_i/iop_pmodb/intr'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2.dcp' for cell 'base_i/iop_pmodb/io_switch'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.dcp' for cell 'base_i/iop_pmodb/mb'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2.dcp' for cell 'base_i/iop_pmodb/mb_bram_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2.dcp' for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1.dcp' for cell 'base_i/iop_pmodb/spi'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_7/base_timer_7.dcp' for cell 'base_i/iop_pmodb/timer'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2.dcp' for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2.dcp' for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1229.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2853 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_i/clk_wiz_10MHz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/clk_wiz_10MHz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0_board.xdc] for cell 'base_i/btns_gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0_board.xdc] for cell 'base_i/btns_gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_board.xdc] for cell 'base_i/clk_wiz_10MHz/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_board.xdc] for cell 'base_i/clk_wiz_10MHz/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.xdc] for cell 'base_i/clk_wiz_10MHz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2152.941 ; gain = 640.090
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0.xdc] for cell 'base_i/clk_wiz_10MHz/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0_board.xdc] for cell 'base_i/iop_arduino/arduino_gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0_board.xdc] for cell 'base_i/iop_arduino/arduino_gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0_board.xdc] for cell 'base_i/iop_arduino/iic_direct/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0_board.xdc] for cell 'base_i/iop_arduino/iic_direct/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0.xdc] for cell 'base_i/iop_arduino/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0.xdc] for cell 'base_i/iop_arduino/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0_board.xdc] for cell 'base_i/iop_arduino/intr/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0_board.xdc] for cell 'base_i/iop_arduino/intr/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc] for cell 'base_i/iop_arduino/mb/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:37]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:61]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:95]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:103]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:138]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:140]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc:146]
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0.xdc] for cell 'base_i/iop_arduino/mb/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0_board.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0_board.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0_board.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0_board.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0_board.xdc] for cell 'base_i/iop_arduino/uartlite/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0_board.xdc] for cell 'base_i/iop_arduino/uartlite/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0.xdc] for cell 'base_i/iop_arduino/xadc/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0.xdc] for cell 'base_i/iop_arduino/xadc/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0_board.xdc] for cell 'base_i/iop_pmoda/gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0_board.xdc] for cell 'base_i/iop_pmoda/gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0_board.xdc] for cell 'base_i/iop_pmoda/iic/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0_board.xdc] for cell 'base_i/iop_pmoda/iic/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1.xdc] for cell 'base_i/iop_pmoda/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1.xdc] for cell 'base_i/iop_pmoda/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1_board.xdc] for cell 'base_i/iop_pmoda/intr/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1_board.xdc] for cell 'base_i/iop_pmoda/intr/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc] for cell 'base_i/iop_pmoda/mb/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:37]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:61]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:95]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:103]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:138]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:140]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc:146]
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1.xdc] for cell 'base_i/iop_pmoda/mb/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1_board.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1_board.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_board.xdc] for cell 'base_i/iop_pmoda/spi/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_board.xdc] for cell 'base_i/iop_pmoda/spi/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0.xdc] for cell 'base_i/iop_pmoda/spi/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0.xdc] for cell 'base_i/iop_pmoda/spi/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1_board.xdc] for cell 'base_i/iop_pmodb/gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1_board.xdc] for cell 'base_i/iop_pmodb/gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1_board.xdc] for cell 'base_i/iop_pmodb/iic/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1_board.xdc] for cell 'base_i/iop_pmodb/iic/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_2/base_intc_2.xdc] for cell 'base_i/iop_pmodb/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_2/base_intc_2.xdc] for cell 'base_i/iop_pmodb/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_2/base_intr_2_board.xdc] for cell 'base_i/iop_pmodb/intr/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_2/base_intr_2_board.xdc] for cell 'base_i/iop_pmodb/intr/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc] for cell 'base_i/iop_pmodb/mb/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:37]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:61]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:95]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:103]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:138]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:140]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc:146]
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2.xdc] for cell 'base_i/iop_pmodb/mb/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2_board.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2_board.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_board.xdc] for cell 'base_i/iop_pmodb/spi/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_board.xdc] for cell 'base_i/iop_pmodb/spi/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1.xdc] for cell 'base_i/iop_pmodb/spi/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1.xdc] for cell 'base_i/iop_pmodb/spi/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0_board.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0_board.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0_board.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0_board.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_3/base_intc_3.xdc] for cell 'base_i/iop_rpi/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_3/base_intc_3.xdc] for cell 'base_i/iop_rpi/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_3/base_intr_3_board.xdc] for cell 'base_i/iop_rpi/intr/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_3/base_intr_3_board.xdc] for cell 'base_i/iop_rpi/intr/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc] for cell 'base_i/iop_rpi/mb/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-26' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:3]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:37]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:61]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:95]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-11' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:103]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:138]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:140]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc:146]
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3.xdc] for cell 'base_i/iop_rpi/mb/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0_board.xdc] for cell 'base_i/iop_rpi/rpi_gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0_board.xdc] for cell 'base_i/iop_rpi/rpi_gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3_board.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3_board.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0_board.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0_board.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0_board.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0_board.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1_board.xdc] for cell 'base_i/iop_rpi/uartlite/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1_board.xdc] for cell 'base_i/iop_rpi/uartlite/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0_board.xdc] for cell 'base_i/leds_gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0_board.xdc] for cell 'base_i/leds_gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0.xdc] for cell 'base_i/ps7_0/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0.xdc] for cell 'base_i/ps7_0/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0_board.xdc] for cell 'base_i/rgbleds_gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0_board.xdc] for cell 'base_i/rgbleds_gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_board.xdc] for cell 'base_i/rst_ps7_0_fclk0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0_board.xdc] for cell 'base_i/rst_ps7_0_fclk0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_board.xdc] for cell 'base_i/rst_ps7_0_fclk1/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_board.xdc] for cell 'base_i/rst_ps7_0_fclk1/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0_board.xdc] for cell 'base_i/rst_ps7_0_fclk3/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0_board.xdc] for cell 'base_i/rst_ps7_0_fclk3/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0_board.xdc] for cell 'base_i/switches_gpio/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0_board.xdc] for cell 'base_i/switches_gpio/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0.xdc] for cell 'base_i/system_interrupts/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0.xdc] for cell 'base_i/system_interrupts/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0.xdc] for cell 'base_i/video/axi_vdma/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0.xdc] for cell 'base_i/video/axi_vdma/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_board.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_board.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_board.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_board.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_board.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_board.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_0/base_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_0/base_axi_mem_intercon_imp_auto_us_0_clocks.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0_clocks.xdc] for cell 'base_i/iop_arduino/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0_clocks.xdc] for cell 'base_i/iop_arduino/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_4/base_microblaze_0_axi_periph_imp_s00_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_4/base_microblaze_0_axi_periph_imp_s00_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_4/base_microblaze_0_axi_periph_imp_m00_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_4/base_microblaze_0_axi_periph_imp_m00_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_4/base_microblaze_0_axi_periph_imp_m01_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_4/base_microblaze_0_axi_periph_imp_m01_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_4/base_microblaze_0_axi_periph_imp_m02_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_4/base_microblaze_0_axi_periph_imp_m02_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_4/base_microblaze_0_axi_periph_imp_m03_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_4/base_microblaze_0_axi_periph_imp_m03_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_4/base_microblaze_0_axi_periph_imp_m04_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_4/base_microblaze_0_axi_periph_imp_m04_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_4/base_microblaze_0_axi_periph_imp_m07_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_4/base_microblaze_0_axi_periph_imp_m07_regslice_4_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_2/base_microblaze_0_axi_periph_imp_m08_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_2/base_microblaze_0_axi_periph_imp_m08_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_2/base_microblaze_0_axi_periph_imp_m09_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_2/base_microblaze_0_axi_periph_imp_m09_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_2/base_microblaze_0_axi_periph_imp_m11_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_2/base_microblaze_0_axi_periph_imp_m11_regslice_2_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m12_regslice_0/base_microblaze_0_axi_periph_imp_m12_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m12_regslice_0/base_microblaze_0_axi_periph_imp_m12_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m13_regslice_0/base_microblaze_0_axi_periph_imp_m13_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m13_regslice_0/base_microblaze_0_axi_periph_imp_m13_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m14_regslice_0/base_microblaze_0_axi_periph_imp_m14_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m14_regslice_0/base_microblaze_0_axi_periph_imp_m14_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m15_regslice_0/base_microblaze_0_axi_periph_imp_m15_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m15_regslice_0/base_microblaze_0_axi_periph_imp_m15_regslice_0_clocks.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0_clocks.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0_clocks.xdc:50]
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0_clocks.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0_clocks.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0_clocks.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1_clocks.xdc] for cell 'base_i/iop_pmoda/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1_clocks.xdc] for cell 'base_i/iop_pmoda/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_5/base_microblaze_0_axi_periph_imp_s00_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_5/base_microblaze_0_axi_periph_imp_s00_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_5/base_microblaze_0_axi_periph_imp_m00_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_5/base_microblaze_0_axi_periph_imp_m00_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_5/base_microblaze_0_axi_periph_imp_m01_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_5/base_microblaze_0_axi_periph_imp_m01_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_5/base_microblaze_0_axi_periph_imp_m02_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_5/base_microblaze_0_axi_periph_imp_m02_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_5/base_microblaze_0_axi_periph_imp_m03_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_5/base_microblaze_0_axi_periph_imp_m03_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_5/base_microblaze_0_axi_periph_imp_m04_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_5/base_microblaze_0_axi_periph_imp_m04_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_5/base_microblaze_0_axi_periph_imp_m06_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_5/base_microblaze_0_axi_periph_imp_m06_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_5/base_microblaze_0_axi_periph_imp_m07_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_5/base_microblaze_0_axi_periph_imp_m07_regslice_5_clocks.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_clocks.xdc] for cell 'base_i/iop_pmoda/spi/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0_clocks.xdc] for cell 'base_i/iop_pmoda/spi/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_2/base_intc_2_clocks.xdc] for cell 'base_i/iop_pmodb/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_2/base_intc_2_clocks.xdc] for cell 'base_i/iop_pmodb/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_6/base_microblaze_0_axi_periph_imp_s00_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_6/base_microblaze_0_axi_periph_imp_s00_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_6/base_microblaze_0_axi_periph_imp_m00_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_6/base_microblaze_0_axi_periph_imp_m00_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_6/base_microblaze_0_axi_periph_imp_m01_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_6/base_microblaze_0_axi_periph_imp_m01_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_6/base_microblaze_0_axi_periph_imp_m02_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_6/base_microblaze_0_axi_periph_imp_m02_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_6/base_microblaze_0_axi_periph_imp_m03_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_6/base_microblaze_0_axi_periph_imp_m03_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_6/base_microblaze_0_axi_periph_imp_m04_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_6/base_microblaze_0_axi_periph_imp_m04_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_6/base_microblaze_0_axi_periph_imp_m06_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_6/base_microblaze_0_axi_periph_imp_m06_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_6/base_microblaze_0_axi_periph_imp_m07_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_6/base_microblaze_0_axi_periph_imp_m07_regslice_6_clocks.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_clocks.xdc] for cell 'base_i/iop_pmodb/spi/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1_clocks.xdc] for cell 'base_i/iop_pmodb/spi/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_3/base_intc_3_clocks.xdc] for cell 'base_i/iop_rpi/intc/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_3/base_intc_3_clocks.xdc] for cell 'base_i/iop_rpi/intc/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_7/base_microblaze_0_axi_periph_imp_s00_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_7/base_microblaze_0_axi_periph_imp_s00_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_7/base_microblaze_0_axi_periph_imp_m00_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_7/base_microblaze_0_axi_periph_imp_m00_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_7/base_microblaze_0_axi_periph_imp_m01_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_7/base_microblaze_0_axi_periph_imp_m01_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_7/base_microblaze_0_axi_periph_imp_m02_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_7/base_microblaze_0_axi_periph_imp_m02_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_7/base_microblaze_0_axi_periph_imp_m03_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_7/base_microblaze_0_axi_periph_imp_m03_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_7/base_microblaze_0_axi_periph_imp_m04_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_7/base_microblaze_0_axi_periph_imp_m04_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_7/base_microblaze_0_axi_periph_imp_m07_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_7/base_microblaze_0_axi_periph_imp_m07_regslice_7_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_3/base_microblaze_0_axi_periph_imp_m08_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_3/base_microblaze_0_axi_periph_imp_m08_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_3/base_microblaze_0_axi_periph_imp_m09_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_3/base_microblaze_0_axi_periph_imp_m09_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_3/base_microblaze_0_axi_periph_imp_m11_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_3/base_microblaze_0_axi_periph_imp_m11_regslice_3_clocks.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0_clocks.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0_clocks.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0_clocks.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0_clocks.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc] for cell 'base_i/mdm_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:26]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:62]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:98]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-13' -from list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:130]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc:138]
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0.xdc] for cell 'base_i/mdm_1/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_s00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_s00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m00_regslice_0/base_ps7_0_axi_periph_imp_m00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m00_regslice_0/base_ps7_0_axi_periph_imp_m00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m01_regslice_0/base_ps7_0_axi_periph_imp_m01_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m01_regslice_0/base_ps7_0_axi_periph_imp_m01_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m02_regslice_0/base_ps7_0_axi_periph_imp_m02_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m02_regslice_0/base_ps7_0_axi_periph_imp_m02_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m03_regslice_0/base_ps7_0_axi_periph_imp_m03_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m03_regslice_0/base_ps7_0_axi_periph_imp_m03_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m04_regslice_0/base_ps7_0_axi_periph_imp_m04_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m04_regslice_0/base_ps7_0_axi_periph_imp_m04_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m05_regslice_0/base_ps7_0_axi_periph_imp_m05_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m05_regslice_0/base_ps7_0_axi_periph_imp_m05_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m06_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m06_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m07_regslice_0/base_ps7_0_axi_periph_imp_m07_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m07_regslice_0/base_ps7_0_axi_periph_imp_m07_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_s00_regslice_0/base_ps7_0_axi_periph1_imp_s00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_s00_regslice_0/base_ps7_0_axi_periph1_imp_s00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m00_regslice_0/base_ps7_0_axi_periph1_imp_m00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m00_regslice_0/base_ps7_0_axi_periph1_imp_m00_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m01_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m01_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m02_regslice_0/base_ps7_0_axi_periph1_imp_m02_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m02_regslice_0/base_ps7_0_axi_periph1_imp_m02_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m03_regslice_0/base_ps7_0_axi_periph1_imp_m03_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m03_regslice_0/base_ps7_0_axi_periph1_imp_m03_regslice_0_clocks.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0_clocks.xdc] for cell 'base_i/system_interrupts/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0_clocks.xdc] for cell 'base_i/system_interrupts/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0_clocks.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1_clocks.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1_clocks.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s00_regslice_0/base_axi_interconnect_0_imp_s00_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s00_regslice_0/base_axi_interconnect_0_imp_s00_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m00_regslice_0/base_axi_interconnect_0_imp_m00_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m00_regslice_0/base_axi_interconnect_0_imp_m00_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m01_regslice_0/base_axi_interconnect_0_imp_m01_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m01_regslice_0/base_axi_interconnect_0_imp_m01_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_0/base_axi_interconnect_0_imp_auto_cc_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_0/base_axi_interconnect_0_imp_auto_cc_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m02_regslice_0/base_axi_interconnect_0_imp_m02_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m02_regslice_0/base_axi_interconnect_0_imp_m02_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_1/base_axi_interconnect_0_imp_auto_cc_1_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_1/base_axi_interconnect_0_imp_auto_cc_1_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m03_regslice_0/base_axi_interconnect_0_imp_m03_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m03_regslice_0/base_axi_interconnect_0_imp_m03_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m04_regslice_0/base_axi_interconnect_0_imp_m04_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m04_regslice_0/base_axi_interconnect_0_imp_m04_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m05_regslice_0/base_axi_interconnect_0_imp_m05_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m05_regslice_0/base_axi_interconnect_0_imp_m05_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m06_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m06_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_2/base_axi_interconnect_0_imp_auto_cc_2_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_2/base_axi_interconnect_0_imp_auto_cc_2_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m07_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m07_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_3/base_axi_interconnect_0_imp_auto_cc_3_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_3/base_axi_interconnect_0_imp_auto_cc_3_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m08_regslice_0/base_axi_interconnect_0_imp_m08_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m08_regslice_0/base_axi_interconnect_0_imp_m08_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m09_regslice_0/base_axi_interconnect_0_imp_m09_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m09_regslice_0/base_axi_interconnect_0_imp_m09_regslice_0_clocks.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_1/base_axi_mem_intercon_imp_auto_us_1_clocks.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_1/base_axi_mem_intercon_imp_auto_us_1_clocks.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0_clocks.xdc] for cell 'base_i/video/axi_vdma/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0_clocks.xdc] for cell 'base_i/video/axi_vdma/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0_clocks.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0_clocks.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_clocks.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_ports -scoped_to_current_instance clk]'. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc:2]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-259] No clocks specified, please specify clocks using -clock, -fall_clock, -rise_clock options [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc:6]
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0_clocks.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1_clocks.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1_clocks.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0/U0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0_clocks.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out/U0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0_clocks.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_i/video/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [d:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 299 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'base_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/data/mb_bootloop_le.elf c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/data/mb_bootloop_le.elf c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/data/mb_bootloop_le.elf c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2168.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 508 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 320 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 96 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 26 instances

119 Infos, 129 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2168.398 ; gain = 1500.746
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2168.398 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ea848491

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2168.398 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: ea848491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 2591.066 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: ea848491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 2591.066 ; gain = 0.000
Phase 1 Initialization | Checksum: ea848491

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.246 . Memory (MB): peak = 2591.066 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
CRITICAL WARNING: [Timing 38-249] Generated clock base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Phase 2.1 Timer Update | Checksum: ea848491

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2591.066 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: ea848491

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2591.066 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: ea848491

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2591.066 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 43 inverters resulting in an inversion of 229 pins
INFO: [Opt 31-138] Pushed 15 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1429e683b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2591.066 ; gain = 0.000
Retarget | Checksum: 1429e683b
INFO: [Opt 31-389] Phase Retarget created 1029 cells and removed 1568 cells
INFO: [Opt 31-1021] In phase Retarget, 148 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 23 load pin(s).
Phase 4 Constant propagation | Checksum: 1983b01b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.066 ; gain = 0.000
Constant propagation | Checksum: 1983b01b4
INFO: [Opt 31-389] Phase Constant propagation created 718 cells and removed 4010 cells
INFO: [Opt 31-1021] In phase Constant propagation, 527 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2591.066 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2591.066 ; gain = 0.000
Phase 5 Sweep | Checksum: 1a94c541c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2591.066 ; gain = 0.000
Sweep | Checksum: 1a94c541c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4557 cells
INFO: [Opt 31-1021] In phase Sweep, 419 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 77 load(s) on clock net base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 238b7b6e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.066 ; gain = 0.000
BUFG optimization | Checksum: 238b7b6e2
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 238b7b6e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.066 ; gain = 0.000
Shift Register Optimization | Checksum: 238b7b6e2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16acd158b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2591.066 ; gain = 0.000
Post Processing Netlist | Checksum: 16acd158b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: c9905b35

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.066 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 2591.066 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: c9905b35

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.066 ; gain = 0.000
Phase 9 Finalization | Checksum: c9905b35

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.066 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1029  |            1568  |                                            148  |
|  Constant propagation         |             718  |            4010  |                                            527  |
|  Sweep                        |               0  |            4557  |                                            419  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            111  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c9905b35

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.066 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-249] Generated clock base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/SerialClk has no logical paths from master clock axi_dynclk_0_PXL_CLK_O.
Resolution: Review the path between the master clock and the generated clock with the schematic viewer and correct the -source option. If it is correct and the master clock does not have a timing path to the generated clock, define the generated clock as a primary clock by using create_clock.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 81 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 13 newly gated: 4 Total Ports: 162
Ending PowerOpt Patch Enables Task | Checksum: e567bb7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 3161.238 ; gain = 0.000
Ending Power Optimization Task | Checksum: e567bb7d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 3161.238 ; gain = 570.172

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e567bb7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3161.238 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 3161.238 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1422ab381

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 3161.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 129 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 3161.238 ; gain = 992.840
INFO: [Vivado 12-24828] Executing command : report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
Command: report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3161.238 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3161.238 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 3161.238 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.194 . Memory (MB): peak = 3161.238 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3161.238 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3161.238 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.236 . Memory (MB): peak = 3161.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/impl_1/base_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3161.238 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3161.238 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a2042293

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 3161.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 3161.238 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_arduino/spi_subsystem/spi_shared/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmoda/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_pmodb/spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_rpi/spi_subsystem/spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_i/iop_rpi/spi_subsystem/spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.
0. hdmi_in_clk_p
1. hdmi_in_clk_n
2. hdmi_in_data_p[0]
3. hdmi_in_data_n[0]
4. hdmi_in_data_p[1]
5. hdmi_in_data_n[1]
6. hdmi_in_data_p[2]
7. hdmi_in_data_n[2]
8. hdmi_out_clk_p
9. hdmi_out_clk_n
10. hdmi_out_data_p[0]
11. hdmi_out_data_n[0]
12. hdmi_out_data_p[1]
13. hdmi_out_data_n[1]
14. hdmi_out_data_p[2]
15. hdmi_out_data_n[2]
16. IIC_1_scl_io
17. IIC_1_sda_io
18. arduino_direct_iic_scl_io
19. arduino_direct_iic_sda_io
20. arduino_direct_spi_io0_io
21. arduino_direct_spi_io1_io
22. arduino_direct_spi_sck_io
23. arduino_direct_spi_ss_io[0]
24. arduino_gpio_tri_io[0]
25. arduino_gpio_tri_io[10]
26. arduino_gpio_tri_io[11]
27. arduino_gpio_tri_io[12]
28. arduino_gpio_tri_io[13]
29. arduino_gpio_tri_io[14]
30. arduino_gpio_tri_io[15]
31. arduino_gpio_tri_io[16]
32. arduino_gpio_tri_io[17]
33. arduino_gpio_tri_io[18]
34. arduino_gpio_tri_io[19]
35. arduino_gpio_tri_io[1]
36. arduino_gpio_tri_io[2]
37. arduino_gpio_tri_io[3]
38. arduino_gpio_tri_io[4]
39. arduino_gpio_tri_io[5]
40. arduino_gpio_tri_io[6]
41. arduino_gpio_tri_io[7]
42. arduino_gpio_tri_io[8]
43. arduino_gpio_tri_io[9]
44. audio_clk_10MHz
45. bclk
46. btns_4bits_tri_i[0]
47. btns_4bits_tri_i[1]
48. btns_4bits_tri_i[2]
49. btns_4bits_tri_i[3]
50. codec_addr[0]
51. codec_addr[1]
52. hdmi_in_ddc_scl_io
53. hdmi_in_ddc_sda_io
54. hdmi_in_hpd[0]
55. hdmi_out_hpd[0]
56. leds_4bits_tri_o[0]
57. leds_4bits_tri_o[1]
58. leds_4bits_tri_o[2]
59. leds_4bits_tri_o[3]
60. lrclk
61. pmoda_rpi_gpio_tri_io[0]
62. pmoda_rpi_gpio_tri_io[1]
63. pmoda_rpi_gpio_tri_io[2]
64. pmoda_rpi_gpio_tri_io[3]
65. pmoda_rpi_gpio_tri_io[4]
66. pmoda_rpi_gpio_tri_io[5]
67. pmoda_rpi_gpio_tri_io[6]
68. pmoda_rpi_gpio_tri_io[7]
69. pmodb_gpio_tri_io[0]
70. pmodb_gpio_tri_io[1]
71. pmodb_gpio_tri_io[2]
72. pmodb_gpio_tri_io[3]
73. pmodb_gpio_tri_io[4]
74. pmodb_gpio_tri_io[5]
75. pmodb_gpio_tri_io[6]
76. pmodb_gpio_tri_io[7]
77. rgbleds_6bits_tri_o[0]
78. rgbleds_6bits_tri_o[1]
79. rgbleds_6bits_tri_o[2]
80. rgbleds_6bits_tri_o[3]
81. rgbleds_6bits_tri_o[4]
82. rgbleds_6bits_tri_o[5]
83. rpi_gpio_tri_io[0]
84. rpi_gpio_tri_io[10]
85. rpi_gpio_tri_io[11]
86. rpi_gpio_tri_io[12]
87. rpi_gpio_tri_io[13]
88. rpi_gpio_tri_io[14]
89. rpi_gpio_tri_io[15]
90. rpi_gpio_tri_io[16]
91. rpi_gpio_tri_io[17]
92. rpi_gpio_tri_io[18]
93. rpi_gpio_tri_io[19]
94. rpi_gpio_tri_io[1]
95. rpi_gpio_tri_io[2]
96. rpi_gpio_tri_io[3]
97. rpi_gpio_tri_io[4]
98. rpi_gpio_tri_io[5]
99. rpi_gpio_tri_io[6]
100. rpi_gpio_tri_io[7]
101. rpi_gpio_tri_io[8]
102. rpi_gpio_tri_io[9]
103. sdata_i
104. sdata_o
105. sws_2bits_tri_i[0]
106. sws_2bits_tri_i[1]

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |    25 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     0 |                                                                        |                                          |        |        |        |     |
| 35 |    50 |    12 | LVCMOS18(12)                                                           |                                          |        |  +1.80 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   125 |    12 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | Vaux13_v_n           | LVCMOS18        | IOB_X1Y113           | G20                  |                      |
|        | Vaux13_v_p           | LVCMOS18        | IOB_X1Y114           | G19                  |                      |
|        | Vaux15_v_n           | LVCMOS18        | IOB_X1Y101           | J16                  |                      |
|        | Vaux15_v_p           | LVCMOS18        | IOB_X1Y102           | K16                  |                      |
|        | Vaux1_v_n            | LVCMOS18        | IOB_X1Y143           | D18                  |                      |
|        | Vaux1_v_p            | LVCMOS18        | IOB_X1Y144           | E17                  |                      |
|        | Vaux5_v_n            | LVCMOS18        | IOB_X1Y115           | H20                  |                      |
|        | Vaux5_v_p            | LVCMOS18        | IOB_X1Y116           | J20                  |                      |
|        | Vaux6_v_n            | LVCMOS18        | IOB_X1Y109           | J14                  |                      |
|        | Vaux6_v_p            | LVCMOS18        | IOB_X1Y110           | K14                  |                      |
|        | Vaux9_v_n            | LVCMOS18        | IOB_X1Y139           | E19                  |                      |
|        | Vaux9_v_p            | LVCMOS18        | IOB_X1Y140           | E18                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

ERROR: [Place 30-69] Instance IIC_1_scl_iobuf/IBUF (IBUF driven by I/O terminal IIC_1_scl_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance IIC_1_scl_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance IIC_1_sda_iobuf/IBUF (IBUF driven by I/O terminal IIC_1_sda_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance IIC_1_sda_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_iic_scl_iobuf/IBUF (IBUF driven by I/O terminal arduino_direct_iic_scl_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_iic_scl_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_iic_sda_iobuf/IBUF (IBUF driven by I/O terminal arduino_direct_iic_sda_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_iic_sda_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_io0_iobuf/IBUF (IBUF driven by I/O terminal arduino_direct_spi_io0_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_io0_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_io1_iobuf/IBUF (IBUF driven by I/O terminal arduino_direct_spi_io1_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_io1_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_sck_iobuf/IBUF (IBUF driven by I/O terminal arduino_direct_spi_sck_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_sck_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_ss_iobuf_0/IBUF (IBUF driven by I/O terminal arduino_direct_spi_ss_io[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_direct_spi_ss_iobuf_0/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_0/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_0/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_1/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[1]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_1/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_10/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[10]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_10/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_11/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[11]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_11/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_12/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[12]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_12/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_13/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[13]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_13/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_14/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[14]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_14/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_15/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[15]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_15/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_16/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[16]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_16/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_17/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[17]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_17/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_18/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[18]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_18/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_19/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[19]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_19/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_2/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[2]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_2/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_3/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[3]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_3/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_4/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[4]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_4/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_5/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[5]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_5/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_6/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[6]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_6/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_7/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[7]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_7/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_8/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[8]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_8/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_9/IBUF (IBUF driven by I/O terminal arduino_gpio_tri_io[9]) is unplaced after IO placer
ERROR: [Place 30-69] Instance arduino_gpio_tri_iobuf_9/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance audio_clk_10MHz_OBUF_inst (OBUF drives I/O terminal audio_clk_10MHz) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputBuffer (IBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputBuffer (IBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputBuffer (IBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer (IBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/OutputBuffer (OBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer (OBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer (OBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer (OBUFDS) is unplaced after IO placer
ERROR: [Place 30-69] Instance bclk_OBUF_inst (OBUF drives I/O terminal bclk) is unplaced after IO placer
ERROR: [Place 30-69] Instance btns_4bits_tri_i_IBUF[0]_inst (IBUF driven by I/O terminal btns_4bits_tri_i[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance btns_4bits_tri_i_IBUF[1]_inst (IBUF driven by I/O terminal btns_4bits_tri_i[1]) is unplaced after IO placer
ERROR: [Place 30-69] Instance btns_4bits_tri_i_IBUF[2]_inst (IBUF driven by I/O terminal btns_4bits_tri_i[2]) is unplaced after IO placer
ERROR: [Place 30-69] Instance btns_4bits_tri_i_IBUF[3]_inst (IBUF driven by I/O terminal btns_4bits_tri_i[3]) is unplaced after IO placer
ERROR: [Place 30-69] Instance codec_addr_OBUF[0]_inst (OBUF drives I/O terminal codec_addr[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance codec_addr_OBUF[1]_inst (OBUF drives I/O terminal codec_addr[1]) is unplaced after IO placer
ERROR: [Place 30-69] Instance hdmi_in_ddc_scl_iobuf/IBUF (IBUF driven by I/O terminal hdmi_in_ddc_scl_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance hdmi_in_ddc_scl_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance hdmi_in_ddc_sda_iobuf/IBUF (IBUF driven by I/O terminal hdmi_in_ddc_sda_io) is unplaced after IO placer
ERROR: [Place 30-69] Instance hdmi_in_ddc_sda_iobuf/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance hdmi_in_hpd_OBUF[0]_inst (OBUF drives I/O terminal hdmi_in_hpd[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance hdmi_out_hpd_OBUF[0]_inst (OBUF drives I/O terminal hdmi_out_hpd[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance leds_4bits_tri_o_OBUF[0]_inst (OBUF drives I/O terminal leds_4bits_tri_o[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance leds_4bits_tri_o_OBUF[1]_inst (OBUF drives I/O terminal leds_4bits_tri_o[1]) is unplaced after IO placer
ERROR: [Place 30-69] Instance leds_4bits_tri_o_OBUF[2]_inst (OBUF drives I/O terminal leds_4bits_tri_o[2]) is unplaced after IO placer
ERROR: [Place 30-69] Instance leds_4bits_tri_o_OBUF[3]_inst (OBUF drives I/O terminal leds_4bits_tri_o[3]) is unplaced after IO placer
ERROR: [Place 30-69] Instance lrclk_OBUF_inst (OBUF drives I/O terminal lrclk) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_0/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[0]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_0/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_1/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[1]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_1/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_2/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[2]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_2/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_3/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[3]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_3/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_4/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[4]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_4/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_5/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[5]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_5/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_6/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[6]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_6/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_7/IBUF (IBUF driven by I/O terminal pmoda_rpi_gpio_tri_io[7]) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmoda_rpi_gpio_tri_iobuf_7/OBUFT (OBUFT) is unplaced after IO placer
ERROR: [Place 30-69] Instance pmodb_gpio_tri_iobuf_0/IBUF (IBUF driven by I/O terminal pmodb_gpio_tri_io[0]) is unplaced after IO placer
INFO: [Common 17-14] Message 'Place 30-69' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Place 30-68] Instance IIC_1_scl_iobuf/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance IIC_1_scl_iobuf/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance IIC_1_sda_iobuf/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance IIC_1_sda_iobuf/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_direct_iic_scl_iobuf/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_direct_iic_scl_iobuf/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_direct_iic_sda_iobuf/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_direct_iic_sda_iobuf/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_io0_iobuf/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_io0_iobuf/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_io1_iobuf/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_io1_iobuf/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_sck_iobuf/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_sck_iobuf/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_ss_iobuf_0/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_direct_spi_ss_iobuf_0/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_0/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_0/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_1/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_1/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_10/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_10/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_11/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_11/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_12/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_12/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_13/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_13/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_14/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_14/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_15/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_15/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_16/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_16/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_17/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_17/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_18/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_18/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_19/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_19/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_2/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_2/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_3/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_3/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_4/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_4/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_5/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_5/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_6/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_6/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_7/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_7/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_8/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_8/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_9/IBUF (IBUF) is not placed
ERROR: [Place 30-68] Instance arduino_gpio_tri_iobuf_9/OBUFT (OBUFT) is not placed
ERROR: [Place 30-68] Instance audio_clk_10MHz_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance base_i/clk_wiz_10MHz/inst/clkf_buf (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/clk_wiz_10MHz/inst/clkout1_buf (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/clk_wiz_10MHz/inst/mmcm_adv_inst (MMCME2_ADV) is not placed
ERROR: [Place 30-68] Instance base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG (FDRE) is not placed
ERROR: [Place 30-68] Instance base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG (FDRE) is not placed
ERROR: [Place 30-68] Instance base_i/iop_arduino/spi_subsystem/spi_direct/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST (FDRE) is not placed
ERROR: [Place 30-68] Instance base_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/ps7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/ps7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/ps7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/ps7_0/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG (BUFG) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster (ISERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave (ISERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputBuffer (IBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay (IDELAYE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster (ISERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave (ISERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputBuffer (IBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay (IDELAYE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster (ISERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave (ISERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputBuffer (IBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay (IDELAYE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator (MMCME2_ADV) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer (IBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer (BUFR) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_in/frontend/dvi2rgb_0/U0/TMDS_ClockingX/SerialClkBuffer (BUFIO) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFIO_inst (BUFIO) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/axi_dynclk/U0/BUFR_inst (BUFR) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/axi_dynclk/U0/Inst_mmcme2_drp/mmcm_adv_inst (MMCME2_ADV) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/OutputBuffer (OBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/SerializerMaster (OSERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/ClockSerializer/SerializerSlave (OSERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer (OBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster (OSERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave (OSERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer (OBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster (OSERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave (OSERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer (OBUFDS) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster (OSERDESE2) is not placed
ERROR: [Place 30-68] Instance base_i/video/hdmi_out/frontend/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave (OSERDESE2) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19f59544c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3161.238 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19f59544c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3161.238 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 107184b03

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3161.238 ; gain = 0.000
170 Infos, 129 Warnings, 19 Critical Warnings and 203 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 21:08:29 2025...
