Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Feb 12 13:01:36 2026
| Host         : PTO0706 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[12]
                            (input port)
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.936ns  (logic 7.678ns (40.548%)  route 11.258ns (59.452%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sws[12] (IN)
                         net (fo=0)                   0.000     0.000    sws[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sws_IBUF[12]_inst/O
                         net (fo=21, routed)          3.432     4.900    sws_IBUF[12]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.024 r  leds_OBUF[11]_inst_i_35/O
                         net (fo=2, routed)           0.968     5.992    leds_OBUF[11]_inst_i_35_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.116 r  leds_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.116    leds_OBUF[11]_inst_i_39_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.514 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.514    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.736 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.594     7.330    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.325     7.655 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.093     8.748    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.074 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.074    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.624    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.937 r  leds_OBUF[15]_inst_i_4/O[3]
                         net (fo=1, routed)           0.810    10.748    result0[15]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.306    11.054 r  leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.361    15.415    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    18.936 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    18.936    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[12]
                            (input port)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.331ns  (logic 7.577ns (41.332%)  route 10.755ns (58.668%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sws[12] (IN)
                         net (fo=0)                   0.000     0.000    sws[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sws_IBUF[12]_inst/O
                         net (fo=21, routed)          3.432     4.900    sws_IBUF[12]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.024 r  leds_OBUF[11]_inst_i_35/O
                         net (fo=2, routed)           0.968     5.992    leds_OBUF[11]_inst_i_35_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.116 r  leds_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.116    leds_OBUF[11]_inst_i_39_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.514 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.514    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.736 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.594     7.330    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.325     7.655 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.093     8.748    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.074 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.074    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.624    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.846 r  leds_OBUF[15]_inst_i_4/O[0]
                         net (fo=1, routed)           0.590    10.436    result0[12]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.299    10.735 r  leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.078    14.813    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    18.331 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.331    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[12]
                            (input port)
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.300ns  (logic 7.682ns (41.979%)  route 10.618ns (58.021%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sws[12] (IN)
                         net (fo=0)                   0.000     0.000    sws[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sws_IBUF[12]_inst/O
                         net (fo=21, routed)          3.432     4.900    sws_IBUF[12]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.024 r  leds_OBUF[11]_inst_i_35/O
                         net (fo=2, routed)           0.968     5.992    leds_OBUF[11]_inst_i_35_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.116 r  leds_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.116    leds_OBUF[11]_inst_i_39_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.514 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.514    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.736 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.594     7.330    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.325     7.655 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.093     8.748    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.074 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.074    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.624    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.958 r  leds_OBUF[15]_inst_i_4/O[1]
                         net (fo=1, routed)           0.590    10.549    result0[13]
    SLICE_X46Y22         LUT6 (Prop_lut6_I2_O)        0.303    10.852 r  leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.940    14.792    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    18.300 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    18.300    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[12]
                            (input port)
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.579ns  (logic 7.594ns (43.200%)  route 9.985ns (56.800%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sws[12] (IN)
                         net (fo=0)                   0.000     0.000    sws[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sws_IBUF[12]_inst/O
                         net (fo=21, routed)          3.432     4.900    sws_IBUF[12]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.024 r  leds_OBUF[11]_inst_i_35/O
                         net (fo=2, routed)           0.968     5.992    leds_OBUF[11]_inst_i_35_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.116 r  leds_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.116    leds_OBUF[11]_inst_i_39_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.514 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.514    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.736 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.594     7.330    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.325     7.655 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.093     8.748    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.074 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.074    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.624 r  leds_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.624    leds_OBUF[11]_inst_i_2_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.863 r  leds_OBUF[15]_inst_i_4/O[2]
                         net (fo=1, routed)           0.407    10.270    result0[14]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.302    10.572 r  leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.491    14.064    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    17.579 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.579    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[12]
                            (input port)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.947ns  (logic 7.395ns (43.635%)  route 9.552ns (56.365%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sws[12] (IN)
                         net (fo=0)                   0.000     0.000    sws[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sws_IBUF[12]_inst/O
                         net (fo=21, routed)          3.432     4.900    sws_IBUF[12]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.024 r  leds_OBUF[11]_inst_i_35/O
                         net (fo=2, routed)           0.968     5.992    leds_OBUF[11]_inst_i_35_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.116 r  leds_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.116    leds_OBUF[11]_inst_i_39_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.514 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.514    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.736 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.594     7.330    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.325     7.655 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.093     8.748    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.074 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.074    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.654 r  leds_OBUF[11]_inst_i_2/O[2]
                         net (fo=1, routed)           0.581    10.235    result0[10]
    SLICE_X45Y19         LUT6 (Prop_lut6_I2_O)        0.302    10.537 r  leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.885    13.422    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.947 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.947    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[12]
                            (input port)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.758ns  (logic 7.437ns (44.382%)  route 9.320ns (55.618%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sws[12] (IN)
                         net (fo=0)                   0.000     0.000    sws[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sws_IBUF[12]_inst/O
                         net (fo=21, routed)          3.432     4.900    sws_IBUF[12]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.024 r  leds_OBUF[11]_inst_i_35/O
                         net (fo=2, routed)           0.968     5.992    leds_OBUF[11]_inst_i_35_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.116 r  leds_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.116    leds_OBUF[11]_inst_i_39_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.514 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.514    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.736 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.594     7.330    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.325     7.655 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.093     8.748    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.074 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.074    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.714 r  leds_OBUF[11]_inst_i_2/O[3]
                         net (fo=1, routed)           0.415    10.130    result0[11]
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.306    10.436 r  leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.818    13.254    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    16.758 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.758    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[10]
                            (input port)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.513ns  (logic 7.467ns (45.219%)  route 9.046ns (54.781%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sws[10] (IN)
                         net (fo=0)                   0.000     0.000    sws[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  sws_IBUF[10]_inst/O
                         net (fo=20, routed)          2.848     4.306    sws_IBUF[10]
    SLICE_X42Y21         LUT2 (Prop_lut2_I0_O)        0.152     4.458 r  leds_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.810     5.268    leds_OBUF[11]_inst_i_49_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.348     5.616 r  leds_OBUF[11]_inst_i_41/O
                         net (fo=1, routed)           0.000     5.616    leds_OBUF[11]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.040 r  leds_OBUF[11]_inst_i_14/O[1]
                         net (fo=2, routed)           0.582     6.622    leds_OBUF[11]_inst_i_14_n_6
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.329     6.951 r  leds_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.872     7.823    leds_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.332     8.155 r  leds_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.155    leds_OBUF[7]_inst_i_8_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.553 r  leds_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.553    leds_OBUF[7]_inst_i_2_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.776 r  leds_OBUF[11]_inst_i_2/O[0]
                         net (fo=1, routed)           0.996     9.771    result0[8]
    SLICE_X42Y21         LUT6 (Prop_lut6_I2_O)        0.299    10.070 r  leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.938    13.009    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.513 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.513    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[10]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.467ns  (logic 7.202ns (43.733%)  route 9.266ns (56.267%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sws[10] (IN)
                         net (fo=0)                   0.000     0.000    sws[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  sws_IBUF[10]_inst/O
                         net (fo=20, routed)          2.848     4.306    sws_IBUF[10]
    SLICE_X42Y21         LUT2 (Prop_lut2_I0_O)        0.152     4.458 r  leds_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.810     5.268    leds_OBUF[11]_inst_i_49_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.348     5.616 r  leds_OBUF[11]_inst_i_41/O
                         net (fo=1, routed)           0.000     5.616    leds_OBUF[11]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.040 r  leds_OBUF[11]_inst_i_14/O[1]
                         net (fo=2, routed)           0.582     6.622    leds_OBUF[11]_inst_i_14_n_6
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.329     6.951 r  leds_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.872     7.823    leds_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.332     8.155 r  leds_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.155    leds_OBUF[7]_inst_i_8_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     8.507 r  leds_OBUF[7]_inst_i_2/O[3]
                         net (fo=1, routed)           0.811     9.318    result0[7]
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.306     9.624 r  leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.343    12.966    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    16.467 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.467    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[12]
                            (input port)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.337ns  (logic 7.026ns (43.007%)  route 9.311ns (56.993%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sws[12] (IN)
                         net (fo=0)                   0.000     0.000    sws[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sws_IBUF[12]_inst/O
                         net (fo=21, routed)          3.432     4.900    sws_IBUF[12]
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.024 r  leds_OBUF[11]_inst_i_35/O
                         net (fo=2, routed)           0.968     5.992    leds_OBUF[11]_inst_i_35_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.116 r  leds_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000     6.116    leds_OBUF[11]_inst_i_39_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.514 r  leds_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.514    leds_OBUF[11]_inst_i_14_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.736 r  leds_OBUF[11]_inst_i_12/O[0]
                         net (fo=2, routed)           0.594     7.330    leds_OBUF[11]_inst_i_12_n_7
    SLICE_X44Y21         LUT3 (Prop_lut3_I2_O)        0.325     7.655 r  leds_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           1.093     8.748    leds_OBUF[11]_inst_i_5_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I3_O)        0.326     9.074 r  leds_OBUF[11]_inst_i_9/O
                         net (fo=1, routed)           0.000     9.074    leds_OBUF[11]_inst_i_9_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     9.301 r  leds_OBUF[11]_inst_i_2/O[1]
                         net (fo=1, routed)           0.409     9.711    result0[9]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.303    10.014 r  leds_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.815    12.829    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    16.337 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.337    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sws[10]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.998ns  (logic 7.099ns (44.375%)  route 8.899ns (55.625%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT2=2 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  sws[10] (IN)
                         net (fo=0)                   0.000     0.000    sws[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 f  sws_IBUF[10]_inst/O
                         net (fo=20, routed)          2.848     4.306    sws_IBUF[10]
    SLICE_X42Y21         LUT2 (Prop_lut2_I0_O)        0.152     4.458 r  leds_OBUF[11]_inst_i_49/O
                         net (fo=1, routed)           0.810     5.268    leds_OBUF[11]_inst_i_49_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I3_O)        0.348     5.616 r  leds_OBUF[11]_inst_i_41/O
                         net (fo=1, routed)           0.000     5.616    leds_OBUF[11]_inst_i_41_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.040 r  leds_OBUF[11]_inst_i_14/O[1]
                         net (fo=2, routed)           0.582     6.622    leds_OBUF[11]_inst_i_14_n_6
    SLICE_X44Y20         LUT2 (Prop_lut2_I1_O)        0.329     6.951 r  leds_OBUF[7]_inst_i_4/O
                         net (fo=2, routed)           0.872     7.823    leds_OBUF[7]_inst_i_4_n_0
    SLICE_X44Y20         LUT4 (Prop_lut4_I3_O)        0.332     8.155 r  leds_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     8.155    leds_OBUF[7]_inst_i_8_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.403 r  leds_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, routed)           0.677     9.080    result0[6]
    SLICE_X42Y20         LUT6 (Prop_lut6_I2_O)        0.302     9.382 r  leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.110    12.492    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    15.998 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.998    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.277ns  (logic 1.474ns (44.988%)  route 1.803ns (55.012%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=22, routed)          0.930     1.149    btnR_IBUF
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.194 r  leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.873     2.067    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.277 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.277    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.294ns  (logic 1.467ns (44.527%)  route 1.827ns (55.473%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=22, routed)          1.099     1.319    btnL_IBUF
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.364 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.728     2.091    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.294 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.294    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.469ns  (logic 1.491ns (42.966%)  route 1.979ns (57.034%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=22, routed)          1.010     1.229    btnL_IBUF
    SLICE_X45Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.274 r  leds_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.969     2.243    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.469 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.469    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.473ns  (logic 1.530ns (44.059%)  route 1.943ns (55.941%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=22, routed)          0.996     1.216    btnL_IBUF
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.261 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.621     1.881    leds_OBUF[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I4_O)        0.045     1.926 r  segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.252    segs_n_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.473 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.473    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.491ns  (logic 1.607ns (46.025%)  route 1.884ns (53.975%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=22, routed)          0.930     1.149    btnR_IBUF
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.048     1.197 r  segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.529     1.726    segs_n_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I0_O)        0.107     1.833 r  segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.425     2.258    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.491 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.491    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.525ns  (logic 1.470ns (41.708%)  route 2.055ns (58.292%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=22, routed)          0.996     1.216    btnL_IBUF
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.261 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           1.059     2.319    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.525 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.525    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.526ns  (logic 1.470ns (41.682%)  route 2.056ns (58.318%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=22, routed)          1.119     1.338    btnL_IBUF
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.383 r  leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.937     2.320    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.526 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.526    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.574ns  (logic 1.578ns (44.149%)  route 1.996ns (55.851%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=22, routed)          0.996     1.216    btnL_IBUF
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.261 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.621     1.881    leds_OBUF[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.046     1.927 r  segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.306    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.268     3.574 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.574    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.606ns  (logic 1.546ns (42.864%)  route 2.060ns (57.136%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=22, routed)          1.099     1.319    btnL_IBUF
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.364 r  leds_OBUF[2]_inst_i_1/O
                         net (fo=8, routed)           0.635     1.999    leds_OBUF[2]
    SLICE_X62Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.326     2.370    segs_n_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.606 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.606    segs_n[3]
    V8                                                                r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.604ns (44.380%)  route 2.011ns (55.620%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=22, routed)          0.930     1.149    btnR_IBUF
    SLICE_X41Y18         LUT4 (Prop_lut4_I1_O)        0.048     1.197 r  segs_n_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.733     1.930    segs_n_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y21         LUT5 (Prop_lut5_I0_O)        0.107     2.037 r  segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.385    segs_n_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.615 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.615    segs_n[5]
    W6                                                                r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------





