Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Wed Apr 20 15:01:19 2016
| Host         : bdbm11 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -file mkBridge_timing_summary_routed.rpt -pb mkBridge_timing_summary_routed.pb
| Design       : mkBridge
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 2608 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5892 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0                20669        0.028        0.000                      0                20489        0.000        0.000                       0                  9706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
noc_clk                             {0.000 4.000}        8.000           125.000         
  core_clock                        {0.000 5.000}        10.000          100.000         
    cclock                          {0.000 10.000}       20.000          50.000          
    uclock                          {0.000 10.000}       20.000          50.000          
  scemi_scemi_clkgen_mmcm$CLKFBOUT  {0.000 4.000}        8.000           125.000         
  scemi_scemi_clkgen_mmcm$CLKOUT0B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT4   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT5   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT6   {0.000 5.000}        10.000          100.000         
pci_refclk                          {0.000 5.000}        10.000          100.000         
sys_clk                             {0.000 2.500}        5.000           200.000         
  my_clk_usr                        {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKFBOUT          {0.000 2.500}        5.000           200.000         
  usrClk_mmcm_pll$CLKOUT0B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT4           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT5           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT6           {0.000 5.000}        10.000          100.000         
txoutclk                            {0.000 5.000}        10.000          100.000         
  clk_125mhz                        {0.000 4.000}        8.000           125.000         
  clk_250mhz                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                           {0.000 5.000}        10.000          100.000         
  userclk1                          {0.000 2.000}        4.000           250.000         
  userclk2                          {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKFBOUT       {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKOUT0B       {4.000 8.000}        8.000           125.000         
    scemi_clkgen_pll$CLKOUT1        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT1B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT2        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT2B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT3        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT3B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT4        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT5        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT6        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
noc_clk                                   0.476        0.000                      0                13381        0.047        0.000                      0                13381        1.500        0.000                       0                  6810  
  core_clock                              5.037        0.000                      0                  463        0.143        0.000                      0                  463        4.600        0.000                       0                   176  
    cclock                               13.149        0.000                      0                  174        0.086        0.000                      0                  174        9.232        0.000                       0                   118  
    uclock                               11.259        0.000                      0                 1167        0.042        0.000                      0                 1167        9.232        0.000                       0                   492  
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                    6.591        0.000                       0                     3  
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                     8.929        0.000                       0                     1  
pci_refclk                                                                                                                                                                            8.462        0.000                       0                    10  
sys_clk                                                                                                                                                                               1.100        0.000                       0                    13  
  my_clk_usr                              5.691        0.000                      0                  627        0.141        0.000                      0                  627        4.232        0.000                       0                   247  
  usrClk_mmcm_pll$CLKFBOUT                                                                                                                                                            3.592        0.000                       0                     3  
  usrClk_mmcm_pll$CLKOUT0B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT4                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT5                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT6                                                                                                                                                             8.929        0.000                       0                     1  
txoutclk                                                                                                                                                                              3.000        0.000                       0                     8  
  clk_125mhz                              2.392        0.000                      0                 1778        0.093        0.000                      0                 1778        2.286        0.000                       0                   762  
  clk_250mhz                                                                                                                                                                          2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                                1.404        0.000                      0                  466        0.028        0.000                      0                  466        0.084        0.000                       0                    19  
  userclk2                                0.192        0.000                      0                 2190        0.079        0.000                      0                 2190        0.000        0.000                       0                  1049  
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                         2.592        0.000                       0                     3  
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                         6.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                          8.929        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
userclk2      noc_clk             2.865        0.000                      0                  953                                                                        
core_clock    cclock             11.981        0.000                      0                   59                                                                        
uclock        cclock             15.644        0.000                      0                   47                                                                        
my_clk_usr    cclock             18.176        0.000                      0                   18                                                                        
core_clock    uclock             11.762        0.000                      0                  715                                                                        
cclock        uclock             12.034        0.000                      0                   34                                                                        
cclock        my_clk_usr          7.774        0.000                      0                   34                                                                        
noc_clk       userclk2            3.434        0.000                      0                  582                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cclock             cclock                  12.205        0.000                      0                   51        0.652        0.000                      0                   51  
**async_default**  core_clock         core_clock               2.780        0.000                      0                    6        1.610        0.000                      0                    6  
**async_default**  my_clk_usr         my_clk_usr               7.948        0.000                      0                   11        0.845        0.000                      0                   11  
**async_default**  noc_clk            noc_clk                  1.965        0.000                      0                   74        2.357        0.000                      0                   74  
**async_default**  uclock             uclock                  16.409        0.000                      0                   92        0.480        0.000                      0                   92  
**async_default**  userclk2           userclk2                 1.402        0.000                      0                    9        0.602        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_csr_msix_entry_3_3_reg/S
                            (rising edge-triggered cell FDSE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.276ns (3.895%)  route 6.809ns (96.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.665ns = ( 11.665 - 8.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.636     3.867    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X165Y72                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y72        FDCE (Prop_fdce_C_Q)         0.223     4.090 f  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         3.186     7.276    scemi_epReset125/O2
    SLICE_X186Y126       LUT1 (Prop_lut1_I0_O)        0.053     7.329 r  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1261, routed)        3.624    10.952    scemi_bridge/I1
    SLICE_X167Y53        FDSE                                         r  scemi_bridge/pbb_csr_msix_entry_3_3_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.569    11.665    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X167Y53                                                     r  scemi_bridge/pbb_csr_msix_entry_3_3_reg/C
                         clock pessimism              0.225    11.890    
                         clock uncertainty           -0.063    11.827    
    SLICE_X167Y53        FDSE (Setup_fdse_C_S)       -0.399    11.428    scemi_bridge/pbb_csr_msix_entry_3_3_reg
  -------------------------------------------------------------------
                         required time                         11.428    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  0.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 scemi_bridge/pbb_dma_lo_command_data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dma_rd_buffer_queue_rCache_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.052%)  route 0.150ns (59.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.783     1.755    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X194Y99                                                     r  scemi_bridge/pbb_dma_lo_command_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y99        FDRE (Prop_fdre_C_Q)         0.100     1.855 r  scemi_bridge/pbb_dma_lo_command_data_reg[19]/Q
                         net (fo=4, routed)           0.150     2.005    scemi_bridge/pbb_dma_lo_command_data[19]
    SLICE_X192Y100       FDSE                                         r  scemi_bridge/pbb_dma_rd_buffer_queue_rCache_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.954     1.996    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X192Y100                                                    r  scemi_bridge/pbb_dma_rd_buffer_queue_rCache_reg[19]/C
                         clock pessimism             -0.098     1.898    
    SLICE_X192Y100       FDSE (Hold_fdse_C_D)         0.060     1.958    scemi_bridge/pbb_dma_rd_buffer_queue_rCache_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         noc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     8.000   3.001   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_clock_gens_counters_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (core_clock rise@10.000ns - core_clock rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.302ns (6.896%)  route 4.077ns (93.104%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.468     3.699    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y119                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y119       FDCE (Prop_fdce_C_Q)         0.259     3.958 f  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.190     4.148    scemi_network_status/rstSync/OUT_RST
    SLICE_X160Y120       LUT1 (Prop_lut1_I0_O)        0.043     4.191 r  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         3.887     8.078    n_0_scemi_network_status
    SLICE_X177Y154       FDRE                                         r  scemi_clockGenerators_clock_gens_counters_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    12.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    13.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     9.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    12.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.247    13.343    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X177Y154                                                    r  scemi_clockGenerators_clock_gens_counters_count_reg[28]/C
                         clock pessimism              0.148    13.491    
                         clock uncertainty           -0.072    13.419    
    SLICE_X177Y154       FDRE (Setup_fdre_C_R)       -0.304    13.115    scemi_clockGenerators_clock_gens_counters_count_reg[28]
  -------------------------------------------------------------------
                         required time                         13.115    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  5.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 scemi_clockGenerators_clock_gens_reset_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_clock_gens_reset_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.333%)  route 0.102ns (28.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.648     1.620    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X165Y149                                                    r  scemi_clockGenerators_clock_gens_reset_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y149       FDRE (Prop_fdre_C_Q)         0.100     1.720 r  scemi_clockGenerators_clock_gens_reset_counter_reg[11]/Q
                         net (fo=2, routed)           0.101     1.821    scemi_clockGenerators_clock_gens_reset_counter_reg[11]
    SLICE_X165Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.933 r  scemi_clockGenerators_clock_gens_reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.934    n_0_scemi_clockGenerators_clock_gens_reset_counter_reg[8]_i_1
    SLICE_X165Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.975 r  scemi_clockGenerators_clock_gens_reset_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    n_7_scemi_clockGenerators_clock_gens_reset_counter_reg[12]_i_1
    SLICE_X165Y150       FDRE                                         r  scemi_clockGenerators_clock_gens_reset_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.797     1.839    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X165Y150                                                    r  scemi_clockGenerators_clock_gens_reset_counter_reg[12]/C
                         clock pessimism             -0.078     1.761    
    SLICE_X165Y150       FDRE (Hold_fdre_C_D)         0.071     1.832    scemi_clockGenerators_clock_gens_reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y7    scemi_scemi_clkgen_clkout0buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X177Y150   scemi_clockGenerators_clock_gens_counters_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X161Y126   scemi_init_state_cycle_stamp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       13.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.149ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 0.497ns (7.437%)  route 6.186ns (92.563%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.543ns = ( 24.543 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.554     3.785    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.223     4.008 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.980     4.988    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/sCLK
    SLICE_X173Y135                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y135       FDCE (Prop_fdce_C_Q)         0.223     5.211 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.931     6.142    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X176Y138       LUT2 (Prop_lut2_I1_O)        0.047     6.189 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           3.540     9.729    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.184     9.913 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.715    11.628    scemi_settabledut_dut_dutIfc_didreset/scemi_clk_port_scemi_cReset$O
    SLICE_X193Y160       LUT6 (Prop_lut6_I0_O)        0.043    11.671 r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_i_1__21/O
                         net (fo=1, routed)           0.000    11.671    scemi_settabledut_dut_dutIfc_didreset/n_0_empty_reg_i_1__21
    SLICE_X193Y160       FDRE                                         r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.417    23.513    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.178    23.691 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.852    24.543    scemi_settabledut_dut_dutIfc_didreset/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X193Y160                                                    r  scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg/C
                         clock pessimism              0.317    24.860    
                         clock uncertainty           -0.072    24.787    
    SLICE_X193Y160       FDRE (Setup_fdre_C_D)        0.033    24.820    scemi_settabledut_dut_dutIfc_didreset/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         24.820    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 13.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 scemi_setkey_res_fifo/dDoutReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.542%)  route 0.106ns (51.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.693     1.665    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.100     1.765 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.367     2.132    scemi_setkey_res_fifo/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X181Y142                                                    r  scemi_setkey_res_fifo/dDoutReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y142       FDRE (Prop_fdre_C_Q)         0.100     2.232 r  scemi_setkey_res_fifo/dDoutReg_reg[0]/Q
                         net (fo=1, routed)           0.106     2.338    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg_0_1_0_5/DIA0
    SLICE_X178Y143       RAMD32                                       r  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.915     1.957    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.124     2.081 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.356     2.437    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg_0_1_0_5/WCLK
    SLICE_X178Y143                                                    r  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.316     2.121    
    SLICE_X178Y143       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.252    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_clk_port_scemi_clkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDCE/C      n/a            0.750     20.000  19.250  SLICE_X205Y154  scemi_processor_req_res_fifo/dEnqPtr_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X186Y157  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X186Y160  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       11.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.259ns  (required time - arrival time)
  Source:                 scemi_init_state_msgFIFO/sNotFullReg_reg/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 0.482ns (5.769%)  route 7.873ns (94.231%))
  Logic Levels:           5  (LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 24.860 - 20.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.540     3.771    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.223     3.994 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         1.099     5.093    scemi_init_state_msgFIFO/dCLK
    SLICE_X156Y129                                                    r  scemi_init_state_msgFIFO/sNotFullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y129       FDCE (Prop_fdce_C_Q)         0.259     5.352 r  scemi_init_state_msgFIFO/sNotFullReg_reg/Q
                         net (fo=2, routed)           1.782     7.135    scemi_init_state_msgFIFO/sFULL_N
    SLICE_X184Y141       LUT2 (Prop_lut2_I0_O)        0.043     7.178 r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5_i_12/O
                         net (fo=4, routed)           0.447     7.624    scemi_settabledut_softrst_resp_outport_next/I2
    SLICE_X185Y140       LUT6 (Prop_lut6_I3_O)        0.043     7.667 r  scemi_settabledut_softrst_resp_outport_next/fifoMem_reg_0_7_0_5_i_6/O
                         net (fo=2, routed)           0.438     8.106    scemi_settabledut_dut_prb_control_ackFifo/I18
    SLICE_X184Y139       LUT4 (Prop_lut4_I3_O)        0.043     8.149 f  scemi_settabledut_dut_prb_control_ackFifo/fifoMem_reg_0_7_0_5_i_2/O
                         net (fo=3, routed)           0.340     8.489    scemi_shutdown_ctrl_out_next/I3[0]
    SLICE_X189Y139       LUT6 (Prop_lut6_I5_O)        0.043     8.532 f  scemi_shutdown_ctrl_out_next/fifoMem_reg_0_7_0_5_i_4/O
                         net (fo=70, routed)          2.937    11.468    scemi_shutdown_ctrl_out_next/sD_IN[0]
    SLICE_X160Y130       LUT1 (Prop_lut1_I0_O)        0.051    11.519 r  scemi_shutdown_ctrl_out_next/fifoMem_reg_0_7_0_5_i_1/O
                         net (fo=114, routed)         1.929    13.448    scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/WE
    SLICE_X184Y131       RAMD32                                       r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.403    23.499    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.178    23.677 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         1.183    24.860    scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X184Y131                                                    r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.317    25.177    
                         clock uncertainty           -0.072    25.105    
    SLICE_X184Y131       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.398    24.707    scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         24.707    
                         arrival time                         -13.448    
  -------------------------------------------------------------------
                         slack                                 11.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 scemi_processor_resp_outport_finished/dLastState_reg/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_resp_outport_ok_reg/D
                            (rising edge-triggered cell FDSE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.760%)  route 0.171ns (57.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.680     1.652    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.100     1.752 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.815     2.567    scemi_processor_resp_outport_finished/p_0_in
    SLICE_X185Y140                                                    r  scemi_processor_resp_outport_finished/dLastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y140       FDCE (Prop_fdce_C_Q)         0.100     2.667 r  scemi_processor_resp_outport_finished/dLastState_reg/Q
                         net (fo=1, routed)           0.171     2.838    scemi_processor_resp_outport_finished/n_0_dLastState_reg
    SLICE_X186Y140       LUT4 (Prop_lut4_I1_O)        0.028     2.866 r  scemi_processor_resp_outport_finished/scemi_processor_resp_outport_ok_i_1/O
                         net (fo=1, routed)           0.000     2.866    n_340_scemi_processor_resp_outport_finished
    SLICE_X186Y140       FDSE                                         r  scemi_processor_resp_outport_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.902     1.944    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.124     2.068 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.985     3.053    p_0_in_1
    SLICE_X186Y140                                                    r  scemi_processor_resp_outport_ok_reg/C
                         clock pessimism             -0.316     2.737    
    SLICE_X186Y140       FDSE (Hold_fdse_C_D)         0.087     2.824    scemi_processor_resp_outport_ok_reg
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_uclkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDPE/C      n/a            0.750     20.000  19.250  SLICE_X155Y129  scemi_init_state_msgFIFO/sGEnqPtr1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X164Y129  scemi_init_state_msgFIFO/fifoMem_reg_0_7_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X184Y131  scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT
  To Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKFBOUT
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591   BUFGCTRL_X0Y9    scemi_scemi_clkgen_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_sys_clk_buf/O }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_clk/O }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        5.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_countout_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_countout_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_clk_usr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (my_clk_usr rise@10.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.431ns (10.604%)  route 3.634ns (89.396%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.287ns = ( 7.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.990ns
    Clock Pessimism Removal (CPR):    -0.703ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         1.448    -2.990    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/usrClk_mmcm_clkout0buffer$O
    SLICE_X198Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_countout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y157       FDRE (Prop_fdre_C_Q)         0.259    -2.731 r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_countout_reg[27]/Q
                         net (fo=3, routed)           0.624    -2.107    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_ciphertextFIFO/tp_countout_reg[27]
    SLICE_X199Y157       LUT6 (Prop_lut6_I5_O)        0.043    -2.064 r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_ciphertextFIFO/tp_inputFIFO_deqP_ehrReg[2]_i_7__0/O
                         net (fo=1, routed)           0.551    -1.513    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_ciphertextFIFO/n_0_tp_inputFIFO_deqP_ehrReg[2]_i_7__0
    SLICE_X197Y154       LUT6 (Prop_lut6_I3_O)        0.043    -1.470 r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_ciphertextFIFO/tp_inputFIFO_deqP_ehrReg[2]_i_3__0/O
                         net (fo=5, routed)           0.958    -0.512    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_plaintextFIFO/I4
    SLICE_X178Y158       LUT4 (Prop_lut4_I3_O)        0.043    -0.469 f  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_plaintextFIFO/tp_countin[0]_i_1__0/O
                         net (fo=36, routed)          0.393    -0.077    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_plaintextFIFO/p_11_in
    SLICE_X178Y158       LUT5 (Prop_lut5_I0_O)        0.043    -0.034 r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/encrypt_plaintextFIFO/tp_countout[0]_i_1__0/O
                         net (fo=34, routed)          1.108     1.075    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/p_10_in
    SLICE_X198Y157       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_countout_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    10.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     4.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352     6.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         1.312     7.713    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/usrClk_mmcm_clkout0buffer$O
    SLICE_X198Y157                                                    r  scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_countout_reg[24]/C
                         clock pessimism             -0.703     7.010    
                         clock uncertainty           -0.066     6.944    
    SLICE_X198Y157       FDRE (Setup_fdre_C_CE)      -0.178     6.766    scemi_settabledut_dut_dutIfc_m_dut/tpEnc/tp_countout_reg[24]
  -------------------------------------------------------------------
                         required time                          6.766    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                  5.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_clk_usr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.333%)  route 0.102ns (28.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.006ns
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         0.727    -0.834    scemi_settabledut_dut_dutIfc_m_dut/tpDec/usrClk_mmcm_clkout0buffer$O
    SLICE_X185Y149                                                    r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y149       FDRE (Prop_fdre_C_Q)         0.100    -0.734 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[3]/Q
                         net (fo=3, routed)           0.101    -0.633    scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[3]
    SLICE_X185Y149       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112    -0.521 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.520    scemi_settabledut_dut_dutIfc_m_dut/tpDec/n_0_tp_countout_reg[0]_i_2
    SLICE_X185Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.479 r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.479    scemi_settabledut_dut_dutIfc_m_dut/tpDec/n_7_tp_countout_reg[4]_i_1
    SLICE_X185Y150       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         0.878    -1.006    scemi_settabledut_dut_dutIfc_m_dut/tpDec/usrClk_mmcm_clkout0buffer$O
    SLICE_X185Y150                                                    r  scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[4]/C
                         clock pessimism              0.315    -0.691    
    SLICE_X185Y150       FDRE (Hold_fdre_C_D)         0.071    -0.620    scemi_settabledut_dut_dutIfc_m_dut/tpDec/tp_countout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clk_usr
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y16   usrClk_mmcm_clkout0buffer/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X180Y162   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X180Y162   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKFBOUT
  To Clock:  usrClk_mmcm_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKFBOUT
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { usrClk_mmcm_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y17   usrClk_mmcm_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT0B
  To Clock:  usrClk_mmcm_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1
  To Clock:  usrClk_mmcm_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1B
  To Clock:  usrClk_mmcm_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2
  To Clock:  usrClk_mmcm_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2B
  To Clock:  usrClk_mmcm_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3
  To Clock:  usrClk_mmcm_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3B
  To Clock:  usrClk_mmcm_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT4
  To Clock:  usrClk_mmcm_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT5
  To Clock:  usrClk_mmcm_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT6
  To Clock:  usrClk_mmcm_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 0.204ns (4.003%)  route 4.892ns (95.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.901ns = ( 14.901 - 8.000 ) 
    Source Clock Delay      (SCD):    7.476ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.790     7.476    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X195Y97                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y97        FDRE (Prop_fdre_C_Q)         0.204     7.680 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=747, routed)         4.892    12.572    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X201Y64        FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     9.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449    11.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.682    13.172    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    13.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.646    14.901    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/CLK
    SLICE_X201Y64                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.521    15.422    
                         clock uncertainty           -0.071    15.351    
    SLICE_X201Y64        FDRE (Setup_fdre_C_R)       -0.387    14.964    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  2.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.855ns
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.800     3.225    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/CLK
    SLICE_X221Y72                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y72        FDRE (Prop_fdre_C_Q)         0.100     3.325 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_reg[2]/Q
                         net (fo=2, routed)           0.063     3.388    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2[2]
    SLICE_X220Y72        LUT4 (Prop_lut4_I3_O)        0.028     3.416 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.416    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/n_0_di[2]_i_1__0
    SLICE_X220Y72        FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.041     3.855    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/CLK
    SLICE_X220Y72                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_reg[2]/C
                         clock pessimism             -0.619     3.236    
    SLICE_X220Y72        FDRE (Hold_fdre_C_D)         0.087     3.323    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.323    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X221Y131       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X203Y106       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     10.000  8.929   MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.510ns (24.400%)  route 1.580ns (75.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.802ns = ( 10.802 - 4.000 ) 
    Source Clock Delay      (SCD):    7.347ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     7.347    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[6])
                                                      0.510     7.857 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[6]
                         net (fo=4, routed)           1.580     9.437    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[6]
    RAMB36_X13Y21        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.547    10.802    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y21                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.519    11.321    
                         clock uncertainty           -0.065    11.257    
    RAMB36_X13Y21        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.416    10.841    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  1.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.031ns (6.119%)  route 0.476ns (93.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.031     3.212 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           0.476     3.687    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X13Y18        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.080     3.894    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y18                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.417     3.477    
    RAMB36_X13Y18        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.660    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.476   0.084    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 0.204ns (6.434%)  route 2.967ns (93.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.644ns = ( 10.644 - 4.000 ) 
    Source Clock Delay      (SCD):    7.348ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.662     7.348    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X214Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y108       FDPE (Prop_fdpe_C_Q)         0.204     7.552 r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=272, routed)         2.967    10.519    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I1
    SLICE_X173Y123       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.389    10.644    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X173Y123                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[50]/C
                         clock pessimism              0.519    11.163    
                         clock uncertainty           -0.065    11.098    
    SLICE_X173Y123       FDRE (Setup_fdre_C_R)       -0.387    10.711    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[50]
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                         -10.519    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[49]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.100ns (15.847%)  route 0.531ns (84.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.713     3.138    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X179Y118                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y118       FDRE (Prop_fdre_C_Q)         0.100     3.238 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/Q
                         net (fo=1, routed)           0.531     3.769    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/trn_td[49]
    PCIE_X1Y0            PCIE_2_1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[49]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.979     3.793    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/I5
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     3.216    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[49])
                                                      0.474     3.690    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.690    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000     4.000   0.000   PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKFBOUT
  To Clock:  scemi_clkgen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKFBOUT
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.000   2.592   BUFGCTRL_X0Y5    scemi_clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT0B
  To Clock:  scemi_clkgen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT0B
Waveform:           { 4 8 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1
  To Clock:  scemi_clkgen_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1B
  To Clock:  scemi_clkgen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2
  To Clock:  scemi_clkgen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2B
  To Clock:  scemi_clkgen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3
  To Clock:  scemi_clkgen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3B
  To Clock:  scemi_clkgen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT4
  To Clock:  scemi_clkgen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT5
  To Clock:  scemi_clkgen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT6
  To Clock:  scemi_clkgen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 scemi_1_fifoTxData_elem0_status_0_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Destination:            scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.168ns  (logic 0.388ns (7.507%)  route 4.780ns (92.493%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y126                                    0.000     0.000 r  scemi_1_fifoTxData_elem0_status_0_reg/C
    SLICE_X188Y126       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  scemi_1_fifoTxData_elem0_status_0_reg/Q
                         net (fo=6, routed)           0.458     0.717    scemi_bridge/pbb_arbiter/tlp_out_fifo/scemi_1_fifoTxData_elem0_status_0
    SLICE_X188Y126       LUT3 (Prop_lut3_I0_O)        0.043     0.760 f  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_4/O
                         net (fo=2, routed)           0.340     1.101    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_4
    SLICE_X186Y126       LUT6 (Prop_lut6_I2_O)        0.043     1.144 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[151]_i_2/O
                         net (fo=128, routed)         3.982     5.125    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[151]_i_2
    SLICE_X171Y136       LUT6 (Prop_lut6_I0_O)        0.043     5.168 r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg[36]_i_1__6/O
                         net (fo=1, routed)           0.000     5.168    scemi_bridge/pbb_arbiter/tlp_out_fifo/n_0_data0_reg[36]_i_1__6
    SLICE_X171Y136       FDRE                                         r  scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X171Y136       FDRE (Setup_fdre_C_D)        0.033     8.033    scemi_bridge/pbb_arbiter/tlp_out_fifo/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  2.865    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       11.981ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.981ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.807ns  (logic 0.501ns (6.417%)  route 7.306ns (93.583%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y146                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X177Y146       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=5, routed)           1.199     1.422    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X176Y138       LUT2 (Prop_lut2_I0_O)        0.051     1.473 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           3.540     5.012    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.184     5.196 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.684     6.880    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X186Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.923 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__4/O
                         net (fo=45, routed)          0.885     7.807    scemi_settabledut_dut_dutIfc_myrst/I2
    SLICE_X194Y160       FDCE                                         f  scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X194Y160       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_dut_dutIfc_myrst/rst_reg
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 11.981    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       15.644ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.644ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            scemi_settabledut_softrst_req_res_fifo/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.169ns  (logic 0.266ns (6.380%)  route 3.903ns (93.620%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y137                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X173Y137       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.808     1.031    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X176Y137       LUT2 (Prop_lut2_I0_O)        0.043     1.074 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=304, routed)         3.095     4.169    scemi_settabledut_softrst_req_res_fifo/I3
    SLICE_X200Y136       FDCE                                         f  scemi_settabledut_softrst_req_res_fifo/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X200Y136       FDCE (Recov_fdce_C_CLR)     -0.187    19.813    scemi_settabledut_softrst_req_res_fifo/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                 15.644    





---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       18.176ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.176ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.612ns  (logic 0.266ns (16.497%)  route 1.346ns (83.503%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y154                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
    SLICE_X189Y154       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=9, routed)           0.168     0.391    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X188Y154       LUT1 (Prop_lut1_I0_O)        0.043     0.434 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/dGDeqPtr[2]_i_1/O
                         net (fo=216, routed)         1.178     1.612    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/I1
    SLICE_X183Y161       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X183Y161       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                 18.176    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       11.762ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.762ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.026ns  (logic 0.501ns (6.242%)  route 7.525ns (93.758%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y146                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X177Y146       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=5, routed)           1.199     1.422    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X176Y138       LUT2 (Prop_lut2_I0_O)        0.051     1.473 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           3.540     5.012    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.184     5.196 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.684     6.880    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X186Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.923 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__4/O
                         net (fo=45, routed)          1.103     8.026    scemi_processor_resp_res_fifo/O1
    SLICE_X187Y159       FDCE                                         f  scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X187Y159       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_processor_resp_res_fifo/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -8.026    
  -------------------------------------------------------------------
                         slack                                 11.762    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       12.034ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.034ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.754ns  (logic 0.497ns (6.409%)  route 7.257ns (93.591%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y135                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X173Y135       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.931     1.154    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X176Y138       LUT2 (Prop_lut2_I1_O)        0.047     1.201 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           3.540     4.741    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.184     4.925 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.684     6.608    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X186Y158       LUT1 (Prop_lut1_I0_O)        0.043     6.651 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__4/O
                         net (fo=45, routed)          1.103     7.754    scemi_processor_resp_res_fifo/O1
    SLICE_X187Y159       FDCE                                         f  scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X187Y159       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_processor_resp_res_fifo/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                 12.034    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        7.774ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Path Group:             my_clk_usr
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.014ns  (logic 0.266ns (13.207%)  route 1.748ns (86.793%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y158                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
    SLICE_X185Y158       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.317     0.540    scemi_settabledut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X185Y158       LUT1 (Prop_lut1_I0_O)        0.043     0.583 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_1__1/O
                         net (fo=48, routed)          1.431     2.014    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/I1
    SLICE_X201Y153       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X201Y153       FDCE (Recov_fdce_C_CLR)     -0.212     9.788    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                  7.774    





---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.434ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk)
  Destination:            scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
                            (rising edge-triggered cell FDPE clocked by userclk2)
  Path Group:             userclk2
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.388ns  (logic 0.266ns (6.063%)  route 4.122ns (93.937%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y72                                     0.000     0.000 r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
    SLICE_X165Y72        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         3.764     3.987    scemi_epReset250/I1
    SLICE_X189Y126       LUT2 (Prop_lut2_I1_O)        0.043     4.030 f  scemi_epReset250/scemi_1_fifoTxData_dInReset_pre_isInReset_i_1/O
                         net (fo=2, routed)           0.358     4.388    n_2_scemi_epReset250
    SLICE_X189Y126       FDPE                                         f  scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X189Y126       FDPE (Recov_fdpe_C_PRE)     -0.178     7.822    scemi_1_fifoTxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.434    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       12.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.205ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
                            (recovery check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 0.497ns (6.595%)  route 7.039ns (93.405%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.696ns = ( 24.696 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.554     3.785    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.223     4.008 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.980     4.988    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/sCLK
    SLICE_X173Y135                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y135       FDCE (Prop_fdce_C_Q)         0.223     5.211 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.931     6.142    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X176Y138       LUT2 (Prop_lut2_I1_O)        0.047     6.189 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           3.540     9.729    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.184     9.913 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.684    11.596    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X186Y158       LUT1 (Prop_lut1_I0_O)        0.043    11.639 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__4/O
                         net (fo=45, routed)          0.885    12.524    scemi_settabledut_dut_dutIfc_myrst/I2
    SLICE_X194Y160       FDCE                                         f  scemi_settabledut_dut_dutIfc_myrst/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.417    23.513    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.178    23.691 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         1.005    24.696    scemi_settabledut_dut_dutIfc_myrst/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X194Y160                                                    r  scemi_settabledut_dut_dutIfc_myrst/rst_reg/C
                         clock pessimism              0.317    25.013    
                         clock uncertainty           -0.072    24.941    
    SLICE_X194Y160       FDCE (Recov_fdce_C_CLR)     -0.212    24.729    scemi_settabledut_dut_dutIfc_myrst/rst_reg
  -------------------------------------------------------------------
                         required time                         24.729    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                 12.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.128ns (13.137%)  route 0.846ns (86.863%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.693     1.665    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.100     1.765 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.436     2.201    scemi_settabledut_dut_dutIfc_myrst/rstSync/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X185Y158                                                    r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y158       FDCE (Prop_fdce_C_Q)         0.100     2.301 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.156     2.457    scemi_settabledut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X185Y158       LUT1 (Prop_lut1_I0_O)        0.028     2.485 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_1__1/O
                         net (fo=48, routed)          0.691     3.175    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/I1
    SLICE_X201Y154       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.915     1.957    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X175Y148       FDCE (Prop_fdce_C_Q)         0.124     2.081 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=119, routed)         0.828     2.909    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X201Y154                                                    r  scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.316     2.593    
    SLICE_X201Y154       FDCE (Remov_fdce_C_CLR)     -0.069     2.524    scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.652    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_rstgen_init_reg__0/CLR
                            (recovery check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (core_clock fall@5.000ns - core_clock rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.302ns (15.415%)  route 1.657ns (84.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.495ns = ( 8.495 - 5.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.468     3.699    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y119                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y119       FDCE (Prop_fdce_C_Q)         0.259     3.958 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.190     4.148    scemi_network_status/rstSync/OUT_RST
    SLICE_X160Y120       LUT1 (Prop_lut1_I0_O)        0.043     4.191 f  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         1.467     5.658    n_0_scemi_network_status
    SLICE_X173Y136       FDCE                                         f  scemi_rstgen_init_reg__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     5.000 f  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013     7.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789     8.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.669 f  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344     7.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.399     8.495    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X173Y136                                                    r  scemi_rstgen_init_reg__0/C  (IS_INVERTED)
                         clock pessimism              0.223     8.718    
                         clock uncertainty           -0.072     8.646    
    SLICE_X173Y136       FDCE (Recov_fdce_C_CLR)     -0.208     8.438    scemi_rstgen_init_reg__0
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.610ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_uclkgen/CLK_VAL_OUT_reg/CLR
                            (removal check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.146ns (9.029%)  route 1.471ns (90.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.638     1.610    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X160Y119                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y119       FDCE (Prop_fdce_C_Q)         0.118     1.728 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.097     1.825    scemi_network_status/rstSync/OUT_RST
    SLICE_X160Y120       LUT1 (Prop_lut1_I0_O)        0.028     1.853 f  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         1.374     3.227    scemi_uclkgen/I1
    SLICE_X171Y146       FDCE                                         f  scemi_uclkgen/CLK_VAL_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.902     1.944    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146                                                    r  scemi_uclkgen/CLK_VAL_OUT_reg/C
                         clock pessimism             -0.258     1.686    
    SLICE_X171Y146       FDCE (Remov_fdce_C_CLR)     -0.069     1.617    scemi_uclkgen/CLK_VAL_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  1.610    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        7.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sNotFullReg_reg/CLR
                            (recovery check against rising-edge clock my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (my_clk_usr rise@10.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.266ns (15.527%)  route 1.447ns (84.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 7.700 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.992ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         1.446    -2.992    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X189Y154                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y154       FDCE (Prop_fdce_C_Q)         0.223    -2.769 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=9, routed)           0.168    -2.601    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X188Y154       LUT1 (Prop_lut1_I0_O)        0.043    -2.558 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/dGDeqPtr[2]_i_1/O
                         net (fo=216, routed)         1.279    -1.279    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/I1
    SLICE_X181Y162       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sNotFullReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    10.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     4.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352     6.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         1.299     7.700    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X181Y162                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sNotFullReg_reg/C
                         clock pessimism             -0.753     6.947    
                         clock uncertainty           -0.066     6.881    
    SLICE_X181Y162       FDCE (Recov_fdce_C_CLR)     -0.212     6.669    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sNotFullReg_reg
  -------------------------------------------------------------------
                         required time                          6.669    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  7.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.128ns (15.541%)  route 0.696ns (84.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.009ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         0.678    -0.883    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X189Y154                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y154       FDCE (Prop_fdce_C_Q)         0.100    -0.783 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=9, routed)           0.088    -0.695    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X188Y154       LUT1 (Prop_lut1_I0_O)        0.028    -0.667 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/dGDeqPtr[2]_i_1/O
                         net (fo=216, routed)         0.607    -0.059    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/I1
    SLICE_X182Y160       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=245, routed)         0.875    -1.009    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X182Y160                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/C
                         clock pessimism              0.155    -0.854    
    SLICE_X182Y160       FDCE (Remov_fdce_C_CLR)     -0.050    -0.904    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.845    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_shutdown_ctrl_out_finished/sSyncReg1_reg/PRE
                            (recovery check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 0.276ns (4.966%)  route 5.282ns (95.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.576ns = ( 11.576 - 8.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.636     3.867    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X165Y72                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y72        FDCE (Prop_fdce_C_Q)         0.223     4.090 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         3.186     7.276    scemi_epReset125/O2
    SLICE_X186Y126       LUT1 (Prop_lut1_I0_O)        0.053     7.329 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1261, routed)        2.096     9.425    scemi_shutdown_ctrl_out_finished/I1
    SLICE_X201Y142       FDPE                                         f  scemi_shutdown_ctrl_out_finished/sSyncReg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.480    11.576    scemi_shutdown_ctrl_out_finished/scemi_clkgen_clkout0buffer$O
    SLICE_X201Y142                                                    r  scemi_shutdown_ctrl_out_finished/sSyncReg1_reg/C
                         clock pessimism              0.150    11.726    
                         clock uncertainty           -0.063    11.663    
    SLICE_X201Y142       FDPE (Recov_fdpe_C_PRE)     -0.273    11.390    scemi_shutdown_ctrl_out_finished/sSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.357ns  (arrival time - required time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp/sToggleReg_reg/CLR
                            (removal check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.132ns (5.323%)  route 2.348ns (94.677%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.688     1.660    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X165Y72                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y72        FDCE (Prop_fdce_C_Q)         0.100     1.760 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=139, routed)         1.920     3.680    scemi_epReset125/O2
    SLICE_X186Y126       LUT1 (Prop_lut1_I0_O)        0.032     3.712 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1261, routed)        0.428     4.140    scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp/I1
    SLICE_X191Y139       FDCE                                         f  scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp/sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.951     1.993    scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp/scemi_clkgen_clkout0buffer$O
    SLICE_X191Y139                                                    r  scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp/sToggleReg_reg/C
                         clock pessimism             -0.098     1.895    
    SLICE_X191Y139       FDCE (Remov_fdce_C_CLR)     -0.112     1.783    scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp/sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  2.357    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       16.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.409ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.266ns (6.380%)  route 3.903ns (93.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 25.119 - 20.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.540     3.771    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.223     3.994 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.579     4.573    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X173Y137                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y137       FDCE (Prop_fdce_C_Q)         0.223     4.796 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.808     5.604    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X176Y137       LUT2 (Prop_lut2_I0_O)        0.043     5.647 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=304, routed)         3.095     8.742    scemi_settabledut_softrst_req_res_fifo/I3
    SLICE_X201Y136       FDCE                                         f  scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.403    23.499    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.178    23.677 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         1.442    25.119    scemi_settabledut_softrst_req_res_fifo/p_0_in
    SLICE_X201Y136                                                    r  scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]/C
                         clock pessimism              0.317    25.436    
                         clock uncertainty           -0.072    25.363    
    SLICE_X201Y136       FDCE (Recov_fdce_C_CLR)     -0.212    25.151    scemi_settabledut_softrst_req_res_fifo/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         25.151    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                 16.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_prb_control_control_in_wait_sp/sSyncReg1_reg/PRE
                            (removal check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.128ns (13.162%)  route 0.844ns (86.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.937ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.680     1.652    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.100     1.752 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.325     2.077    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X173Y137                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y137       FDCE (Prop_fdce_C_Q)         0.100     2.177 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.551     2.728    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X176Y137       LUT2 (Prop_lut2_I0_O)        0.028     2.756 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=304, routed)         0.293     3.049    scemi_settabledut_dut_prb_control_control_in_wait_sp/I1
    SLICE_X180Y137       FDPE                                         f  scemi_settabledut_dut_prb_control_control_in_wait_sp/sSyncReg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6796, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.902     1.944    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X171Y146       FDCE (Prop_fdce_C_Q)         0.124     2.068 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=492, routed)         0.869     2.937    scemi_settabledut_dut_prb_control_control_in_wait_sp/p_0_in
    SLICE_X180Y137                                                    r  scemi_settabledut_dut_prb_control_control_in_wait_sp/sSyncReg1_reg/C
                         clock pessimism             -0.316     2.621    
    SLICE_X180Y137       FDPE (Remov_fdpe_C_PRE)     -0.052     2.569    scemi_settabledut_dut_prb_control_control_in_wait_sp/sSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_epReset250/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.204ns (9.334%)  route 1.982ns (90.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.718ns = ( 10.718 - 4.000 ) 
    Source Clock Delay      (SCD):    7.348ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.662     7.348    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X214Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y108       FDPE (Prop_fdpe_C_Q)         0.204     7.552 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=272, routed)         1.982     9.534    scemi_epReset250/scemi_pcie_ep$user_reset_out
    SLICE_X188Y125       FDCE                                         f  scemi_epReset250/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.463    10.718    scemi_epReset250/scemi_pcie_ep$user_clk_out
    SLICE_X188Y125                                                    r  scemi_epReset250/reset_hold_reg[0]/C
                         clock pessimism              0.519    11.237    
                         clock uncertainty           -0.065    11.172    
    SLICE_X188Y125       FDCE (Recov_fdce_C_CLR)     -0.237    10.935    scemi_epReset250/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  1.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 scemi_epReset250/reset_hold_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.146ns (26.959%)  route 0.396ns (73.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.715     3.140    scemi_epReset250/scemi_pcie_ep$user_clk_out
    SLICE_X188Y125                                                    r  scemi_epReset250/reset_hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y125       FDCE (Prop_fdce_C_Q)         0.118     3.258 r  scemi_epReset250/reset_hold_reg[3]/Q
                         net (fo=6, routed)           0.233     3.491    scemi_epReset250/Q[0]
    SLICE_X189Y126       LUT2 (Prop_lut2_I0_O)        0.028     3.519 f  scemi_epReset250/scemi_1_fifoTxData_dInReset_pre_isInReset_i_1/O
                         net (fo=2, routed)           0.163     3.682    n_2_scemi_epReset250
    SLICE_X189Y126       FDPE                                         f  scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.937     3.751    scemi_pcie_ep$user_clk_out
    SLICE_X189Y126                                                    r  scemi_1_fifoTxData_dInReset_pre_isInReset_reg/C
                         clock pessimism             -0.599     3.152    
    SLICE_X189Y126       FDPE (Remov_fdpe_C_PRE)     -0.072     3.080    scemi_1_fifoTxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                         -3.080    
                         arrival time                           3.682    
  -------------------------------------------------------------------
                         slack                                  0.602    





