* Z:\mnt\design.r\spice\examples\4225-1.asc
XU1 N001 IN1 N011 0 N015 IN2 N022 N020 N018 N017 OUT N014 N016 0 N013 N012 0 N008 N009 N010 OUT N006 N007 N005 LTC4225-1
M쬞1 N002 N003 OUT OUT Si7386DP
M쬞2 N002 N005 N001 N001 Si7386DP
M쬞3 N023 N020 N022 N022 Si7386DP
M쬞4 N023 N021 OUT OUT Si7386DP
C1 IN1 N007 .1
R2 IN1 N009 100K
R3 IN1 N010 100K
R4 N006 N004 47
R5 N006 N003 10
C2 N004 0 .015
C3 0 N012 .047
C4 0 N013 .047
R6 N016 IN2 100K
R7 N014 IN2 100K
R8 N017 N019 47
C5 N019 0 .015
R9 N017 N021 10
C6 N018 IN2 .1
R11 N008 IN1 137K
R12 0 N008 20K
R13 N015 0 20K
C7 N008 0 .01
C8 0 N015 .01
C9 N011 0 .1
R14 IN2 N015 137K
C10 OUT 0 100
Rload OUT 0 1.7
V1 IN1 0 PWL(0 0 20u 0 +1u 11 +200m 11 +100m 13 +100m 13 +100m 11)
V2 IN2 0 PWL(0 0 10u 0 +1u 12)
R1 N001 IN1 .004
R10 N022 IN2 .004
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 600m
.lib LTC4225-1.sub
.backanno
.end
