

================================================================
== Vitis HLS Report for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'
================================================================
* Date:           Tue Oct 28 14:00:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      493|      493|  4.930 us|  4.930 us|  493|  493|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_2_VITIS_LOOP_78_3  |      491|      491|        12|          6|          6|    81|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     418|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|     164|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     164|     545|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21  |ama_addmuladd_7ns_7ns_7ns_11s_13_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_281_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln26_2_fu_408_p2     |         +|   0|  0|  12|           4|           3|
    |add_ln26_3_fu_513_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln26_4_fu_418_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln26_5_fu_503_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln26_fu_271_p2       |         +|   0|  0|  12|           4|           4|
    |add_ln75_2_fu_315_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln75_fu_324_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln76_1_fu_388_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln76_fu_251_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln78_fu_565_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln80_1_fu_483_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln80_fu_473_p2       |         +|   0|  0|  17|          10|           4|
    |add_ln82_1_fu_356_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln82_2_fu_378_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln82_3_fu_458_p2     |         +|   0|  0|  17|          13|          13|
    |px_fu_559_p2             |         +|   0|  0|  18|          11|          11|
    |sub_ln81_fu_549_p2       |         -|   0|  0|  16|           3|           9|
    |icmp_ln26_1_fu_402_p2    |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_2_fu_497_p2    |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_fu_265_p2      |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln75_fu_309_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln78_fu_330_p2      |      icmp|   0|  0|  12|           4|           4|
    |or_ln26_1_fu_432_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln26_2_fu_535_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_295_p2        |        or|   0|  0|   2|           1|           1|
    |gh_fu_301_p3             |    select|   0|  0|   7|           1|           7|
    |grp_fu_619_p1            |    select|   0|  0|   7|           1|           7|
    |gw_fu_541_p3             |    select|   0|  0|  10|           1|          11|
    |select_ln26_2_fu_424_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln26_3_fu_438_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln26_4_fu_527_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln26_fu_287_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln75_1_fu_344_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln75_fu_336_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 418|         203|         213|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kx_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_ky_1                 |   9|          2|    4|          8|
    |indvar_flatten_fu_112                 |   9|          2|    7|         14|
    |kx_fu_104                             |   9|          2|    4|          8|
    |ky_fu_108                             |   9|          2|    4|          8|
    |v_2_fu_100                            |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 127|         27|   66|        137|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |conv1_weights_load_reg_679   |  32|   0|   32|          0|
    |icmp_ln75_reg_665            |   1|   0|    1|          0|
    |indvar_flatten_fu_112        |   7|   0|    7|          0|
    |kx_fu_104                    |   4|   0|    4|          0|
    |ky_fu_108                    |   4|   0|    4|          0|
    |p_1_fu_116                   |  32|   0|   32|          0|
    |patch_load_reg_694           |  32|   0|   32|          0|
    |px_reg_674                   |  11|   0|   11|          0|
    |v_2_fu_100                   |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 164|   0|  164|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1021_p_din0      |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1021_p_din1      |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1021_p_opcode    |  out|    2|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1021_p_dout0     |   in|   32|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1021_p_ce        |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1025_p_din0      |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1025_p_din1      |  out|   32|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1025_p_dout0     |   in|   32|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|grp_fu_1025_p_ce        |  out|    1|  ap_ctrl_hs|  precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3|  return value|
|v                       |   in|   32|     ap_none|                                                                v|        scalar|
|sext_ln141              |   in|   10|     ap_none|                                                       sext_ln141|        scalar|
|trunc_ln142_mid2        |   in|    7|     ap_none|                                                 trunc_ln142_mid2|        scalar|
|add_ln82                |   in|   11|     ap_none|                                                         add_ln82|        scalar|
|sub_ln77                |   in|    7|     ap_none|                                                         sub_ln77|        scalar|
|conv1_weights_address0  |  out|   13|   ap_memory|                                                    conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|                                                    conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|                                                    conv1_weights|         array|
|gxc                     |   in|   10|     ap_none|                                                              gxc|        scalar|
|sext_ln144_1            |   in|   10|     ap_none|                                                     sext_ln144_1|        scalar|
|w0_cast6                |   in|    8|     ap_none|                                                         w0_cast6|        scalar|
|patch_address0          |  out|   13|   ap_memory|                                                            patch|         array|
|patch_ce0               |  out|    1|   ap_memory|                                                            patch|         array|
|patch_q0                |   in|   32|   ap_memory|                                                            patch|         array|
|v_2_out                 |  out|   32|      ap_vld|                                                          v_2_out|       pointer|
|v_2_out_ap_vld          |  out|    1|      ap_vld|                                                          v_2_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

