

================================================================
== Vitis HLS Report for 'DECIMATOR'
================================================================
* Date:           Wed Nov 12 23:19:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       11|  0.100 us|  0.110 us|   10|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_2_fu_109                        |FIR_filter_2                        |        9|        9|  90.000 ns|  90.000 ns|    9|    9|                                              no|
        |grp_DECIMATOR_Pipeline_VITIS_LOOP_41_1_fu_123  |DECIMATOR_Pipeline_VITIS_LOOP_41_1  |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      63|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     3|     113|     349|    -|
|Memory           |        0|     -|     301|      18|    0|
|Multiplexer      |        -|     -|       0|     270|    -|
|Register         |        -|     -|     110|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     524|     700|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |grp_DECIMATOR_Pipeline_VITIS_LOOP_41_1_fu_123  |DECIMATOR_Pipeline_VITIS_LOOP_41_1  |        0|   1|  53|  114|    0|
    |grp_FIR_filter_2_fu_109                        |FIR_filter_2                        |        0|   2|  60|  235|    0|
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                          |                                    |        0|   3| 113|  349|    0|
    +-----------------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_9ns_32s_32_4_1_U15  |mac_muladd_16s_9ns_32s_32_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |H_accu_FIR_dec_40_U  |DECIMATOR_H_accu_FIR_dec_40_RAM_AUTO_1R1W  |        0|  64|   3|    0|     6|   32|     1|          192|
    |H_accu_FIR_dec_43_U  |DECIMATOR_H_accu_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_accu_FIR_dec_42_U  |DECIMATOR_H_accu_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |H_accu_FIR_dec_41_U  |DECIMATOR_H_accu_FIR_dec_43_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    |b_FIR_dec_int_41_U   |DECIMATOR_b_FIR_dec_int_41_ROM_AUTO_1R     |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_42_U   |DECIMATOR_b_FIR_dec_int_42_ROM_AUTO_1R     |        0|  15|   2|    0|     5|   15|     1|           75|
    |b_FIR_dec_int_43_U   |DECIMATOR_b_FIR_dec_int_43_ROM_AUTO_1R     |        0|  15|   2|    0|     5|   15|     1|           75|
    +---------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                           |        0| 301|  18|    0|    36|  173|     7|          897|
    +---------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln60_1_fu_195_p2             |         +|   0|  0|  23|          16|          16|
    |add_ln60_fu_189_p2               |         +|   0|  0|  16|          16|          16|
    |dec_out_din                      |         +|   0|  0|  16|          16|          16|
    |ap_block_state5                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  63|          52|          52|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |H_accu_FIR_dec_40_address0             |   9|          2|    3|          6|
    |H_accu_FIR_dec_40_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_41_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_41_ce1                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_41_we0                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_42_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_42_ce1                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_42_we0                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_43_ce0                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_43_ce1                  |   9|          2|    1|          2|
    |H_accu_FIR_dec_43_we0                  |   9|          2|    1|          2|
    |ap_NS_fsm                              |  37|          7|    1|          7|
    |ap_phi_mux_storemerge2_i_phi_fu_95_p8  |   9|          2|    2|          4|
    |b_FIR_dec_int_41_ce0                   |   9|          2|    1|          2|
    |b_FIR_dec_int_42_ce0                   |   9|          2|    1|          2|
    |b_FIR_dec_int_43_ce0                   |   9|          2|    1|          2|
    |dec_out_blk_n                          |   9|          2|    1|          2|
    |grp_FIR_filter_2_fu_109_FIR_coe_q0     |  20|          4|   15|         60|
    |grp_FIR_filter_2_fu_109_FIR_delays_q0  |  20|          4|   32|        128|
    |grp_FIR_filter_2_fu_109_FIR_delays_q1  |  20|          4|   32|        128|
    |input_r_TDATA_blk_n                    |   9|          2|    1|          2|
    |storemerge2_i_reg_89                   |  20|          4|    2|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 270|         57|  102|        371|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |H_accu_FIR_dec_40_load_reg_237                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                   |   6|   0|    6|          0|
    |grp_DECIMATOR_Pipeline_VITIS_LOOP_41_1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_FIR_filter_2_fu_109_ap_start_reg                        |   1|   0|    1|          0|
    |mod_value_2                                                 |   2|   0|    2|          0|
    |mod_value_2_load_reg_228                                    |   2|   0|    2|          0|
    |reg_132                                                     |  16|   0|   16|          0|
    |storemerge2_i_reg_89                                        |   2|   0|    2|          0|
    |y1_phase1                                                   |  16|   0|   16|          0|
    |y1_phase2                                                   |  16|   0|   16|          0|
    |y1_phase3                                                   |  16|   0|   16|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 110|   0|  110|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     DECIMATOR|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     DECIMATOR|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     DECIMATOR|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     DECIMATOR|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     DECIMATOR|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     DECIMATOR|  return value|
|input_r_TDATA   |   in|   16|        axis|       input_r|       pointer|
|input_r_TVALID  |   in|    1|        axis|       input_r|       pointer|
|input_r_TREADY  |  out|    1|        axis|       input_r|       pointer|
|dec_out_din     |  out|   16|     ap_fifo|       dec_out|       pointer|
|dec_out_full_n  |   in|    1|     ap_fifo|       dec_out|       pointer|
|dec_out_write   |  out|    1|     ap_fifo|       dec_out|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

