18:00:08 INFO  : Registering command handlers for SDK TCF services
18:00:09 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
18:00:11 INFO  : XSCT server has started successfully.
18:00:11 INFO  : Successfully done setting XSCT server connection channel  
18:00:11 INFO  : Successfully done setting SDK workspace  
18:00:11 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:44:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536666290000,  Project:1536656104000
20:44:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:45:01 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:45:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:45:04 INFO  : Clearing existing target manager status.
20:45:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:45:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:58:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536667134000,  Project:1536666290000
20:58:56 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:58 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:59:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:00 INFO  : Clearing existing target manager status.
20:59:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:59:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:34:16 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:34:18 INFO  : XSCT server has started successfully.
22:34:18 INFO  : Successfully done setting XSCT server connection channel  
22:34:18 INFO  : Successfully done setting SDK workspace  
22:34:22 INFO  : Registering command handlers for SDK TCF services
22:34:22 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:34:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:52:42 INFO  : Registering command handlers for SDK TCF services
22:52:43 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:52:45 INFO  : XSCT server has started successfully.
22:52:45 INFO  : Successfully done setting XSCT server connection channel  
22:52:45 INFO  : Successfully done setting SDK workspace  
22:52:45 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:52:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:48:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536850102000,  Project:1536667134000
23:48:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:49:14 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:49:21 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:49:23 INFO  : 
23:49:25 INFO  : 
23:49:26 INFO  : Updating hardware inferred compiler options for Test.
23:49:27 INFO  : Updating hardware inferred compiler options for fsbl.
23:49:27 INFO  : Clearing existing target manager status.
23:49:27 INFO  : Closing and re-opening the MSS file of ther project Test_bsp
23:49:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:49:32 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:38 INFO  : Registering command handlers for SDK TCF services
14:00:38 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
14:00:41 INFO  : XSCT server has started successfully.
14:00:43 INFO  : Successfully done setting XSCT server connection channel  
14:00:43 INFO  : Successfully done setting SDK workspace  
14:00:43 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:00:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:00:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536987624000,  Project:1536850102000
14:00:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:00:43 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:00:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:00:55 INFO  : 
14:00:57 INFO  : 
14:00:59 INFO  : 
14:01:00 INFO  : Updating hardware inferred compiler options for Test.
14:01:00 INFO  : Updating hardware inferred compiler options for fsbl.
14:01:01 INFO  : Updating hardware inferred compiler options for hello.
14:01:01 INFO  : Clearing existing target manager status.
14:01:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:01:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:07:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1536987596000,  Project:1536987624000
14:07:36 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:07:38 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:07:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:07:42 INFO  : 
14:07:44 INFO  : 
14:07:46 INFO  : 
14:07:47 INFO  : Updating hardware inferred compiler options for Test.
14:07:48 INFO  : Updating hardware inferred compiler options for fsbl.
14:07:48 INFO  : Updating hardware inferred compiler options for hello.
14:07:49 INFO  : Clearing existing target manager status.
14:07:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:07:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:51 INFO  : Registering command handlers for SDK TCF services
17:59:51 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:59:54 INFO  : XSCT server has started successfully.
17:59:54 INFO  : Successfully done setting XSCT server connection channel  
17:59:54 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:59:54 INFO  : Successfully done setting SDK workspace  
17:59:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:59:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537086944000,  Project:1536987596000
17:59:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:59:56 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:59:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:00:01 INFO  : 
18:00:03 INFO  : 
18:00:05 INFO  : 
18:00:06 INFO  : Updating hardware inferred compiler options for Test.
18:00:07 INFO  : Updating hardware inferred compiler options for fsbl.
18:00:07 INFO  : Updating hardware inferred compiler options for hello.
18:00:07 INFO  : Clearing existing target manager status.
18:00:07 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:00:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:42:14 INFO  : Registering command handlers for SDK TCF services
17:42:14 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
17:42:16 INFO  : XSCT server has started successfully.
17:42:17 INFO  : Successfully done setting XSCT server connection channel  
17:42:17 INFO  : Successfully done setting SDK workspace  
17:42:17 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:42:17 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:42:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537172406000,  Project:1537086944000
17:42:19 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
17:42:19 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:42:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:42:24 INFO  : 
17:42:26 INFO  : 
17:42:28 INFO  : 
17:42:29 INFO  : Updating hardware inferred compiler options for Test.
17:42:29 INFO  : Updating hardware inferred compiler options for fsbl.
17:42:30 INFO  : Updating hardware inferred compiler options for hello.
17:42:30 INFO  : Clearing existing target manager status.
17:42:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:42:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:04:20 INFO  : Invoking Bootgen: bootgen -image Test.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\BOOT.bin
18:04:20 INFO  : Creating new bif file F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\Test.bif
18:04:22 INFO  : Bootgen command execution is done.
20:20:41 INFO  : Registering command handlers for SDK TCF services
20:20:42 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:20:44 INFO  : XSCT server has started successfully.
20:20:44 INFO  : Successfully done setting XSCT server connection channel  
20:20:44 INFO  : Successfully done setting SDK workspace  
20:20:44 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:20:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:20:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537701578000,  Project:1537172406000
20:20:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:20:47 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:20:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:20:51 INFO  : 
20:20:53 INFO  : 
20:20:55 INFO  : 
20:20:56 INFO  : Updating hardware inferred compiler options for Test.
20:20:57 INFO  : Updating hardware inferred compiler options for fsbl.
20:20:57 INFO  : Updating hardware inferred compiler options for hello.
20:20:57 INFO  : Clearing existing target manager status.
20:20:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:21:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:27 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:35 INFO  : 'fpga -state' command is executed.
20:22:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:22:35 INFO  : 'jtag frequency' command is executed.
20:22:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:35 INFO  : Context for 'APU' is selected.
20:22:35 INFO  : 'stop' command is executed.
20:22:36 INFO  : 'ps7_init' command is executed.
20:22:36 INFO  : 'ps7_post_config' command is executed.
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:36 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:36 INFO  : Memory regions updated for context APU
20:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:37 INFO  : 'con' command is executed.
20:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:22:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:23:44 INFO  : Disconnected from the channel tcfchan#1.
20:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:23:58 INFO  : 'fpga -state' command is executed.
20:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:23:58 INFO  : 'jtag frequency' command is executed.
20:23:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:58 INFO  : Context for 'APU' is selected.
20:23:58 INFO  : 'stop' command is executed.
20:23:58 INFO  : 'ps7_init' command is executed.
20:23:58 INFO  : 'ps7_post_config' command is executed.
20:23:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:59 INFO  : Memory regions updated for context APU
20:23:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:59 INFO  : 'con' command is executed.
20:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:23:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:37:25 INFO  : Disconnected from the channel tcfchan#2.
20:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:37:26 INFO  : 'fpga -state' command is executed.
20:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:37:26 INFO  : 'jtag frequency' command is executed.
20:37:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:26 INFO  : Context for 'APU' is selected.
20:37:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:26 INFO  : Context for 'APU' is selected.
20:37:26 INFO  : 'stop' command is executed.
20:37:27 INFO  : 'ps7_init' command is executed.
20:37:27 INFO  : 'ps7_post_config' command is executed.
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:27 INFO  : Memory regions updated for context APU
20:37:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:27 INFO  : 'con' command is executed.
20:37:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:37:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:41:47 INFO  : Disconnected from the channel tcfchan#3.
20:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:48 INFO  : 'fpga -state' command is executed.
20:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:48 INFO  : 'jtag frequency' command is executed.
20:41:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:48 INFO  : Context for 'APU' is selected.
20:41:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:48 INFO  : Context for 'APU' is selected.
20:41:48 INFO  : 'stop' command is executed.
20:41:48 INFO  : 'ps7_init' command is executed.
20:41:48 INFO  : 'ps7_post_config' command is executed.
20:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:49 INFO  : Memory regions updated for context APU
20:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:49 INFO  : 'con' command is executed.
20:41:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test.elf_on_local.tcl'
20:43:11 INFO  : Disconnected from the channel tcfchan#4.
20:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:12 INFO  : 'fpga -state' command is executed.
20:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:13 INFO  : 'jtag frequency' command is executed.
20:43:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:13 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:13 INFO  : Context for 'APU' is selected.
20:43:13 INFO  : 'stop' command is executed.
20:43:13 INFO  : 'ps7_init' command is executed.
20:43:13 INFO  : 'ps7_post_config' command is executed.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:13 INFO  : Memory regions updated for context APU
20:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:13 INFO  : 'con' command is executed.
20:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:45:08 INFO  : Disconnected from the channel tcfchan#5.
20:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:45:09 INFO  : 'fpga -state' command is executed.
20:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:45:09 INFO  : 'jtag frequency' command is executed.
20:45:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:45:09 INFO  : Context for 'APU' is selected.
20:45:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:09 INFO  : Context for 'APU' is selected.
20:45:09 INFO  : 'stop' command is executed.
20:45:10 INFO  : 'ps7_init' command is executed.
20:45:10 INFO  : 'ps7_post_config' command is executed.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:45:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:10 INFO  : Memory regions updated for context APU
20:45:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:45:10 INFO  : 'con' command is executed.
20:45:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:45:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:51:57 INFO  : Disconnected from the channel tcfchan#6.
20:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:51:58 INFO  : 'fpga -state' command is executed.
20:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:58 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:51:58 INFO  : 'jtag frequency' command is executed.
20:51:58 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:58 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:59 INFO  : 'stop' command is executed.
20:51:59 INFO  : 'ps7_init' command is executed.
20:51:59 INFO  : 'ps7_post_config' command is executed.
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:59 INFO  : Memory regions updated for context APU
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : 'con' command is executed.
20:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:51:59 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:54:28 INFO  : Disconnected from the channel tcfchan#7.
20:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:55:18 INFO  : 'fpga -state' command is executed.
20:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:55:18 INFO  : 'jtag frequency' command is executed.
20:55:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:55:18 INFO  : Context for 'APU' is selected.
20:55:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:55:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:18 INFO  : Context for 'APU' is selected.
20:55:18 INFO  : 'stop' command is executed.
20:55:18 INFO  : 'ps7_init' command is executed.
20:55:18 INFO  : 'ps7_post_config' command is executed.
20:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:19 INFO  : Memory regions updated for context APU
20:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:19 INFO  : 'con' command is executed.
20:55:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:55:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:56:09 INFO  : Disconnected from the channel tcfchan#8.
20:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:57:00 INFO  : 'fpga -state' command is executed.
20:57:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:57:00 INFO  : 'jtag frequency' command is executed.
20:57:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:57:00 INFO  : Context for 'APU' is selected.
20:57:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:57:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:00 INFO  : Context for 'APU' is selected.
20:57:00 INFO  : 'stop' command is executed.
20:57:01 INFO  : 'ps7_init' command is executed.
20:57:01 INFO  : 'ps7_post_config' command is executed.
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:01 INFO  : Memory regions updated for context APU
20:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:01 INFO  : 'con' command is executed.
20:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:57:01 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:58:16 INFO  : Disconnected from the channel tcfchan#9.
21:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:01:01 INFO  : 'fpga -state' command is executed.
21:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:01:01 INFO  : 'jtag frequency' command is executed.
21:01:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:01 INFO  : Context for 'APU' is selected.
21:01:01 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:02 INFO  : Context for 'APU' is selected.
21:01:02 INFO  : 'stop' command is executed.
21:01:02 INFO  : 'ps7_init' command is executed.
21:01:02 INFO  : 'ps7_post_config' command is executed.
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:02 INFO  : Memory regions updated for context APU
21:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:02 INFO  : 'con' command is executed.
21:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:01:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:02:28 INFO  : Disconnected from the channel tcfchan#10.
21:02:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:02:29 INFO  : 'fpga -state' command is executed.
21:02:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:02:29 INFO  : 'jtag frequency' command is executed.
21:02:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:29 INFO  : Context for 'APU' is selected.
21:02:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:29 INFO  : Context for 'APU' is selected.
21:02:29 INFO  : 'stop' command is executed.
21:02:30 INFO  : 'ps7_init' command is executed.
21:02:30 INFO  : 'ps7_post_config' command is executed.
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:30 INFO  : Memory regions updated for context APU
21:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:30 INFO  : 'con' command is executed.
21:02:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:02:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:04:22 INFO  : Disconnected from the channel tcfchan#11.
21:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:04:41 INFO  : 'fpga -state' command is executed.
21:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:04:41 INFO  : 'jtag frequency' command is executed.
21:04:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:41 INFO  : Context for 'APU' is selected.
21:04:41 INFO  : 'stop' command is executed.
21:04:41 INFO  : 'ps7_init' command is executed.
21:04:41 INFO  : 'ps7_post_config' command is executed.
21:04:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:42 INFO  : Memory regions updated for context APU
21:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:42 INFO  : 'con' command is executed.
21:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:04:42 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:05:24 INFO  : Disconnected from the channel tcfchan#12.
21:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:05:26 INFO  : 'fpga -state' command is executed.
21:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:05:26 INFO  : 'jtag frequency' command is executed.
21:05:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : 'stop' command is executed.
21:05:26 INFO  : 'ps7_init' command is executed.
21:05:26 INFO  : 'ps7_post_config' command is executed.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:27 INFO  : Memory regions updated for context APU
21:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : 'con' command is executed.
21:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:05:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:10:07 INFO  : Disconnected from the channel tcfchan#13.
21:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:10:08 INFO  : 'fpga -state' command is executed.
21:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:10:09 INFO  : 'jtag frequency' command is executed.
21:10:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:09 INFO  : Context for 'APU' is selected.
21:10:09 INFO  : 'stop' command is executed.
21:10:09 INFO  : 'ps7_init' command is executed.
21:10:09 INFO  : 'ps7_post_config' command is executed.
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:09 INFO  : Memory regions updated for context APU
21:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:09 INFO  : 'con' command is executed.
21:10:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:10:09 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:19:21 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin
21:19:21 INFO  : Creating new bif file F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\hello.bif
21:19:22 INFO  : Bootgen command execution is done.
22:43:08 INFO  : Disconnected from the channel tcfchan#14.
22:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:09 INFO  : 'fpga -state' command is executed.
22:43:15 INFO  : Memory regions updated for context APU
22:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:21 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:43:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:43:46 INFO  : 'fpga -state' command is executed.
22:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:46 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:43:46 INFO  : 'jtag frequency' command is executed.
22:43:46 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:46 INFO  : Context for 'APU' is selected.
22:43:46 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:43:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:46 INFO  : Context for 'APU' is selected.
22:43:46 INFO  : 'stop' command is executed.
22:43:47 INFO  : 'ps7_init' command is executed.
22:43:47 INFO  : 'ps7_post_config' command is executed.
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:47 INFO  : Memory regions updated for context APU
22:43:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:47 INFO  : 'con' command is executed.
22:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:43:47 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
22:47:27 INFO  : Disconnected from the channel tcfchan#15.
22:51:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:51:02 INFO  : 'fpga -state' command is executed.
22:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:51:02 INFO  : 'jtag frequency' command is executed.
22:51:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:02 INFO  : Context for 'APU' is selected.
22:51:02 INFO  : 'stop' command is executed.
22:51:03 INFO  : 'ps7_init' command is executed.
22:51:03 INFO  : 'ps7_post_config' command is executed.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:03 INFO  : Memory regions updated for context APU
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:03 INFO  : 'con' command is executed.
22:51:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:51:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
22:53:56 INFO  : Disconnected from the channel tcfchan#16.
22:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:53:57 INFO  : 'fpga -state' command is executed.
22:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:57 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:53:57 INFO  : 'jtag frequency' command is executed.
22:53:57 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:57 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:57 INFO  : Context for 'APU' is selected.
22:53:57 INFO  : 'stop' command is executed.
22:53:57 INFO  : 'ps7_init' command is executed.
22:53:57 INFO  : 'ps7_post_config' command is executed.
22:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:58 INFO  : Memory regions updated for context APU
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : 'con' command is executed.
22:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:53:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
23:31:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537712004000,  Project:1537701578000
23:31:38 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
23:31:57 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:32:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:32:02 INFO  : 
23:32:03 INFO  : 
23:32:05 INFO  : 
23:32:06 INFO  : Updating hardware inferred compiler options for Test.
23:32:07 INFO  : Updating hardware inferred compiler options for fsbl.
23:32:08 INFO  : Updating hardware inferred compiler options for hello.
23:32:08 INFO  : Clearing existing target manager status.
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
23:32:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:32:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
23:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:32:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:32:42 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:56:03 INFO  : Invoking Bootgen: bootgen -image Test.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\Test\bootimage\BOOT.bin -w on
23:56:04 INFO  : Bootgen command execution is done.
23:58:16 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
23:58:17 INFO  : Bootgen command execution is done.
23:59:33 INFO  : Disconnected from the channel tcfchan#17.
23:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:59:34 INFO  : 'fpga -state' command is executed.
23:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:59:35 INFO  : 'jtag frequency' command is executed.
23:59:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:35 INFO  : Context for 'APU' is selected.
23:59:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:35 INFO  : Context for 'APU' is selected.
23:59:35 INFO  : 'stop' command is executed.
23:59:35 INFO  : 'ps7_init' command is executed.
23:59:35 INFO  : 'ps7_post_config' command is executed.
23:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:36 INFO  : Memory regions updated for context APU
23:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:36 INFO  : 'con' command is executed.
23:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:59:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:02:52 INFO  : Disconnected from the channel tcfchan#18.
00:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:02:53 INFO  : 'fpga -state' command is executed.
00:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:02:54 INFO  : 'jtag frequency' command is executed.
00:02:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:54 INFO  : Context for 'APU' is selected.
00:02:54 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:02:54 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:54 INFO  : Context for 'APU' is selected.
00:02:54 INFO  : 'stop' command is executed.
00:02:54 INFO  : 'ps7_init' command is executed.
00:02:54 INFO  : 'ps7_post_config' command is executed.
00:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:54 INFO  : Memory regions updated for context APU
00:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:55 INFO  : 'con' command is executed.
00:02:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:02:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
00:22:28 INFO  : Disconnected from the channel tcfchan#19.
00:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:22:29 INFO  : 'fpga -state' command is executed.
00:22:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:29 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:22:29 INFO  : 'jtag frequency' command is executed.
00:22:29 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:22:29 INFO  : Context for 'APU' is selected.
00:22:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:22:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:22:29 INFO  : Context for 'APU' is selected.
00:22:29 INFO  : 'stop' command is executed.
00:22:29 INFO  : 'ps7_init' command is executed.
00:22:29 INFO  : 'ps7_post_config' command is executed.
00:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/fsbl/Debug/fsbl.elf
configparams force-mem-access 0
----------------End of Script----------------

00:22:30 INFO  : Memory regions updated for context APU
00:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:22:30 INFO  : 'con' command is executed.
00:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:22:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_fsbl.elf_on_local.tcl'
00:26:37 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
00:26:38 INFO  : Bootgen command execution is done.
00:34:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537716782000,  Project:1537712004000
00:34:45 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:35:32 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:35:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:35:37 INFO  : 
00:35:39 INFO  : 
00:35:41 INFO  : 
00:35:41 INFO  : Updating hardware inferred compiler options for Test.
00:35:42 INFO  : Updating hardware inferred compiler options for fsbl.
00:35:43 INFO  : Updating hardware inferred compiler options for hello.
00:35:43 INFO  : Clearing existing target manager status.
00:35:43 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
00:35:43 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
00:35:43 INFO  : Closing and re-opening the MSS file of ther project fsbl_bsp
00:35:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:35:50 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:37:34 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
00:37:35 INFO  : Bootgen command execution is done.
01:03:36 INFO  : Disconnected from the channel tcfchan#20.
16:18:22 INFO  : Registering command handlers for SDK TCF services
16:18:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
16:18:24 INFO  : XSCT server has started successfully.
16:18:25 INFO  : Successfully done setting XSCT server connection channel  
16:18:25 INFO  : Successfully done setting SDK workspace  
16:18:25 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
16:18:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:18:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537773306000,  Project:1537716782000
16:18:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
16:18:28 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:18:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:18:32 INFO  : 
16:18:34 INFO  : 
16:18:36 INFO  : 
16:18:37 INFO  : Updating hardware inferred compiler options for Test.
16:18:38 INFO  : Updating hardware inferred compiler options for fsbl.
16:18:38 INFO  : Updating hardware inferred compiler options for hello.
16:18:38 INFO  : Clearing existing target manager status.
16:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:19:23 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:20:26 INFO  : 'fpga -state' command is executed.
16:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:20:27 INFO  : 'jtag frequency' command is executed.
16:20:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:27 INFO  : Context for 'APU' is selected.
16:20:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:27 INFO  : Context for 'APU' is selected.
16:20:27 INFO  : 'stop' command is executed.
16:20:27 INFO  : 'ps7_init' command is executed.
16:20:27 INFO  : 'ps7_post_config' command is executed.
16:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:27 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:27 INFO  : Memory regions updated for context APU
16:20:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:27 INFO  : 'con' command is executed.
16:20:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:20:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:28:40 INFO  : Disconnected from the channel tcfchan#1.
16:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:28:41 INFO  : 'fpga -state' command is executed.
16:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:28:41 INFO  : 'jtag frequency' command is executed.
16:28:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:41 INFO  : Context for 'APU' is selected.
16:28:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:43 INFO  : Context for 'APU' is selected.
16:28:43 INFO  : 'stop' command is executed.
16:28:44 INFO  : 'ps7_init' command is executed.
16:28:44 INFO  : 'ps7_post_config' command is executed.
16:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:44 INFO  : Memory regions updated for context APU
16:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:44 INFO  : 'con' command is executed.
16:28:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:28:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:14:42 INFO  : Disconnected from the channel tcfchan#2.
22:48:21 INFO  : Registering command handlers for SDK TCF services
22:48:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
22:48:24 INFO  : XSCT server has started successfully.
22:48:24 INFO  : Successfully done setting XSCT server connection channel  
22:48:24 INFO  : Successfully done setting SDK workspace  
22:48:24 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:48:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:48:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1537969534000,  Project:1537773306000
22:48:27 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
22:48:27 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:48:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:48:32 INFO  : 
22:48:34 INFO  : 
22:48:36 INFO  : 
22:48:37 INFO  : Updating hardware inferred compiler options for Test.
22:48:37 INFO  : Updating hardware inferred compiler options for fsbl.
22:48:38 INFO  : Updating hardware inferred compiler options for hello.
22:48:38 INFO  : Clearing existing target manager status.
22:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
22:48:48 INFO  : 'fpga -state' command is executed.
22:48:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
22:48:48 INFO  : 'jtag frequency' command is executed.
22:48:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:48 INFO  : Context for 'APU' is selected.
22:48:48 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:48:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:48 INFO  : Context for 'APU' is selected.
22:48:48 INFO  : 'stop' command is executed.
22:48:49 INFO  : 'ps7_init' command is executed.
22:48:49 INFO  : 'ps7_post_config' command is executed.
22:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:49 INFO  : Memory regions updated for context APU
22:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:49 INFO  : 'con' command is executed.
22:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

22:48:49 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:06:30 INFO  : Disconnected from the channel tcfchan#1.
23:06:44 INFO  : Registering command handlers for SDK TCF services
23:06:44 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
23:06:46 INFO  : XSCT server has started successfully.
23:06:46 INFO  : Successfully done setting XSCT server connection channel  
23:06:46 INFO  : Successfully done setting SDK workspace  
23:06:46 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
23:06:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:12:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:12:34 INFO  : 'fpga -state' command is executed.
23:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:12:35 INFO  : 'jtag frequency' command is executed.
23:12:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:35 INFO  : Context for 'APU' is selected.
23:12:35 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:35 INFO  : Context for 'APU' is selected.
23:12:35 INFO  : 'stop' command is executed.
23:12:35 INFO  : 'ps7_init' command is executed.
23:12:35 INFO  : 'ps7_post_config' command is executed.
23:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:36 INFO  : Memory regions updated for context APU
23:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:36 INFO  : 'con' command is executed.
23:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:12:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:35:36 INFO  : Disconnected from the channel tcfchan#1.
23:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:35:37 INFO  : 'fpga -state' command is executed.
23:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:35:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:35:37 INFO  : 'jtag frequency' command is executed.
23:35:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:35:37 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:35:39 INFO  : Context for 'APU' is selected.
23:35:39 INFO  : 'stop' command is executed.
23:35:40 INFO  : 'ps7_init' command is executed.
23:35:40 INFO  : 'ps7_post_config' command is executed.
23:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:35:40 INFO  : Memory regions updated for context APU
23:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:35:40 INFO  : 'con' command is executed.
23:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:35:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:38:30 INFO  : Disconnected from the channel tcfchan#2.
23:40:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:40:05 INFO  : 'fpga -state' command is executed.
23:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:40:05 INFO  : 'jtag frequency' command is executed.
23:40:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:05 INFO  : Context for 'APU' is selected.
23:40:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:06 INFO  : Context for 'APU' is selected.
23:40:06 INFO  : 'stop' command is executed.
23:40:07 INFO  : 'ps7_init' command is executed.
23:40:07 INFO  : 'ps7_post_config' command is executed.
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:07 INFO  : Memory regions updated for context APU
23:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:08 INFO  : 'con' command is executed.
23:40:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:40:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
23:44:45 INFO  : Disconnected from the channel tcfchan#3.
23:44:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
23:44:46 INFO  : 'fpga -state' command is executed.
23:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
23:44:47 INFO  : 'jtag frequency' command is executed.
23:44:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:47 INFO  : Context for 'APU' is selected.
23:44:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:49 INFO  : Context for 'APU' is selected.
23:44:49 INFO  : 'stop' command is executed.
23:44:50 INFO  : 'ps7_init' command is executed.
23:44:50 INFO  : 'ps7_post_config' command is executed.
23:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:50 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:51 INFO  : Memory regions updated for context APU
23:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:51 INFO  : 'con' command is executed.
23:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

23:44:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:03:43 INFO  : Disconnected from the channel tcfchan#4.
00:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:03:44 INFO  : 'fpga -state' command is executed.
00:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:44 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:03:44 INFO  : 'jtag frequency' command is executed.
00:03:44 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:44 INFO  : Context for 'APU' is selected.
00:03:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:03:45 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:45 INFO  : Context for 'APU' is selected.
00:03:46 INFO  : 'stop' command is executed.
00:03:46 INFO  : 'ps7_init' command is executed.
00:03:46 INFO  : 'ps7_post_config' command is executed.
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:46 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:46 INFO  : Memory regions updated for context APU
00:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:46 INFO  : 'con' command is executed.
00:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:03:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:13:37 INFO  : Disconnected from the channel tcfchan#5.
00:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:13:38 INFO  : 'fpga -state' command is executed.
00:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:13:38 INFO  : 'jtag frequency' command is executed.
00:13:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:38 INFO  : Context for 'APU' is selected.
00:13:40 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:40 INFO  : Context for 'APU' is selected.
00:13:40 INFO  : 'stop' command is executed.
00:13:40 INFO  : 'ps7_init' command is executed.
00:13:40 INFO  : 'ps7_post_config' command is executed.
00:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:41 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:41 INFO  : Memory regions updated for context APU
00:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:41 INFO  : 'con' command is executed.
00:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:13:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:16:35 INFO  : Disconnected from the channel tcfchan#6.
00:16:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:16:36 INFO  : 'fpga -state' command is executed.
00:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:16:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:16:36 INFO  : 'jtag frequency' command is executed.
00:16:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:16:36 INFO  : Context for 'APU' is selected.
00:16:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
00:16:38 INFO  : Context for 'APU' is selected.
00:16:38 INFO  : 'stop' command is executed.
00:16:38 INFO  : 'ps7_init' command is executed.
00:16:38 INFO  : 'ps7_post_config' command is executed.
00:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
00:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:16:39 INFO  : Memory regions updated for context APU
00:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:16:39 INFO  : 'con' command is executed.
00:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:16:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:17:18 INFO  : Disconnected from the channel tcfchan#7.
00:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:17:19 INFO  : 'fpga -state' command is executed.
00:17:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:20 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:17:20 INFO  : 'jtag frequency' command is executed.
00:17:20 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:20 INFO  : Context for 'APU' is selected.
00:17:21 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:17:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:21 INFO  : Context for 'APU' is selected.
00:17:21 INFO  : 'stop' command is executed.
00:17:22 INFO  : 'ps7_init' command is executed.
00:17:22 INFO  : 'ps7_post_config' command is executed.
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:22 INFO  : Memory regions updated for context APU
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : 'con' command is executed.
00:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:17:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:19:17 INFO  : Disconnected from the channel tcfchan#8.
00:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:19:18 INFO  : 'fpga -state' command is executed.
00:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:19:18 INFO  : 'jtag frequency' command is executed.
00:19:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:18 INFO  : Context for 'APU' is selected.
00:19:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:20 INFO  : Context for 'APU' is selected.
00:19:21 INFO  : 'stop' command is executed.
00:19:21 INFO  : 'ps7_init' command is executed.
00:19:21 INFO  : 'ps7_post_config' command is executed.
00:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:22 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:22 INFO  : Memory regions updated for context APU
00:19:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:22 INFO  : 'con' command is executed.
00:19:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:19:22 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:35:58 INFO  : Disconnected from the channel tcfchan#9.
00:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:36:00 INFO  : 'fpga -state' command is executed.
00:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:36:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:36:00 INFO  : 'jtag frequency' command is executed.
00:36:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:36:00 INFO  : Context for 'APU' is selected.
00:36:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:36:02 INFO  : Context for 'APU' is selected.
00:36:02 INFO  : 'stop' command is executed.
00:36:02 INFO  : 'ps7_init' command is executed.
00:36:02 INFO  : 'ps7_post_config' command is executed.
00:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:02 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:36:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:36:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:36:03 INFO  : Memory regions updated for context APU
00:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:36:03 INFO  : 'con' command is executed.
00:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:36:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:06:59 INFO  : Disconnected from the channel tcfchan#10.
01:07:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:07:00 INFO  : 'fpga -state' command is executed.
01:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:07:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:07:01 INFO  : 'jtag frequency' command is executed.
01:07:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:07:01 INFO  : Context for 'APU' is selected.
01:07:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:07:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:07:03 INFO  : Context for 'APU' is selected.
01:07:03 INFO  : 'stop' command is executed.
01:07:03 INFO  : 'ps7_init' command is executed.
01:07:03 INFO  : 'ps7_post_config' command is executed.
01:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:04 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:07:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:07:04 INFO  : Memory regions updated for context APU
01:07:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:07:04 INFO  : 'con' command is executed.
01:07:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:07:04 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:26:40 INFO  : Disconnected from the channel tcfchan#11.
01:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:26:41 INFO  : 'fpga -state' command is executed.
01:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:26:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:26:42 INFO  : 'jtag frequency' command is executed.
01:26:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:26:42 INFO  : Context for 'APU' is selected.
01:26:43 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:26:43 INFO  : 'configparams force-mem-access 1' command is executed.
01:26:43 INFO  : Context for 'APU' is selected.
01:26:43 INFO  : 'stop' command is executed.
01:26:44 INFO  : 'ps7_init' command is executed.
01:26:44 INFO  : 'ps7_post_config' command is executed.
01:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:44 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
01:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:26:44 INFO  : Memory regions updated for context APU
01:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:26:44 INFO  : 'con' command is executed.
01:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:26:44 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:28:59 INFO  : Disconnected from the channel tcfchan#12.
01:29:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:29:00 INFO  : 'fpga -state' command is executed.
01:29:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:29:00 INFO  : 'jtag frequency' command is executed.
01:29:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:01 INFO  : Context for 'APU' is selected.
01:29:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:02 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:02 INFO  : Context for 'APU' is selected.
01:29:02 INFO  : 'stop' command is executed.
01:29:03 INFO  : 'ps7_init' command is executed.
01:29:03 INFO  : 'ps7_post_config' command is executed.
01:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:03 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:03 INFO  : Memory regions updated for context APU
01:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:03 INFO  : 'con' command is executed.
01:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:29:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:29:33 INFO  : Disconnected from the channel tcfchan#13.
01:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:29:34 INFO  : 'fpga -state' command is executed.
01:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:29:35 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:29:35 INFO  : 'jtag frequency' command is executed.
01:29:35 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:29:35 INFO  : Context for 'APU' is selected.
01:29:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:29:37 INFO  : Context for 'APU' is selected.
01:29:37 INFO  : 'stop' command is executed.
01:29:38 INFO  : 'ps7_init' command is executed.
01:29:38 INFO  : 'ps7_post_config' command is executed.
01:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:29:38 INFO  : Memory regions updated for context APU
01:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:29:38 INFO  : 'con' command is executed.
01:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:29:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:39:03 INFO  : Disconnected from the channel tcfchan#14.
01:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
01:39:04 INFO  : 'fpga -state' command is executed.
01:39:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:39:04 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
01:39:04 INFO  : 'jtag frequency' command is executed.
01:39:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:39:05 INFO  : Context for 'APU' is selected.
01:39:06 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:39:06 INFO  : Context for 'APU' is selected.
01:39:06 INFO  : 'stop' command is executed.
01:39:07 INFO  : 'ps7_init' command is executed.
01:39:07 INFO  : 'ps7_post_config' command is executed.
01:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:07 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
01:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

01:39:07 INFO  : Memory regions updated for context APU
01:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:39:07 INFO  : 'con' command is executed.
01:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

01:39:07 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
01:41:48 INFO  : Disconnected from the channel tcfchan#15.
09:57:17 INFO  : Registering command handlers for SDK TCF services
09:57:18 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
09:57:20 INFO  : XSCT server has started successfully.
09:57:21 INFO  : Successfully done setting XSCT server connection channel  
09:57:21 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
09:57:21 INFO  : Successfully done setting SDK workspace  
09:57:21 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
09:57:25 INFO  : 'fpga -state' command is executed.
09:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:25 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
09:57:25 INFO  : 'jtag frequency' command is executed.
09:57:25 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:25 INFO  : Context for 'APU' is selected.
09:57:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:25 INFO  : Context for 'APU' is selected.
09:57:25 INFO  : 'stop' command is executed.
09:57:25 INFO  : 'ps7_init' command is executed.
09:57:25 INFO  : 'ps7_post_config' command is executed.
09:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:26 INFO  : Memory regions updated for context APU
09:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:26 INFO  : 'con' command is executed.
09:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

09:57:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:10:48 INFO  : Disconnected from the channel tcfchan#1.
10:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
10:10:49 INFO  : 'fpga -state' command is executed.
10:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:49 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
10:10:49 INFO  : 'jtag frequency' command is executed.
10:10:49 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:10:49 INFO  : Context for 'APU' is selected.
10:10:51 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:10:51 INFO  : Context for 'APU' is selected.
10:10:51 INFO  : 'stop' command is executed.
10:10:52 INFO  : 'ps7_init' command is executed.
10:10:52 INFO  : 'ps7_post_config' command is executed.
10:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:10:53 INFO  : Memory regions updated for context APU
10:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:10:53 INFO  : 'con' command is executed.
10:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

10:10:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:14:14 INFO  : Disconnected from the channel tcfchan#2.
14:56:11 INFO  : Registering command handlers for SDK TCF services
14:56:11 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
14:56:13 INFO  : XSCT server has started successfully.
14:56:14 INFO  : Successfully done setting XSCT server connection channel  
14:56:14 INFO  : Successfully done setting SDK workspace  
14:56:14 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
14:56:14 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:56:38 INFO  : 'fpga -state' command is executed.
14:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:56:38 INFO  : 'jtag frequency' command is executed.
14:56:39 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:39 INFO  : Context for 'APU' is selected.
14:56:39 INFO  : 'stop' command is executed.
14:56:39 INFO  : 'ps7_init' command is executed.
14:56:39 INFO  : 'ps7_post_config' command is executed.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:39 INFO  : Memory regions updated for context APU
14:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:40 INFO  : 'con' command is executed.
14:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:56:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:57:19 INFO  : Disconnected from the channel tcfchan#1.
14:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:57:21 INFO  : 'fpga -state' command is executed.
14:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:21 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:57:21 INFO  : 'jtag frequency' command is executed.
14:57:21 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:21 INFO  : Context for 'APU' is selected.
14:57:22 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:22 INFO  : Context for 'APU' is selected.
14:57:22 INFO  : 'stop' command is executed.
14:57:23 INFO  : 'ps7_init' command is executed.
14:57:23 INFO  : 'ps7_post_config' command is executed.
14:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:23 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:23 INFO  : Memory regions updated for context APU
14:57:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:23 INFO  : 'con' command is executed.
14:57:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:57:23 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:58:06 INFO  : Disconnected from the channel tcfchan#2.
14:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:58:07 INFO  : 'fpga -state' command is executed.
14:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:58:08 INFO  : 'jtag frequency' command is executed.
14:58:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:08 INFO  : Context for 'APU' is selected.
14:58:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:58:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:09 INFO  : Context for 'APU' is selected.
14:58:09 INFO  : 'stop' command is executed.
14:58:10 INFO  : 'ps7_init' command is executed.
14:58:10 INFO  : 'ps7_post_config' command is executed.
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:10 INFO  : Memory regions updated for context APU
14:58:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:10 INFO  : 'con' command is executed.
14:58:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:58:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
14:58:59 INFO  : Disconnected from the channel tcfchan#3.
14:59:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
14:59:00 INFO  : 'fpga -state' command is executed.
14:59:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
14:59:00 INFO  : 'jtag frequency' command is executed.
14:59:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:00 INFO  : Context for 'APU' is selected.
14:59:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:02 INFO  : Context for 'APU' is selected.
14:59:02 INFO  : 'stop' command is executed.
14:59:03 INFO  : 'ps7_init' command is executed.
14:59:03 INFO  : 'ps7_post_config' command is executed.
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:03 INFO  : Memory regions updated for context APU
14:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:03 INFO  : 'con' command is executed.
14:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

14:59:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:21:06 INFO  : Disconnected from the channel tcfchan#4.
15:21:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:21:08 INFO  : 'fpga -state' command is executed.
15:21:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:08 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:21:08 INFO  : 'jtag frequency' command is executed.
15:21:08 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:08 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:09 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : 'stop' command is executed.
15:21:10 INFO  : 'ps7_init' command is executed.
15:21:10 INFO  : 'ps7_post_config' command is executed.
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:10 INFO  : Memory regions updated for context APU
15:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:10 INFO  : 'con' command is executed.
15:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:21:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:31:22 INFO  : Disconnected from the channel tcfchan#5.
15:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:31:23 INFO  : 'fpga -state' command is executed.
15:31:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:23 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:31:23 INFO  : 'jtag frequency' command is executed.
15:31:23 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:24 INFO  : Context for 'APU' is selected.
15:31:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:31:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:25 INFO  : Context for 'APU' is selected.
15:31:25 INFO  : 'stop' command is executed.
15:31:26 INFO  : 'ps7_init' command is executed.
15:31:26 INFO  : 'ps7_post_config' command is executed.
15:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:27 INFO  : Memory regions updated for context APU
15:31:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:27 INFO  : 'con' command is executed.
15:31:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:31:27 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
15:41:41 INFO  : Disconnected from the channel tcfchan#6.
15:41:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
15:41:42 INFO  : 'fpga -state' command is executed.
15:41:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:43 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
15:41:43 INFO  : 'jtag frequency' command is executed.
15:41:43 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:43 INFO  : Context for 'APU' is selected.
15:41:45 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:41:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:45 INFO  : Context for 'APU' is selected.
15:41:45 INFO  : 'stop' command is executed.
15:41:46 INFO  : 'ps7_init' command is executed.
15:41:46 INFO  : 'ps7_post_config' command is executed.
15:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:46 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:46 INFO  : Memory regions updated for context APU
15:41:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:46 INFO  : 'con' command is executed.
15:41:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

15:41:46 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:08:06 INFO  : Disconnected from the channel tcfchan#7.
16:08:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:08:07 INFO  : 'fpga -state' command is executed.
16:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:07 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:08:07 INFO  : 'jtag frequency' command is executed.
16:08:07 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:08 INFO  : Context for 'APU' is selected.
16:08:09 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:09 INFO  : Context for 'APU' is selected.
16:08:09 INFO  : 'stop' command is executed.
16:08:10 INFO  : 'ps7_init' command is executed.
16:08:10 INFO  : 'ps7_post_config' command is executed.
16:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:10 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:10 INFO  : Memory regions updated for context APU
16:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:10 INFO  : 'con' command is executed.
16:08:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:08:10 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:26:14 INFO  : Disconnected from the channel tcfchan#8.
16:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:26:15 INFO  : 'fpga -state' command is executed.
16:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:26:15 INFO  : 'jtag frequency' command is executed.
16:26:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:15 INFO  : Context for 'APU' is selected.
16:26:17 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:17 INFO  : Context for 'APU' is selected.
16:26:17 INFO  : 'stop' command is executed.
16:26:18 INFO  : 'ps7_init' command is executed.
16:26:18 INFO  : 'ps7_post_config' command is executed.
16:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:18 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:18 INFO  : Memory regions updated for context APU
16:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:18 INFO  : 'con' command is executed.
16:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:26:18 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:32:31 INFO  : Disconnected from the channel tcfchan#9.
16:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:36:37 INFO  : 'fpga -state' command is executed.
16:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:36:37 INFO  : 'jtag frequency' command is executed.
16:36:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:37 INFO  : Context for 'APU' is selected.
16:36:37 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:37 INFO  : Context for 'APU' is selected.
16:36:37 INFO  : 'stop' command is executed.
16:36:37 INFO  : 'ps7_init' command is executed.
16:36:37 INFO  : 'ps7_post_config' command is executed.
16:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:38 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:38 INFO  : Memory regions updated for context APU
16:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:38 INFO  : 'con' command is executed.
16:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:36:38 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:37:36 INFO  : Disconnected from the channel tcfchan#10.
16:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:38:01 INFO  : 'fpga -state' command is executed.
16:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:02 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:38:02 INFO  : 'jtag frequency' command is executed.
16:38:02 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:02 INFO  : Context for 'APU' is selected.
16:38:03 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:38:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:04 INFO  : Context for 'APU' is selected.
16:38:04 INFO  : 'stop' command is executed.
16:38:04 INFO  : 'ps7_init' command is executed.
16:38:04 INFO  : 'ps7_post_config' command is executed.
16:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:05 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:05 INFO  : Memory regions updated for context APU
16:38:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:05 INFO  : 'con' command is executed.
16:38:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:38:05 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:45:02 INFO  : Disconnected from the channel tcfchan#11.
16:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:45:03 INFO  : 'fpga -state' command is executed.
16:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:45:03 INFO  : 'jtag frequency' command is executed.
16:45:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:03 INFO  : Context for 'APU' is selected.
16:45:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:05 INFO  : Context for 'APU' is selected.
16:45:05 INFO  : 'stop' command is executed.
16:45:05 INFO  : 'ps7_init' command is executed.
16:45:05 INFO  : 'ps7_post_config' command is executed.
16:45:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:06 INFO  : Memory regions updated for context APU
16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : 'con' command is executed.
16:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:45:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:46:03 INFO  : Disconnected from the channel tcfchan#12.
16:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
16:47:38 INFO  : 'fpga -state' command is executed.
16:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:38 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
16:47:38 INFO  : 'jtag frequency' command is executed.
16:47:38 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:38 INFO  : Context for 'APU' is selected.
16:47:38 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:38 INFO  : Context for 'APU' is selected.
16:47:38 INFO  : 'stop' command is executed.
16:47:38 INFO  : 'ps7_init' command is executed.
16:47:38 INFO  : 'ps7_post_config' command is executed.
16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:39 INFO  : Memory regions updated for context APU
16:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:39 INFO  : 'con' command is executed.
16:47:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

16:47:39 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
16:47:59 INFO  : Disconnected from the channel tcfchan#13.
17:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:38:53 INFO  : 'fpga -state' command is executed.
17:38:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:53 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:38:53 INFO  : 'jtag frequency' command is executed.
17:38:53 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:53 INFO  : Context for 'APU' is selected.
17:38:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:38:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:54 INFO  : Context for 'APU' is selected.
17:38:54 INFO  : 'stop' command is executed.
17:38:54 INFO  : 'ps7_init' command is executed.
17:38:54 INFO  : 'ps7_post_config' command is executed.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:55 INFO  : Memory regions updated for context APU
17:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:55 INFO  : 'con' command is executed.
17:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:38:55 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:39:32 INFO  : Disconnected from the channel tcfchan#14.
17:40:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:40:27 INFO  : 'fpga -state' command is executed.
17:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:27 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:40:27 INFO  : 'jtag frequency' command is executed.
17:40:27 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:27 INFO  : Context for 'APU' is selected.
17:40:29 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:29 INFO  : Context for 'APU' is selected.
17:40:29 INFO  : 'stop' command is executed.
17:40:29 INFO  : 'ps7_init' command is executed.
17:40:29 INFO  : 'ps7_post_config' command is executed.
17:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:30 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:30 INFO  : Memory regions updated for context APU
17:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:30 INFO  : 'con' command is executed.
17:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:40:30 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:43:18 INFO  : Disconnected from the channel tcfchan#15.
17:46:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
17:46:12 INFO  : 'fpga -state' command is executed.
17:46:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
17:46:12 INFO  : 'jtag frequency' command is executed.
17:46:12 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:12 INFO  : Context for 'APU' is selected.
17:46:14 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:46:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:14 INFO  : Context for 'APU' is selected.
17:46:14 INFO  : 'stop' command is executed.
17:46:15 INFO  : 'ps7_init' command is executed.
17:46:15 INFO  : 'ps7_post_config' command is executed.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:15 INFO  : Memory regions updated for context APU
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : 'con' command is executed.
17:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

17:46:15 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
17:58:28 INFO  : Disconnected from the channel tcfchan#16.
18:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:01:36 INFO  : 'fpga -state' command is executed.
18:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:36 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:01:36 INFO  : 'jtag frequency' command is executed.
18:01:36 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:36 INFO  : Context for 'APU' is selected.
18:01:36 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:36 INFO  : Context for 'APU' is selected.
18:01:36 INFO  : 'stop' command is executed.
18:01:37 INFO  : 'ps7_init' command is executed.
18:01:37 INFO  : 'ps7_post_config' command is executed.
18:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:37 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:37 INFO  : Memory regions updated for context APU
18:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:37 INFO  : 'con' command is executed.
18:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:01:37 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:03:12 INFO  : Disconnected from the channel tcfchan#17.
18:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:03:13 INFO  : 'fpga -state' command is executed.
18:03:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:03:13 INFO  : 'jtag frequency' command is executed.
18:03:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:13 INFO  : Context for 'APU' is selected.
18:03:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:03:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:15 INFO  : Context for 'APU' is selected.
18:03:15 INFO  : 'stop' command is executed.
18:03:16 INFO  : 'ps7_init' command is executed.
18:03:16 INFO  : 'ps7_post_config' command is executed.
18:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:16 INFO  : Memory regions updated for context APU
18:03:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:16 INFO  : 'con' command is executed.
18:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:03:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:04:08 INFO  : Disconnected from the channel tcfchan#18.
18:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:04:10 INFO  : 'fpga -state' command is executed.
18:04:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:10 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:04:10 INFO  : 'jtag frequency' command is executed.
18:04:10 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:10 INFO  : Context for 'APU' is selected.
18:04:12 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:04:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:12 INFO  : Context for 'APU' is selected.
18:04:12 INFO  : 'stop' command is executed.
18:04:12 INFO  : 'ps7_init' command is executed.
18:04:12 INFO  : 'ps7_post_config' command is executed.
18:04:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:13 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:13 INFO  : Memory regions updated for context APU
18:04:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:13 INFO  : 'con' command is executed.
18:04:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:04:13 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:08:55 INFO  : Registering command handlers for SDK TCF services
18:08:56 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
18:08:58 INFO  : XSCT server has started successfully.
18:08:59 INFO  : Successfully done setting XSCT server connection channel  
18:08:59 INFO  : Successfully done setting SDK workspace  
18:08:59 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
18:08:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:10:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:10:41 INFO  : 'fpga -state' command is executed.
18:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:41 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:10:41 INFO  : 'jtag frequency' command is executed.
18:10:41 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:41 INFO  : Context for 'APU' is selected.
18:10:41 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:41 INFO  : Context for 'APU' is selected.
18:10:41 INFO  : 'stop' command is executed.
18:10:42 INFO  : 'ps7_init' command is executed.
18:10:42 INFO  : 'ps7_post_config' command is executed.
18:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:42 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:42 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:43 INFO  : Memory regions updated for context APU
18:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:43 INFO  : 'con' command is executed.
18:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:10:43 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:11:16 INFO  : Disconnected from the channel tcfchan#1.
18:11:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:11:17 INFO  : 'fpga -state' command is executed.
18:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:17 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:11:17 INFO  : 'jtag frequency' command is executed.
18:11:17 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:17 INFO  : Context for 'APU' is selected.
18:11:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:19 INFO  : Context for 'APU' is selected.
18:11:19 INFO  : 'stop' command is executed.
18:11:20 INFO  : 'ps7_init' command is executed.
18:11:20 INFO  : 'ps7_post_config' command is executed.
18:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:20 INFO  : Memory regions updated for context APU
18:11:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:20 INFO  : 'con' command is executed.
18:11:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:11:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:12:04 INFO  : Disconnected from the channel tcfchan#2.
18:12:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:12:18 INFO  : 'fpga -state' command is executed.
18:12:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:18 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:12:18 INFO  : 'jtag frequency' command is executed.
18:12:18 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:18 INFO  : Context for 'APU' is selected.
18:12:20 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:20 INFO  : Context for 'APU' is selected.
18:12:20 INFO  : 'stop' command is executed.
18:12:20 INFO  : 'ps7_init' command is executed.
18:12:20 INFO  : 'ps7_post_config' command is executed.
18:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:21 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:21 INFO  : Memory regions updated for context APU
18:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:21 INFO  : 'con' command is executed.
18:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:12:21 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:13:36 INFO  : Disconnected from the channel tcfchan#3.
18:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:13:37 INFO  : 'fpga -state' command is executed.
18:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:13:37 INFO  : 'jtag frequency' command is executed.
18:13:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:37 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:39 INFO  : Context for 'APU' is selected.
18:13:39 INFO  : 'stop' command is executed.
18:13:40 INFO  : 'ps7_init' command is executed.
18:13:40 INFO  : 'ps7_post_config' command is executed.
18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:40 INFO  : Memory regions updated for context APU
18:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:40 INFO  : 'con' command is executed.
18:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:13:40 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:18:15 INFO  : Disconnected from the channel tcfchan#4.
18:18:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:18:16 INFO  : 'fpga -state' command is executed.
18:18:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:16 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:18:16 INFO  : 'jtag frequency' command is executed.
18:18:16 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:16 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:18 INFO  : Context for 'APU' is selected.
18:18:18 INFO  : 'stop' command is executed.
18:18:18 INFO  : 'ps7_init' command is executed.
18:18:18 INFO  : 'ps7_post_config' command is executed.
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:19 INFO  : Memory regions updated for context APU
18:18:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:19 INFO  : 'con' command is executed.
18:18:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:19 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:18:46 INFO  : Disconnected from the channel tcfchan#5.
18:18:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:18:47 INFO  : 'fpga -state' command is executed.
18:18:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:47 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:18:47 INFO  : 'jtag frequency' command is executed.
18:18:47 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:47 INFO  : Context for 'APU' is selected.
18:18:49 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:18:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:49 INFO  : Context for 'APU' is selected.
18:18:49 INFO  : 'stop' command is executed.
18:18:49 INFO  : 'ps7_init' command is executed.
18:18:49 INFO  : 'ps7_post_config' command is executed.
18:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:49 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:50 INFO  : Memory regions updated for context APU
18:18:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:50 INFO  : 'con' command is executed.
18:18:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:18:50 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:19:24 INFO  : Disconnected from the channel tcfchan#6.
18:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:19:25 INFO  : 'fpga -state' command is executed.
18:19:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:19:26 INFO  : 'jtag frequency' command is executed.
18:19:26 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:26 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:27 INFO  : Context for 'APU' is selected.
18:19:27 INFO  : 'stop' command is executed.
18:19:28 INFO  : 'ps7_init' command is executed.
18:19:28 INFO  : 'ps7_post_config' command is executed.
18:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:28 INFO  : Memory regions updated for context APU
18:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:28 INFO  : 'con' command is executed.
18:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:19:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:23:07 INFO  : Disconnected from the channel tcfchan#7.
18:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:23:08 INFO  : 'fpga -state' command is executed.
18:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:23:09 INFO  : 'jtag frequency' command is executed.
18:23:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:09 INFO  : Context for 'APU' is selected.
18:23:10 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:10 INFO  : Context for 'APU' is selected.
18:23:11 INFO  : 'stop' command is executed.
18:23:11 INFO  : 'ps7_init' command is executed.
18:23:11 INFO  : 'ps7_post_config' command is executed.
18:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:11 INFO  : Memory regions updated for context APU
18:23:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:12 INFO  : 'con' command is executed.
18:23:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:23:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:23:21 INFO  : Disconnected from the channel tcfchan#8.
18:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:23:22 INFO  : 'fpga -state' command is executed.
18:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:23:22 INFO  : 'jtag frequency' command is executed.
18:23:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:23:22 INFO  : Context for 'APU' is selected.
18:23:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:23:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:24 INFO  : Context for 'APU' is selected.
18:23:24 INFO  : 'stop' command is executed.
18:23:24 INFO  : 'ps7_init' command is executed.
18:23:24 INFO  : 'ps7_post_config' command is executed.
18:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:25 INFO  : Memory regions updated for context APU
18:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:25 INFO  : 'con' command is executed.
18:23:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:23:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:25:29 INFO  : Disconnected from the channel tcfchan#9.
18:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:25:31 INFO  : 'fpga -state' command is executed.
18:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:31 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:25:31 INFO  : 'jtag frequency' command is executed.
18:25:31 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:31 INFO  : Context for 'APU' is selected.
18:25:32 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:25:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:25:32 INFO  : Context for 'APU' is selected.
18:25:32 INFO  : 'stop' command is executed.
18:25:33 INFO  : 'ps7_init' command is executed.
18:25:33 INFO  : 'ps7_post_config' command is executed.
18:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:33 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:25:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:25:33 INFO  : Memory regions updated for context APU
18:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:34 INFO  : 'con' command is executed.
18:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:25:34 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:36:03 INFO  : Disconnected from the channel tcfchan#10.
18:36:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:36:04 INFO  : 'fpga -state' command is executed.
18:36:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:05 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:36:05 INFO  : 'jtag frequency' command is executed.
18:36:05 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:05 INFO  : Context for 'APU' is selected.
18:36:07 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:36:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:07 INFO  : Context for 'APU' is selected.
18:36:07 INFO  : 'stop' command is executed.
18:36:08 INFO  : 'ps7_init' command is executed.
18:36:08 INFO  : 'ps7_post_config' command is executed.
18:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:08 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:08 INFO  : Memory regions updated for context APU
18:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:08 INFO  : 'con' command is executed.
18:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:36:08 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:46:35 INFO  : Disconnected from the channel tcfchan#11.
18:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:46:36 INFO  : 'fpga -state' command is executed.
18:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:37 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:46:37 INFO  : 'jtag frequency' command is executed.
18:46:37 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:37 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:46:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:39 INFO  : Context for 'APU' is selected.
18:46:39 INFO  : 'stop' command is executed.
18:46:40 INFO  : 'ps7_init' command is executed.
18:46:40 INFO  : 'ps7_post_config' command is executed.
18:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:40 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:41 INFO  : Memory regions updated for context APU
18:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:41 INFO  : 'con' command is executed.
18:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:46:41 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
18:47:02 INFO  : Disconnected from the channel tcfchan#12.
18:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
18:47:03 INFO  : 'fpga -state' command is executed.
18:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
18:47:03 INFO  : 'jtag frequency' command is executed.
18:47:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:47:03 INFO  : Context for 'APU' is selected.
18:47:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:47:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:05 INFO  : Context for 'APU' is selected.
18:47:05 INFO  : 'stop' command is executed.
18:47:05 INFO  : 'ps7_init' command is executed.
18:47:06 INFO  : 'ps7_post_config' command is executed.
18:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:06 INFO  : Memory regions updated for context APU
18:47:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:06 INFO  : 'con' command is executed.
18:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

18:47:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:10:53 INFO  : Disconnected from the channel tcfchan#13.
19:10:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:10:54 INFO  : 'fpga -state' command is executed.
19:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:54 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:10:54 INFO  : 'jtag frequency' command is executed.
19:10:54 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:54 INFO  : Context for 'APU' is selected.
19:10:56 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:56 INFO  : Context for 'APU' is selected.
19:10:56 INFO  : 'stop' command is executed.
19:10:57 INFO  : 'ps7_init' command is executed.
19:10:57 INFO  : 'ps7_post_config' command is executed.
19:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:57 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:57 INFO  : Memory regions updated for context APU
19:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:57 INFO  : 'con' command is executed.
19:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:10:57 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
19:11:47 INFO  : Disconnected from the channel tcfchan#14.
19:11:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
19:11:48 INFO  : 'fpga -state' command is executed.
19:11:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:48 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
19:11:48 INFO  : 'jtag frequency' command is executed.
19:11:48 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:48 INFO  : Context for 'APU' is selected.
19:11:50 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:50 INFO  : Context for 'APU' is selected.
19:11:50 INFO  : 'stop' command is executed.
19:11:50 INFO  : 'ps7_init' command is executed.
19:11:50 INFO  : 'ps7_post_config' command is executed.
19:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:11:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:51 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:51 INFO  : Memory regions updated for context APU
19:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:51 INFO  : 'con' command is executed.
19:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

19:11:51 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:20:41 INFO  : Disconnected from the channel tcfchan#15.
20:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:20:42 INFO  : 'fpga -state' command is executed.
20:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:20:42 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:20:42 INFO  : 'jtag frequency' command is executed.
20:20:42 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:20:42 INFO  : Context for 'APU' is selected.
20:20:44 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:20:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:20:44 INFO  : Context for 'APU' is selected.
20:20:44 INFO  : 'stop' command is executed.
20:20:45 INFO  : 'ps7_init' command is executed.
20:20:45 INFO  : 'ps7_post_config' command is executed.
20:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:45 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:45 INFO  : Memory regions updated for context APU
20:20:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:45 INFO  : 'con' command is executed.
20:20:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:20:45 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:21:50 INFO  : Disconnected from the channel tcfchan#16.
20:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:21:51 INFO  : 'fpga -state' command is executed.
20:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:51 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:21:51 INFO  : 'jtag frequency' command is executed.
20:21:51 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:51 INFO  : Context for 'APU' is selected.
20:21:53 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:53 INFO  : Context for 'APU' is selected.
20:21:53 INFO  : 'stop' command is executed.
20:21:54 INFO  : 'ps7_init' command is executed.
20:21:54 INFO  : 'ps7_post_config' command is executed.
20:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:54 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:54 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:54 INFO  : Memory regions updated for context APU
20:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:54 INFO  : 'con' command is executed.
20:21:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:21:54 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:22:13 INFO  : Disconnected from the channel tcfchan#17.
20:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:22:14 INFO  : 'fpga -state' command is executed.
20:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:22:15 INFO  : 'jtag frequency' command is executed.
20:22:15 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:15 INFO  : Context for 'APU' is selected.
20:22:16 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:22:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:16 INFO  : Context for 'APU' is selected.
20:22:16 INFO  : 'stop' command is executed.
20:22:17 INFO  : 'ps7_init' command is executed.
20:22:17 INFO  : 'ps7_post_config' command is executed.
20:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:17 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:17 INFO  : Memory regions updated for context APU
20:22:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:17 INFO  : 'con' command is executed.
20:22:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:22:17 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:23:13 INFO  : Disconnected from the channel tcfchan#18.
20:23:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:23:14 INFO  : 'fpga -state' command is executed.
20:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:14 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:23:14 INFO  : 'jtag frequency' command is executed.
20:23:14 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:14 INFO  : Context for 'APU' is selected.
20:23:15 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:15 INFO  : Context for 'APU' is selected.
20:23:16 INFO  : 'stop' command is executed.
20:23:16 INFO  : 'ps7_init' command is executed.
20:23:16 INFO  : 'ps7_post_config' command is executed.
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:16 INFO  : Memory regions updated for context APU
20:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:16 INFO  : 'con' command is executed.
20:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:23:16 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:24:59 INFO  : Disconnected from the channel tcfchan#19.
20:25:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:25:00 INFO  : 'fpga -state' command is executed.
20:25:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:01 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:25:01 INFO  : 'jtag frequency' command is executed.
20:25:01 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:01 INFO  : Context for 'APU' is selected.
20:25:02 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:25:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:02 INFO  : Context for 'APU' is selected.
20:25:02 INFO  : 'stop' command is executed.
20:25:03 INFO  : 'ps7_init' command is executed.
20:25:03 INFO  : 'ps7_post_config' command is executed.
20:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:03 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:03 INFO  : Memory regions updated for context APU
20:25:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:03 INFO  : 'con' command is executed.
20:25:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:25:03 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:32:54 INFO  : Disconnected from the channel tcfchan#20.
20:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:32:55 INFO  : 'fpga -state' command is executed.
20:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:55 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:32:55 INFO  : 'jtag frequency' command is executed.
20:32:55 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:55 INFO  : Context for 'APU' is selected.
20:32:57 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:32:57 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:57 INFO  : Context for 'APU' is selected.
20:32:57 INFO  : 'stop' command is executed.
20:32:58 INFO  : 'ps7_init' command is executed.
20:32:58 INFO  : 'ps7_post_config' command is executed.
20:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:58 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:58 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:58 INFO  : Memory regions updated for context APU
20:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:58 INFO  : 'con' command is executed.
20:32:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:32:58 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:33:49 INFO  : Disconnected from the channel tcfchan#21.
20:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:33:50 INFO  : 'fpga -state' command is executed.
20:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:50 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:33:50 INFO  : 'jtag frequency' command is executed.
20:33:50 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:50 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:52 INFO  : Context for 'APU' is selected.
20:33:52 INFO  : 'stop' command is executed.
20:33:52 INFO  : 'ps7_init' command is executed.
20:33:52 INFO  : 'ps7_post_config' command is executed.
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:53 INFO  : Memory regions updated for context APU
20:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:53 INFO  : 'con' command is executed.
20:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:33:53 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:41:08 INFO  : Disconnected from the channel tcfchan#22.
20:41:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:41:09 INFO  : 'fpga -state' command is executed.
20:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:09 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:41:09 INFO  : 'jtag frequency' command is executed.
20:41:09 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:09 INFO  : Context for 'APU' is selected.
20:41:11 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:41:11 INFO  : Context for 'APU' is selected.
20:41:11 INFO  : 'stop' command is executed.
20:41:11 INFO  : 'ps7_init' command is executed.
20:41:11 INFO  : 'ps7_post_config' command is executed.
20:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:11 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:41:12 INFO  : Memory regions updated for context APU
20:41:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:12 INFO  : 'con' command is executed.
20:41:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:41:12 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:42:22 INFO  : Disconnected from the channel tcfchan#23.
20:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:42:23 INFO  : 'fpga -state' command is executed.
20:42:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:42:24 INFO  : 'jtag frequency' command is executed.
20:42:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:42:24 INFO  : Context for 'APU' is selected.
20:42:25 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:42:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:25 INFO  : Context for 'APU' is selected.
20:42:26 INFO  : 'stop' command is executed.
20:42:26 INFO  : 'ps7_init' command is executed.
20:42:26 INFO  : 'ps7_post_config' command is executed.
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:26 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:26 INFO  : Memory regions updated for context APU
20:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:26 INFO  : 'con' command is executed.
20:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:42:26 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:43:02 INFO  : Disconnected from the channel tcfchan#24.
20:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:43:03 INFO  : 'fpga -state' command is executed.
20:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:03 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:43:03 INFO  : 'jtag frequency' command is executed.
20:43:03 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:03 INFO  : Context for 'APU' is selected.
20:43:05 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:43:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:05 INFO  : Context for 'APU' is selected.
20:43:05 INFO  : 'stop' command is executed.
20:43:06 INFO  : 'ps7_init' command is executed.
20:43:06 INFO  : 'ps7_post_config' command is executed.
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:06 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:06 INFO  : Memory regions updated for context APU
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:06 INFO  : 'con' command is executed.
20:43:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:43:06 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:49:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538042964000,  Project:1537969534000
20:49:30 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:49:52 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:49:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:49:57 INFO  : 
20:49:59 INFO  : 
20:50:01 INFO  : 
20:50:02 INFO  : Updating hardware inferred compiler options for Test.
20:50:03 INFO  : Updating hardware inferred compiler options for fsbl.
20:50:04 INFO  : Updating hardware inferred compiler options for hello.
20:50:04 INFO  : Clearing existing target manager status.
20:50:04 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:50:04 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:50:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:50:12 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:58:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538049420000,  Project:1538042964000
20:58:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:58:45 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:58:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:58:50 INFO  : 
20:58:52 INFO  : 
20:58:54 INFO  : 
20:58:55 INFO  : Updating hardware inferred compiler options for Test.
20:58:56 INFO  : Updating hardware inferred compiler options for fsbl.
20:58:57 INFO  : Updating hardware inferred compiler options for hello.
20:58:57 INFO  : Clearing existing target manager status.
20:58:57 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:58:57 INFO  : Closing and re-opening the MSS file of ther project hello_bsp
20:58:57 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:59:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:59:15 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:59:59 INFO  : Disconnected from the channel tcfchan#25.
21:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
21:00:00 INFO  : 'fpga -state' command is executed.
21:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:00 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
21:00:00 INFO  : 'jtag frequency' command is executed.
21:00:00 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:00:00 INFO  : Context for 'APU' is selected.
21:00:00 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:00:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:00:00 INFO  : Context for 'APU' is selected.
21:00:00 INFO  : 'stop' command is executed.
21:00:01 INFO  : 'ps7_init' command is executed.
21:00:01 INFO  : 'ps7_post_config' command is executed.
21:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:01 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:00:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:00:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

21:00:01 INFO  : Memory regions updated for context APU
21:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:00:02 INFO  : 'con' command is executed.
21:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

21:00:02 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
21:03:25 INFO  : Invoking Bootgen: bootgen -image hello.bif -arch zynq -o F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\hello\bootimage\BOOT.bin -w on
21:03:27 INFO  : Bootgen command execution is done.
21:07:25 INFO  : Disconnected from the channel tcfchan#26.
20:11:21 INFO  : Registering command handlers for SDK TCF services
20:11:22 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
20:11:24 INFO  : XSCT server has started successfully.
20:11:24 INFO  : Successfully done setting XSCT server connection channel  
20:11:24 INFO  : Successfully done setting SDK workspace  
20:11:24 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:11:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:11:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538128340000,  Project:1538049420000
20:11:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
20:11:27 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:11:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:11:31 INFO  : 
20:11:33 INFO  : 
20:11:36 INFO  : 
20:11:37 INFO  : Updating hardware inferred compiler options for Test.
20:11:37 INFO  : Updating hardware inferred compiler options for fsbl.
20:11:38 INFO  : Updating hardware inferred compiler options for hello.
20:11:38 INFO  : Clearing existing target manager status.
20:11:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:11:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:12:46 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:13:34 INFO  : 'fpga -state' command is executed.
20:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:13:34 INFO  : 'jtag frequency' command is executed.
20:13:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:34 INFO  : Context for 'APU' is selected.
20:13:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:34 INFO  : Context for 'APU' is selected.
20:13:34 INFO  : 'stop' command is executed.
20:13:35 INFO  : 'ps7_init' command is executed.
20:13:35 INFO  : 'ps7_post_config' command is executed.
20:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:35 INFO  : Memory regions updated for context APU
20:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:36 INFO  : 'con' command is executed.
20:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:13:36 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:14:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:14:18 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:23 INFO  : Disconnected from the channel tcfchan#1.
20:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:14:24 INFO  : 'fpga -state' command is executed.
20:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:24 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:14:24 INFO  : 'jtag frequency' command is executed.
20:14:24 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:24 INFO  : Context for 'APU' is selected.
20:14:26 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:14:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:26 INFO  : Context for 'APU' is selected.
20:14:26 INFO  : 'stop' command is executed.
20:14:27 INFO  : 'ps7_init' command is executed.
20:14:27 INFO  : 'ps7_post_config' command is executed.
20:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:28 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:28 INFO  : Memory regions updated for context APU
20:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:28 INFO  : 'con' command is executed.
20:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:14:28 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:14:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:14:46 INFO  : FPGA configured successfully with bitstream "F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:18 INFO  : Disconnected from the channel tcfchan#2.
20:15:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
20:15:19 INFO  : 'fpga -state' command is executed.
20:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
20:15:19 INFO  : 'jtag frequency' command is executed.
20:15:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:19 INFO  : Context for 'APU' is selected.
20:15:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:19 INFO  : Context for 'APU' is selected.
20:15:19 INFO  : 'stop' command is executed.
20:15:20 INFO  : 'ps7_init' command is executed.
20:15:20 INFO  : 'ps7_post_config' command is executed.
20:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:20 INFO  : Memory regions updated for context APU
20:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:20 INFO  : 'con' command is executed.
20:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

20:15:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:16:35 INFO  : Disconnected from the channel tcfchan#3.
00:30:32 INFO  : Registering command handlers for SDK TCF services
00:30:32 INFO  : Launching XSCT server: xsct.bat -interactive F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\temp_xsdb_launch_script.tcl
00:30:41 INFO  : XSCT server has started successfully.
00:30:41 INFO  : Successfully done setting XSCT server connection channel  
00:30:42 INFO  : Successfully done setting SDK workspace  
00:30:42 INFO  : Processing command line option -hwspec F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
00:30:42 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
00:30:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1538492782000,  Project:1538128340000
00:30:44 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf.
00:30:44 INFO  : Copied contents of F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:30:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:30:49 INFO  : 
00:30:51 INFO  : 
00:30:53 INFO  : 
00:30:53 INFO  : Updating hardware inferred compiler options for Test.
00:30:54 INFO  : Updating hardware inferred compiler options for fsbl.
00:30:55 INFO  : Updating hardware inferred compiler options for hello.
00:30:55 INFO  : Clearing existing target manager status.
00:30:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:31:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:38:19 INFO  : 'fpga -state' command is executed.
00:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:19 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:38:19 INFO  : 'jtag frequency' command is executed.
00:38:19 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:38:19 INFO  : Context for 'APU' is selected.
00:38:19 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
00:38:19 INFO  : Context for 'APU' is selected.
00:38:19 INFO  : 'stop' command is executed.
00:38:19 INFO  : 'ps7_init' command is executed.
00:38:19 INFO  : 'ps7_post_config' command is executed.
00:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:20 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:38:20 INFO  : Memory regions updated for context APU
00:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:38:20 INFO  : 'con' command is executed.
00:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:38:20 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:40:21 INFO  : Disconnected from the channel tcfchan#1.
00:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:40:22 INFO  : 'fpga -state' command is executed.
00:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:40:22 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:40:22 INFO  : 'jtag frequency' command is executed.
00:40:22 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:40:22 INFO  : Context for 'APU' is selected.
00:40:24 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:40:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:40:24 INFO  : Context for 'APU' is selected.
00:40:24 INFO  : 'stop' command is executed.
00:40:24 INFO  : 'ps7_init' command is executed.
00:40:24 INFO  : 'ps7_post_config' command is executed.
00:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:25 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:40:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:40:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:40:25 INFO  : Memory regions updated for context APU
00:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:40:25 INFO  : 'con' command is executed.
00:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:40:25 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:41:57 INFO  : Disconnected from the channel tcfchan#2.
00:41:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:41:58 INFO  : 'fpga -state' command is executed.
00:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:59 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:41:59 INFO  : 'jtag frequency' command is executed.
00:41:59 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:59 INFO  : Context for 'APU' is selected.
00:41:59 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:59 INFO  : Context for 'APU' is selected.
00:41:59 INFO  : 'stop' command is executed.
00:41:59 INFO  : 'ps7_init' command is executed.
00:41:59 INFO  : 'ps7_post_config' command is executed.
00:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:59 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:59 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:59 INFO  : Memory regions updated for context APU
00:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:00 INFO  : 'con' command is executed.
00:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:42:00 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:43:33 INFO  : Disconnected from the channel tcfchan#3.
00:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:43:34 INFO  : 'fpga -state' command is executed.
00:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:34 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:43:34 INFO  : 'jtag frequency' command is executed.
00:43:34 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:34 INFO  : Context for 'APU' is selected.
00:43:34 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:34 INFO  : Context for 'APU' is selected.
00:43:34 INFO  : 'stop' command is executed.
00:43:34 INFO  : 'ps7_init' command is executed.
00:43:34 INFO  : 'ps7_post_config' command is executed.
00:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:35 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:35 INFO  : Memory regions updated for context APU
00:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:35 INFO  : 'con' command is executed.
00:43:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:43:35 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:44:12 INFO  : Disconnected from the channel tcfchan#4.
00:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7" && level==0} -index 1' command is executed.
00:44:13 INFO  : 'fpga -state' command is executed.
00:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:13 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1F2A7' is selected.
00:44:13 INFO  : 'jtag frequency' command is executed.
00:44:13 INFO  : Sourcing of 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:13 INFO  : Context for 'APU' is selected.
00:44:13 INFO  : Hardware design information is loaded from 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:44:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:13 INFO  : Context for 'APU' is selected.
00:44:13 INFO  : 'stop' command is executed.
00:44:14 INFO  : 'ps7_init' command is executed.
00:44:14 INFO  : 'ps7_post_config' command is executed.
00:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:14 INFO  : The application 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
loadhw -hw F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
dow F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:14 INFO  : Memory regions updated for context APU
00:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:14 INFO  : 'con' command is executed.
00:44:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1F2A7"} -index 0
con
----------------End of Script----------------

00:44:14 INFO  : Launch script is exported to file 'F:\Git\DigitalViolin\ZynqBoard\Zynq7020\Zynq7020.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
00:47:53 INFO  : Disconnected from the channel tcfchan#5.
