{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574910780187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574910780188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 19:13:00 2019 " "Processing started: Wed Nov 27 19:13:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574910780188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910780188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910780189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574910780488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574910780489 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(2) " "Verilog HDL syntax warning at Counter.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(3) " "Verilog HDL syntax warning at Counter.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(4) " "Verilog HDL syntax warning at Counter.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(5) " "Verilog HDL syntax warning at Counter.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(6) " "Verilog HDL syntax warning at Counter.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(7) " "Verilog HDL syntax warning at Counter.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(8) " "Verilog HDL syntax warning at Counter.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798598 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(9) " "Verilog HDL syntax warning at Counter.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(10) " "Verilog HDL syntax warning at Counter.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(11) " "Verilog HDL syntax warning at Counter.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(12) " "Verilog HDL syntax warning at Counter.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(13) " "Verilog HDL syntax warning at Counter.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(14) " "Verilog HDL syntax warning at Counter.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(15) " "Verilog HDL syntax warning at Counter.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(16) " "Verilog HDL syntax warning at Counter.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(17) " "Verilog HDL syntax warning at Counter.sv(17): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798599 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Counter.sv(18) " "Verilog HDL syntax warning at Counter.sv(18): extra block comment delimiter characters /* within block comment" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 18 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798606 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(2) " "Verilog HDL syntax warning at Comparator.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798607 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(3) " "Verilog HDL syntax warning at Comparator.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798607 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(4) " "Verilog HDL syntax warning at Comparator.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798607 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(5) " "Verilog HDL syntax warning at Comparator.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798607 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(6) " "Verilog HDL syntax warning at Comparator.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798607 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(7) " "Verilog HDL syntax warning at Comparator.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798608 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(8) " "Verilog HDL syntax warning at Comparator.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798608 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(9) " "Verilog HDL syntax warning at Comparator.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798608 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(10) " "Verilog HDL syntax warning at Comparator.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798614 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(11) " "Verilog HDL syntax warning at Comparator.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798615 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(12) " "Verilog HDL syntax warning at Comparator.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798615 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(13) " "Verilog HDL syntax warning at Comparator.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798615 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(14) " "Verilog HDL syntax warning at Comparator.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798615 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(15) " "Verilog HDL syntax warning at Comparator.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798615 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(16) " "Verilog HDL syntax warning at Comparator.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798615 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(17) " "Verilog HDL syntax warning at Comparator.sv(17): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Comparator.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798616 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(2) " "Verilog HDL syntax warning at NES_driver.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(3) " "Verilog HDL syntax warning at NES_driver.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(4) " "Verilog HDL syntax warning at NES_driver.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(5) " "Verilog HDL syntax warning at NES_driver.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(6) " "Verilog HDL syntax warning at NES_driver.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(7) " "Verilog HDL syntax warning at NES_driver.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(8) " "Verilog HDL syntax warning at NES_driver.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(9) " "Verilog HDL syntax warning at NES_driver.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(10) " "Verilog HDL syntax warning at NES_driver.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(11) " "Verilog HDL syntax warning at NES_driver.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798618 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(12) " "Verilog HDL syntax warning at NES_driver.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798618 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(13) " "Verilog HDL syntax warning at NES_driver.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798618 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(14) " "Verilog HDL syntax warning at NES_driver.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798618 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(15) " "Verilog HDL syntax warning at NES_driver.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798618 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(16) " "Verilog HDL syntax warning at NES_driver.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798618 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_driver.sv(17) " "Verilog HDL syntax warning at NES_driver.sv(17): extra block comment delimiter characters /* within block comment" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NES_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file NES_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_driver " "Found entity 1: NES_driver" {  } { { "NES_driver.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798619 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(2) " "Verilog HDL syntax warning at Final_Project.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798620 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(3) " "Verilog HDL syntax warning at Final_Project.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798620 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(4) " "Verilog HDL syntax warning at Final_Project.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798620 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(5) " "Verilog HDL syntax warning at Final_Project.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798620 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(6) " "Verilog HDL syntax warning at Final_Project.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798620 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(7) " "Verilog HDL syntax warning at Final_Project.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798620 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(8) " "Verilog HDL syntax warning at Final_Project.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798620 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(9) " "Verilog HDL syntax warning at Final_Project.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(10) " "Verilog HDL syntax warning at Final_Project.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(11) " "Verilog HDL syntax warning at Final_Project.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(12) " "Verilog HDL syntax warning at Final_Project.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(13) " "Verilog HDL syntax warning at Final_Project.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(14) " "Verilog HDL syntax warning at Final_Project.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(15) " "Verilog HDL syntax warning at Final_Project.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(16) " "Verilog HDL syntax warning at Final_Project.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798621 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(17) " "Verilog HDL syntax warning at Final_Project.sv(17): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798622 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Final_Project.sv(18) " "Verilog HDL syntax warning at Final_Project.sv(18): extra block comment delimiter characters /* within block comment" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 18 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Final_Project.sv 1 1 " "Found 1 design units, including 1 entities, in source file Final_Project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798625 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(2) " "Verilog HDL syntax warning at shift_register.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798626 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(3) " "Verilog HDL syntax warning at shift_register.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798626 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(4) " "Verilog HDL syntax warning at shift_register.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798626 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(5) " "Verilog HDL syntax warning at shift_register.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798626 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(6) " "Verilog HDL syntax warning at shift_register.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798626 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(7) " "Verilog HDL syntax warning at shift_register.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798627 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(8) " "Verilog HDL syntax warning at shift_register.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798627 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(9) " "Verilog HDL syntax warning at shift_register.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798627 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(10) " "Verilog HDL syntax warning at shift_register.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798627 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(11) " "Verilog HDL syntax warning at shift_register.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798627 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(12) " "Verilog HDL syntax warning at shift_register.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798638 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(13) " "Verilog HDL syntax warning at shift_register.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798638 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(14) " "Verilog HDL syntax warning at shift_register.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798638 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(15) " "Verilog HDL syntax warning at shift_register.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798638 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "shift_register.sv(16) " "Verilog HDL syntax warning at shift_register.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/shift_register.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798639 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(2) " "Verilog HDL syntax warning at Synchronizer.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798639 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(3) " "Verilog HDL syntax warning at Synchronizer.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798639 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(4) " "Verilog HDL syntax warning at Synchronizer.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(5) " "Verilog HDL syntax warning at Synchronizer.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(6) " "Verilog HDL syntax warning at Synchronizer.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(7) " "Verilog HDL syntax warning at Synchronizer.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(8) " "Verilog HDL syntax warning at Synchronizer.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(9) " "Verilog HDL syntax warning at Synchronizer.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(10) " "Verilog HDL syntax warning at Synchronizer.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(11) " "Verilog HDL syntax warning at Synchronizer.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(12) " "Verilog HDL syntax warning at Synchronizer.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(13) " "Verilog HDL syntax warning at Synchronizer.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(14) " "Verilog HDL syntax warning at Synchronizer.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(15) " "Verilog HDL syntax warning at Synchronizer.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798640 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Synchronizer.sv(16) " "Verilog HDL syntax warning at Synchronizer.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file Synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "Synchronizer.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Synchronizer.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798643 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(2) " "Verilog HDL syntax warning at NES_Controller.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798644 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(3) " "Verilog HDL syntax warning at NES_Controller.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798644 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(4) " "Verilog HDL syntax warning at NES_Controller.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798644 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(5) " "Verilog HDL syntax warning at NES_Controller.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798644 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(6) " "Verilog HDL syntax warning at NES_Controller.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798644 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(7) " "Verilog HDL syntax warning at NES_Controller.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(8) " "Verilog HDL syntax warning at NES_Controller.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(9) " "Verilog HDL syntax warning at NES_Controller.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(10) " "Verilog HDL syntax warning at NES_Controller.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(11) " "Verilog HDL syntax warning at NES_Controller.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(12) " "Verilog HDL syntax warning at NES_Controller.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(13) " "Verilog HDL syntax warning at NES_Controller.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(14) " "Verilog HDL syntax warning at NES_Controller.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(15) " "Verilog HDL syntax warning at NES_Controller.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798645 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(16) " "Verilog HDL syntax warning at NES_Controller.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798646 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "NES_Controller.sv(17) " "Verilog HDL syntax warning at NES_Controller.sv(17): extra block comment delimiter characters /* within block comment" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NES_Controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file NES_Controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_Controller " "Found entity 1: NES_Controller" {  } { { "NES_Controller.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_Controller.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "PS2_test.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798651 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(2) " "Verilog HDL syntax warning at Count_Block.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798652 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(3) " "Verilog HDL syntax warning at Count_Block.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798652 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(4) " "Verilog HDL syntax warning at Count_Block.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798652 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(5) " "Verilog HDL syntax warning at Count_Block.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798652 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(6) " "Verilog HDL syntax warning at Count_Block.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(7) " "Verilog HDL syntax warning at Count_Block.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(8) " "Verilog HDL syntax warning at Count_Block.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(9) " "Verilog HDL syntax warning at Count_Block.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(10) " "Verilog HDL syntax warning at Count_Block.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(11) " "Verilog HDL syntax warning at Count_Block.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(12) " "Verilog HDL syntax warning at Count_Block.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(13) " "Verilog HDL syntax warning at Count_Block.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(14) " "Verilog HDL syntax warning at Count_Block.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798653 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(15) " "Verilog HDL syntax warning at Count_Block.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798654 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(16) " "Verilog HDL syntax warning at Count_Block.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798654 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Count_Block.sv(17) " "Verilog HDL syntax warning at Count_Block.sv(17): extra block comment delimiter characters /* within block comment" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Count_Block.sv 1 1 " "Found 1 design units, including 1 entities, in source file Count_Block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Count_Block " "Found entity 1: Count_Block" {  } { { "Count_Block.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Count_Block.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_test " "Found entity 1: counter_test" {  } { { "counter_test.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/counter_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798658 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(2) " "Verilog HDL syntax warning at PS2_decoder.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(3) " "Verilog HDL syntax warning at PS2_decoder.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(4) " "Verilog HDL syntax warning at PS2_decoder.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(5) " "Verilog HDL syntax warning at PS2_decoder.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(6) " "Verilog HDL syntax warning at PS2_decoder.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(7) " "Verilog HDL syntax warning at PS2_decoder.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(8) " "Verilog HDL syntax warning at PS2_decoder.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(9) " "Verilog HDL syntax warning at PS2_decoder.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798660 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(10) " "Verilog HDL syntax warning at PS2_decoder.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(11) " "Verilog HDL syntax warning at PS2_decoder.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(12) " "Verilog HDL syntax warning at PS2_decoder.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(13) " "Verilog HDL syntax warning at PS2_decoder.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(14) " "Verilog HDL syntax warning at PS2_decoder.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(15) " "Verilog HDL syntax warning at PS2_decoder.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(16) " "Verilog HDL syntax warning at PS2_decoder.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2_decoder.sv(17) " "Verilog HDL syntax warning at PS2_decoder.sv(17): extra block comment delimiter characters /* within block comment" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 17 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file PS2_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_decoder " "Found entity 1: PS2_decoder" {  } { { "PS2_decoder.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2_decoder.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910798662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574910798851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_driver NES_driver:inst " "Elaborating entity \"NES_driver\" for hierarchy \"NES_driver:inst\"" {  } { { "Final_Project.sv" "inst" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register NES_driver:inst\|shift_register:shift " "Elaborating entity \"shift_register\" for hierarchy \"NES_driver:inst\|shift_register:shift\"" {  } { { "NES_driver.sv" "shift" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter NES_driver:inst\|Counter:count " "Elaborating entity \"Counter\" for hierarchy \"NES_driver:inst\|Counter:count\"" {  } { { "NES_driver.sv" "count" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.sv(27) " "Verilog HDL assignment warning at Counter.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "Counter.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Counter.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574910798906 "|Final_Project|NES_driver:inst|Counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator NES_driver:inst\|Comparator:c " "Elaborating entity \"Comparator\" for hierarchy \"NES_driver:inst\|Comparator:c\"" {  } { { "NES_driver.sv" "c" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798911 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(2) " "Verilog HDL syntax warning at register.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798920 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(3) " "Verilog HDL syntax warning at register.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798920 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(4) " "Verilog HDL syntax warning at register.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798920 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(5) " "Verilog HDL syntax warning at register.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(6) " "Verilog HDL syntax warning at register.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(7) " "Verilog HDL syntax warning at register.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(8) " "Verilog HDL syntax warning at register.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(9) " "Verilog HDL syntax warning at register.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(10) " "Verilog HDL syntax warning at register.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(11) " "Verilog HDL syntax warning at register.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(12) " "Verilog HDL syntax warning at register.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(13) " "Verilog HDL syntax warning at register.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798921 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(14) " "Verilog HDL syntax warning at register.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798922 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "register.sv(15) " "Verilog HDL syntax warning at register.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798922 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.sv 1 1 " "Using design file register.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/register.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574910798922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register NES_driver:inst\|register:regist " "Elaborating entity \"register\" for hierarchy \"NES_driver:inst\|register:regist\"" {  } { { "NES_driver.sv" "regist" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer NES_driver:inst\|Synchronizer:sync " "Elaborating entity \"Synchronizer\" for hierarchy \"NES_driver:inst\|Synchronizer:sync\"" {  } { { "NES_driver.sv" "sync" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/NES_driver.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES_Controller NES_Controller:inst2 " "Elaborating entity \"NES_Controller\" for hierarchy \"NES_Controller:inst2\"" {  } { { "Final_Project.sv" "inst2" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798933 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(2) " "Verilog HDL syntax warning at PS2FSM.sv(2): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 2 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798943 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(3) " "Verilog HDL syntax warning at PS2FSM.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798943 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(4) " "Verilog HDL syntax warning at PS2FSM.sv(4): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 4 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798943 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(5) " "Verilog HDL syntax warning at PS2FSM.sv(5): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 5 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798943 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(6) " "Verilog HDL syntax warning at PS2FSM.sv(6): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 6 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798943 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(7) " "Verilog HDL syntax warning at PS2FSM.sv(7): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 7 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798943 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(8) " "Verilog HDL syntax warning at PS2FSM.sv(8): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 8 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798943 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(9) " "Verilog HDL syntax warning at PS2FSM.sv(9): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 9 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(10) " "Verilog HDL syntax warning at PS2FSM.sv(10): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 10 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(11) " "Verilog HDL syntax warning at PS2FSM.sv(11): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 11 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(12) " "Verilog HDL syntax warning at PS2FSM.sv(12): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 12 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(13) " "Verilog HDL syntax warning at PS2FSM.sv(13): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 13 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(14) " "Verilog HDL syntax warning at PS2FSM.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(15) " "Verilog HDL syntax warning at PS2FSM.sv(15): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 15 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "PS2FSM.sv(16) " "Verilog HDL syntax warning at PS2FSM.sv(16): extra block comment delimiter characters /* within block comment" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 16 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1574910798944 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2FSM.sv(37) " "Verilog HDL information at PS2FSM.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574910798945 ""}
{ "Warning" "WSGN_SEARCH_FILE" "PS2FSM.sv 1 1 " "Using design file PS2FSM.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2FSM " "Found entity 1: PS2FSM" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574910798945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574910798945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2FSM PS2FSM:ps2keyboard " "Elaborating entity \"PS2FSM\" for hierarchy \"PS2FSM:ps2keyboard\"" {  } { { "Final_Project.sv" "ps2keyboard" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2FSM.sv(48) " "Verilog HDL assignment warning at PS2FSM.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574910798948 "|Final_Project|PS2FSM:ps2keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2FSM.sv(67) " "Verilog HDL assignment warning at PS2FSM.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574910798949 "|Final_Project|PS2FSM:ps2keyboard"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PS2FSM.sv(95) " "Verilog HDL assignment warning at PS2FSM.sv(95): truncated value with size 32 to match size of target (4)" {  } { { "PS2FSM.sv" "" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/PS2FSM.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574910798949 "|Final_Project|PS2FSM:ps2keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_decoder PS2_decoder:decode " "Elaborating entity \"PS2_decoder\" for hierarchy \"PS2_decoder:decode\"" {  } { { "Final_Project.sv" "decode" { Text "/home/thomas/Documents/classes/ECE271_Final_Design_Project/Final_Project.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910798980 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574910800130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574910800329 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574910800957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574910801109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574910801109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574910801245 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574910801245 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574910801245 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574910801245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/thomas/Documents/classes/ECE271_Final_Design_Project/output_files/Final_Project.map.smsg " "Generated suppressed messages file /home/thomas/Documents/classes/ECE271_Final_Design_Project/output_files/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910801259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 181 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574910801265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 19:13:21 2019 " "Processing ended: Wed Nov 27 19:13:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574910801265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574910801265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574910801265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574910801265 ""}
