

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J'
================================================================
* Date:           Sat Mar 25 11:23:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      151|      151|  1.510 us|  1.510 us|  151|  151|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_KERN_I_KERN_J  |      149|      149|         4|          1|          1|   147|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    197|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     70|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|     115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     115|    384|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_2ns_7ns_8_1_1_U58  |mul_2ns_7ns_8_1_1  |        0|   0|  0|  33|    0|
    |mux_73_16_1_1_U59      |mux_73_16_1_1      |        0|   0|  0|  37|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  70|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_8ns_6ns_6ns_6ns_13_1_1_U60  |ama_addmuladd_8ns_6ns_6ns_6ns_13_1_1  |  (i0 + i1) * i2 + i3|
    |mac_muladd_16s_16s_29ns_29_1_1_U61        |mac_muladd_16s_16s_29ns_29_1_1        |         i0 + i1 * i2|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1319_1_fu_511_p2   |         +|   0|  0|   7|           7|           7|
    |add_ln1319_fu_362_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln52_7_fu_305_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln52_fu_320_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln55_1_fu_456_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln55_fu_394_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln59_fu_450_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln61_fu_444_p2       |         +|   0|  0|  14|           6|           6|
    |empty_fu_293_p2          |         +|   0|  0|  14|           6|           6|
    |p_mid1_fu_418_p2         |         +|   0|  0|  14|           6|           6|
    |sub_ln1319_1_fu_500_p2   |         -|   0|  0|   7|           7|           7|
    |and_ln52_fu_388_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln52_fu_299_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln55_fu_326_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln59_fu_382_p2      |      icmp|   0|  0|   8|           3|           2|
    |or_ln55_fu_400_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln52_1_fu_340_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln52_2_fu_368_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln52_fu_332_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln55_1_fu_424_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln55_2_fu_432_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln55_3_fu_462_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln55_fu_406_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_376_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 197|          89|          85|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_chan_load              |   9|          2|    2|          4|
    |ap_sig_allocacmp_i_2                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |chan_fu_112                             |   9|          2|    2|          4|
    |i_fu_104                                |   9|          2|    3|          6|
    |indvar_flatten20_fu_116                 |   9|          2|    8|         16|
    |indvar_flatten_fu_108                   |   9|          2|    6|         12|
    |j_fu_100                                |   9|          2|    3|          6|
    |lhs_fu_96                               |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln1319_reg_660                   |   7|   0|    7|          0|
    |add_ln61_reg_681                     |   6|   0|    6|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |chan_fu_112                          |   2|   0|    2|          0|
    |i_fu_104                             |   3|   0|    3|          0|
    |icmp_ln52_reg_651                    |   1|   0|    1|          0|
    |icmp_ln52_reg_651_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten20_fu_116              |   8|   0|    8|          0|
    |indvar_flatten_fu_108                |   6|   0|    6|          0|
    |j_fu_100                             |   3|   0|    3|          0|
    |lhs_fu_96                            |  16|   0|   16|          0|
    |mul_ln1317_reg_655                   |   8|   0|    8|          0|
    |r_V_reg_726                          |  16|   0|   16|          0|
    |select_ln55_1_reg_671                |   6|   0|    6|          0|
    |select_ln55_2_reg_676                |   3|   0|    3|          0|
    |select_ln55_2_reg_676_pp0_iter1_reg  |   3|   0|    3|          0|
    |select_ln55_reg_666                  |   3|   0|    3|          0|
    |tmp_5_reg_731                        |  16|   0|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 115|   0|  115|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J|  return value|
|select_ln41_3     |   in|    6|     ap_none|                            select_ln41_3|        scalar|
|sub_ln1319        |   in|    6|     ap_none|                               sub_ln1319|        scalar|
|W_buf_0_address0  |  out|    7|   ap_memory|                                  W_buf_0|         array|
|W_buf_0_ce0       |  out|    1|   ap_memory|                                  W_buf_0|         array|
|W_buf_0_q0        |   in|   16|   ap_memory|                                  W_buf_0|         array|
|W_buf_1_address0  |  out|    7|   ap_memory|                                  W_buf_1|         array|
|W_buf_1_ce0       |  out|    1|   ap_memory|                                  W_buf_1|         array|
|W_buf_1_q0        |   in|   16|   ap_memory|                                  W_buf_1|         array|
|W_buf_2_address0  |  out|    7|   ap_memory|                                  W_buf_2|         array|
|W_buf_2_ce0       |  out|    1|   ap_memory|                                  W_buf_2|         array|
|W_buf_2_q0        |   in|   16|   ap_memory|                                  W_buf_2|         array|
|W_buf_3_address0  |  out|    7|   ap_memory|                                  W_buf_3|         array|
|W_buf_3_ce0       |  out|    1|   ap_memory|                                  W_buf_3|         array|
|W_buf_3_q0        |   in|   16|   ap_memory|                                  W_buf_3|         array|
|W_buf_4_address0  |  out|    7|   ap_memory|                                  W_buf_4|         array|
|W_buf_4_ce0       |  out|    1|   ap_memory|                                  W_buf_4|         array|
|W_buf_4_q0        |   in|   16|   ap_memory|                                  W_buf_4|         array|
|W_buf_5_address0  |  out|    7|   ap_memory|                                  W_buf_5|         array|
|W_buf_5_ce0       |  out|    1|   ap_memory|                                  W_buf_5|         array|
|W_buf_5_q0        |   in|   16|   ap_memory|                                  W_buf_5|         array|
|W_buf_6_address0  |  out|    7|   ap_memory|                                  W_buf_6|         array|
|W_buf_6_ce0       |  out|    1|   ap_memory|                                  W_buf_6|         array|
|W_buf_6_q0        |   in|   16|   ap_memory|                                  W_buf_6|         array|
|select_ln44_2     |   in|    6|     ap_none|                            select_ln44_2|        scalar|
|X_buf_address0    |  out|   13|   ap_memory|                                    X_buf|         array|
|X_buf_ce0         |  out|    1|   ap_memory|                                    X_buf|         array|
|X_buf_q0          |   in|   16|   ap_memory|                                    X_buf|         array|
|lhs_out           |  out|   16|      ap_vld|                                  lhs_out|       pointer|
|lhs_out_ap_vld    |  out|    1|      ap_vld|                                  lhs_out|       pointer|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.06>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 7 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 11 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln44_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_2"   --->   Operation 13 'read' 'select_ln44_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 14 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln41_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln41_3"   --->   Operation 15 'read' 'select_ln41_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 16 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten20"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %lhs"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [conv_7x7.cpp:55]   --->   Operation 24 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i8 %indvar_flatten20" [conv_7x7.cpp:52]   --->   Operation 25 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %i_2" [conv_7x7.cpp:55]   --->   Operation 26 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%empty = add i6 %zext_ln55, i6 %select_ln41_3_read" [conv_7x7.cpp:55]   --->   Operation 27 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln52 = icmp_eq  i8 %indvar_flatten20_load, i8 147" [conv_7x7.cpp:52]   --->   Operation 29 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln52_7 = add i8 %indvar_flatten20_load, i8 1" [conv_7x7.cpp:52]   --->   Operation 30 'add' 'add_ln52_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc50, void %for.end52.exitStub" [conv_7x7.cpp:52]   --->   Operation 31 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [conv_7x7.cpp:59]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [conv_7x7.cpp:55]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%chan_load = load i2 %chan" [conv_7x7.cpp:52]   --->   Operation 34 'load' 'chan_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln52 = add i2 %chan_load, i2 1" [conv_7x7.cpp:52]   --->   Operation 35 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp_eq  i6 %indvar_flatten_load, i6 49" [conv_7x7.cpp:55]   --->   Operation 36 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.98ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i3 0, i3 %i_2" [conv_7x7.cpp:52]   --->   Operation 37 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i2 %add_ln52, i2 %chan_load" [conv_7x7.cpp:52]   --->   Operation 38 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i2 %select_ln52_1"   --->   Operation 39 'zext' 'zext_ln1317' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i2 %select_ln52_1"   --->   Operation 40 'zext' 'zext_ln1317_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.74ns)   --->   "%mul_ln1317 = mul i8 %zext_ln1317_1, i8 52"   --->   Operation 41 'mul' 'mul_ln1317' <Predicate = (!icmp_ln52)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1317"   --->   Operation 42 'add' 'add_ln1319' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%select_ln52_2 = select i1 %icmp_ln55, i6 %select_ln41_3_read, i6 %empty" [conv_7x7.cpp:52]   --->   Operation 43 'select' 'select_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i1 %icmp_ln55, i1 1" [conv_7x7.cpp:52]   --->   Operation 44 'xor' 'xor_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln59 = icmp_eq  i3 %j_load, i3 7" [conv_7x7.cpp:59]   --->   Operation 45 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %icmp_ln59, i1 %xor_ln52" [conv_7x7.cpp:52]   --->   Operation 46 'and' 'and_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln55 = add i3 %select_ln52, i3 1" [conv_7x7.cpp:55]   --->   Operation 47 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln55 = or i1 %and_ln52, i1 %icmp_ln55" [conv_7x7.cpp:55]   --->   Operation 48 'or' 'or_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55, i3 0, i3 %j_load" [conv_7x7.cpp:55]   --->   Operation 49 'select' 'select_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %add_ln55" [conv_7x7.cpp:55]   --->   Operation 50 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%p_mid1 = add i6 %zext_ln55_1, i6 %select_ln41_3_read" [conv_7x7.cpp:55]   --->   Operation 51 'add' 'p_mid1' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %and_ln52, i6 %p_mid1, i6 %select_ln52_2" [conv_7x7.cpp:55]   --->   Operation 52 'select' 'select_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.98ns)   --->   "%select_ln55_2 = select i1 %and_ln52, i3 %add_ln55, i3 %select_ln52" [conv_7x7.cpp:55]   --->   Operation 53 'select' 'select_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %select_ln55" [conv_7x7.cpp:55]   --->   Operation 54 'zext' 'j_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln61 = add i6 %j_cast, i6 %select_ln44_2_read" [conv_7x7.cpp:61]   --->   Operation 55 'add' 'add_ln61' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.65ns)   --->   "%add_ln59 = add i3 %select_ln55, i3 1" [conv_7x7.cpp:59]   --->   Operation 56 'add' 'add_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln55_1 = add i6 %indvar_flatten_load, i6 1" [conv_7x7.cpp:55]   --->   Operation 57 'add' 'add_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.18ns)   --->   "%select_ln55_3 = select i1 %icmp_ln55, i6 1, i6 %add_ln55_1" [conv_7x7.cpp:55]   --->   Operation 58 'select' 'select_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln59 = store i8 %add_ln52_7, i8 %indvar_flatten20" [conv_7x7.cpp:59]   --->   Operation 59 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln59 = store i2 %select_ln52_1, i2 %chan" [conv_7x7.cpp:59]   --->   Operation 60 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln59 = store i6 %select_ln55_3, i6 %indvar_flatten" [conv_7x7.cpp:59]   --->   Operation 61 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln59 = store i3 %select_ln55_2, i3 %i" [conv_7x7.cpp:59]   --->   Operation 62 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln59 = store i3 %add_ln59, i3 %j" [conv_7x7.cpp:59]   --->   Operation 63 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.63>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1319 = shl i7 %add_ln1319, i7 3"   --->   Operation 64 'shl' 'shl_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319"   --->   Operation 65 'sub' 'sub_ln1319_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1317_2 = zext i6 %select_ln55_1"   --->   Operation 66 'zext' 'zext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node add_ln1317_1)   --->   "%add_ln1317 = add i8 %mul_ln1317, i8 %zext_ln1317_2"   --->   Operation 67 'add' 'add_ln1317' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into DSP with root node add_ln1317_1)   --->   "%add_ln1317_cast = zext i8 %add_ln1317"   --->   Operation 68 'zext' 'add_ln1317_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.36ns) (grouped into DSP with root node add_ln1317_1)   --->   "%mul_ln1317_1 = mul i13 %add_ln1317_cast, i13 46"   --->   Operation 69 'mul' 'mul_ln1317_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln55"   --->   Operation 70 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1319_1 = add i7 %sub_ln1319_1, i7 %zext_ln1319"   --->   Operation 71 'add' 'add_ln1319_1' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i7 %add_ln1319_1"   --->   Operation 72 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%W_buf_0_addr = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_1"   --->   Operation 73 'getelementptr' 'W_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%W_buf_1_addr = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_1"   --->   Operation 74 'getelementptr' 'W_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%W_buf_2_addr = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_1"   --->   Operation 75 'getelementptr' 'W_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%W_buf_3_addr = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_1"   --->   Operation 76 'getelementptr' 'W_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%W_buf_4_addr = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_1"   --->   Operation 77 'getelementptr' 'W_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%W_buf_5_addr = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_1"   --->   Operation 78 'getelementptr' 'W_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_1"   --->   Operation 79 'getelementptr' 'W_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1317_3 = zext i6 %add_ln61"   --->   Operation 80 'zext' 'zext_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1317_1 = add i13 %mul_ln1317_1, i13 %zext_ln1317_3"   --->   Operation 81 'add' 'add_ln1317_1' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1317_4 = zext i13 %add_ln1317_1"   --->   Operation 82 'zext' 'zext_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_4"   --->   Operation 83 'getelementptr' 'X_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%r_V = load i13 %X_buf_addr"   --->   Operation 84 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr"   --->   Operation 85 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr"   --->   Operation 86 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr"   --->   Operation 87 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr"   --->   Operation 88 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr"   --->   Operation 89 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr"   --->   Operation 90 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 91 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%r_V = load i13 %X_buf_addr"   --->   Operation 92 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr"   --->   Operation 93 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr"   --->   Operation 94 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr"   --->   Operation 95 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr"   --->   Operation 96 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr"   --->   Operation 97 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr"   --->   Operation 98 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 99 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 100 [1/1] (2.18ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load, i16 %W_buf_1_load, i16 %W_buf_2_load, i16 %W_buf_3_load, i16 %W_buf_4_load, i16 %W_buf_5_load, i16 %W_buf_6_load, i3 %select_ln55_2"   --->   Operation 100 'mux' 'tmp_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs"   --->   Operation 116 'load' 'lhs_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.94>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i16 %lhs"   --->   Operation 101 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_KERN_J_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 147, i64 147, i64 147"   --->   Operation 103 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KERN_I_KERN_J_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_7x7.cpp:59]   --->   Operation 107 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %r_V"   --->   Operation 108 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %tmp_5"   --->   Operation 109 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 110 'mul' 'mul_ln1393' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_load_1, i13 0"   --->   Operation 111 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 112 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 113 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln59 = store i16 %trunc_ln4, i16 %lhs" [conv_7x7.cpp:59]   --->   Operation 114 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.body24" [conv_7x7.cpp:59]   --->   Operation 115 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln41_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln1319]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ W_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ W_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ select_ln44_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs                   (alloca           ) [ 01111]
j                     (alloca           ) [ 01000]
i                     (alloca           ) [ 01000]
indvar_flatten        (alloca           ) [ 01000]
chan                  (alloca           ) [ 01000]
indvar_flatten20      (alloca           ) [ 01000]
select_ln44_2_read    (read             ) [ 00000]
sub_ln1319_read       (read             ) [ 00000]
select_ln41_3_read    (read             ) [ 00000]
sub_ln1319_cast       (sext             ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
i_2                   (load             ) [ 00000]
indvar_flatten20_load (load             ) [ 00000]
zext_ln55             (zext             ) [ 00000]
empty                 (add              ) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
icmp_ln52             (icmp             ) [ 01110]
add_ln52_7            (add              ) [ 00000]
br_ln52               (br               ) [ 00000]
j_load                (load             ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
chan_load             (load             ) [ 00000]
add_ln52              (add              ) [ 00000]
icmp_ln55             (icmp             ) [ 00000]
select_ln52           (select           ) [ 00000]
select_ln52_1         (select           ) [ 00000]
zext_ln1317           (zext             ) [ 00000]
zext_ln1317_1         (zext             ) [ 00000]
mul_ln1317            (mul              ) [ 01100]
add_ln1319            (add              ) [ 01100]
select_ln52_2         (select           ) [ 00000]
xor_ln52              (xor              ) [ 00000]
icmp_ln59             (icmp             ) [ 00000]
and_ln52              (and              ) [ 00000]
add_ln55              (add              ) [ 00000]
or_ln55               (or               ) [ 00000]
select_ln55           (select           ) [ 01100]
zext_ln55_1           (zext             ) [ 00000]
p_mid1                (add              ) [ 00000]
select_ln55_1         (select           ) [ 01100]
select_ln55_2         (select           ) [ 01110]
j_cast                (zext             ) [ 00000]
add_ln61              (add              ) [ 01100]
add_ln59              (add              ) [ 00000]
add_ln55_1            (add              ) [ 00000]
select_ln55_3         (select           ) [ 00000]
store_ln59            (store            ) [ 00000]
store_ln59            (store            ) [ 00000]
store_ln59            (store            ) [ 00000]
store_ln59            (store            ) [ 00000]
store_ln59            (store            ) [ 00000]
shl_ln1319            (shl              ) [ 00000]
sub_ln1319_1          (sub              ) [ 00000]
zext_ln1317_2         (zext             ) [ 00000]
add_ln1317            (add              ) [ 00000]
add_ln1317_cast       (zext             ) [ 00000]
mul_ln1317_1          (mul              ) [ 00000]
zext_ln1319           (zext             ) [ 00000]
add_ln1319_1          (add              ) [ 00000]
zext_ln1319_1         (zext             ) [ 00000]
W_buf_0_addr          (getelementptr    ) [ 01010]
W_buf_1_addr          (getelementptr    ) [ 01010]
W_buf_2_addr          (getelementptr    ) [ 01010]
W_buf_3_addr          (getelementptr    ) [ 01010]
W_buf_4_addr          (getelementptr    ) [ 01010]
W_buf_5_addr          (getelementptr    ) [ 01010]
W_buf_6_addr          (getelementptr    ) [ 01010]
zext_ln1317_3         (zext             ) [ 00000]
add_ln1317_1          (add              ) [ 00000]
zext_ln1317_4         (zext             ) [ 00000]
X_buf_addr            (getelementptr    ) [ 01010]
r_V                   (load             ) [ 01001]
W_buf_0_load          (load             ) [ 00000]
W_buf_1_load          (load             ) [ 00000]
W_buf_2_load          (load             ) [ 00000]
W_buf_3_load          (load             ) [ 00000]
W_buf_4_load          (load             ) [ 00000]
W_buf_5_load          (load             ) [ 00000]
W_buf_6_load          (load             ) [ 00000]
tmp_5                 (mux              ) [ 01001]
lhs_load_1            (load             ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
empty_37              (speclooptripcount) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
specpipeline_ln0      (specpipeline     ) [ 00000]
specloopname_ln59     (specloopname     ) [ 00000]
sext_ln1393           (sext             ) [ 00000]
sext_ln1393_1         (sext             ) [ 00000]
mul_ln1393            (mul              ) [ 00000]
lhs_1                 (bitconcatenate   ) [ 00000]
ret_V                 (add              ) [ 00000]
trunc_ln4             (partselect       ) [ 00000]
store_ln59            (store            ) [ 00000]
br_ln59               (br               ) [ 00000]
lhs_load              (load             ) [ 00000]
write_ln0             (write            ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln41_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln41_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sub_ln1319">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln1319"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_buf_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_buf_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_buf_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_buf_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_buf_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_buf_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_buf_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="select_ln44_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln44_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="X_buf">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="lhs_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i16.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CHANNEL_KERN_I_KERN_J_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KERN_I_KERN_J_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i16.i13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="lhs_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="chan_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="chan/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten20_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="select_ln44_2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln44_2_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sub_ln1319_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln1319_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln41_3_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln41_3_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="W_buf_0_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_0_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="W_buf_1_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_1_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="W_buf_2_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_2_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="W_buf_3_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_3_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="W_buf_4_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="7" slack="0"/>
<pin id="177" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_4_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="W_buf_5_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_5_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="W_buf_6_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="7" slack="0"/>
<pin id="191" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_buf_6_addr/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="X_buf_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="13" slack="0"/>
<pin id="198" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_buf_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_0_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_1_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_2_load/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_3_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_4_load/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_5_load/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_buf_6_load/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sub_ln1319_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln1319_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln0_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="6" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln0_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_2_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="indvar_flatten20_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln55_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="empty_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln52_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln52_7_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_7/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="j_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="indvar_flatten_load_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="chan_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="chan_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln52_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln55_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln52_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="0"/>
<pin id="336" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln52_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="0" index="2" bw="2" slack="0"/>
<pin id="344" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln1317_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln1317_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_1/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mul_ln1317_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1317/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln1319_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln52_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="6" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln52_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln59_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="3" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="and_ln52_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln55_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="or_ln55_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln55_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln55_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_mid1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="6" slack="0"/>
<pin id="421" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln55_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln55_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="j_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln61_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="3" slack="0"/>
<pin id="446" dir="0" index="1" bw="6" slack="0"/>
<pin id="447" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln59_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln55_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln55_3_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="0" index="2" bw="6" slack="0"/>
<pin id="466" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_3/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln59_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln59_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln59_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln59_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln59_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln1319_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="1"/>
<pin id="497" dir="0" index="1" bw="3" slack="0"/>
<pin id="498" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1319/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln1319_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="0" index="1" bw="7" slack="1"/>
<pin id="503" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln1317_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="1"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_2/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln1319_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln1319_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="0" index="1" bw="3" slack="0"/>
<pin id="514" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319_1/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln1319_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="7" slack="0"/>
<pin id="519" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_1/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln1317_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="1"/>
<pin id="530" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_3/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln1317_4_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="13" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_4/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="0"/>
<pin id="538" dir="0" index="2" bw="16" slack="0"/>
<pin id="539" dir="0" index="3" bw="16" slack="0"/>
<pin id="540" dir="0" index="4" bw="16" slack="0"/>
<pin id="541" dir="0" index="5" bw="16" slack="0"/>
<pin id="542" dir="0" index="6" bw="16" slack="0"/>
<pin id="543" dir="0" index="7" bw="16" slack="0"/>
<pin id="544" dir="0" index="8" bw="3" slack="2"/>
<pin id="545" dir="1" index="9" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="lhs_load_1_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="3"/>
<pin id="556" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln1393_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="1"/>
<pin id="559" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln1393_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393_1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="lhs_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="29" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln4_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="29" slack="0"/>
<pin id="574" dir="0" index="2" bw="5" slack="0"/>
<pin id="575" dir="0" index="3" bw="6" slack="0"/>
<pin id="576" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln59_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="3"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="lhs_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="2"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/3 "/>
</bind>
</comp>

<comp id="589" class="1007" name="grp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="0" index="1" bw="6" slack="0"/>
<pin id="592" dir="0" index="2" bw="6" slack="0"/>
<pin id="593" dir="0" index="3" bw="6" slack="0"/>
<pin id="594" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1317/2 add_ln1317_cast/2 mul_ln1317_1/2 add_ln1317_1/2 "/>
</bind>
</comp>

<comp id="599" class="1007" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="0" index="2" bw="29" slack="0"/>
<pin id="603" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1393/4 ret_V/4 "/>
</bind>
</comp>

<comp id="608" class="1005" name="lhs_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="616" class="1005" name="j_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="0"/>
<pin id="618" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="623" class="1005" name="i_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="3" slack="0"/>
<pin id="625" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="630" class="1005" name="indvar_flatten_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="637" class="1005" name="chan_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="chan "/>
</bind>
</comp>

<comp id="644" class="1005" name="indvar_flatten20_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="651" class="1005" name="icmp_ln52_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="2"/>
<pin id="653" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="655" class="1005" name="mul_ln1317_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1317 "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln1319_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="1"/>
<pin id="662" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1319 "/>
</bind>
</comp>

<comp id="666" class="1005" name="select_ln55_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="1"/>
<pin id="668" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="671" class="1005" name="select_ln55_1_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="1"/>
<pin id="673" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln55_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="2"/>
<pin id="678" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln55_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln61_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="1"/>
<pin id="683" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="686" class="1005" name="W_buf_0_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="1"/>
<pin id="688" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_0_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="W_buf_1_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="7" slack="1"/>
<pin id="693" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_1_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="W_buf_2_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="1"/>
<pin id="698" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_2_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="W_buf_3_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="1"/>
<pin id="703" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_3_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="W_buf_4_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="1"/>
<pin id="708" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_4_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="W_buf_5_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="1"/>
<pin id="713" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_5_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="W_buf_6_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="1"/>
<pin id="718" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="W_buf_6_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="X_buf_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="13" slack="1"/>
<pin id="723" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="X_buf_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="r_V_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_5_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="1"/>
<pin id="733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="94" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="68" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="68" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="68" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="145" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="152" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="159" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="166" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="173" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="180" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="187" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="126" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="292"><net_src comp="283" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="132" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="286" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="286" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="324"><net_src comp="317" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="314" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="283" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="326" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="320" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="317" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="340" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="249" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="348" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="326" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="132" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="293" pin="2"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="326" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="311" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="376" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="332" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="388" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="326" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="311" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="394" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="132" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="388" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="368" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="437"><net_src comp="388" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="394" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="332" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="406" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="120" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="406" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="60" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="314" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="62" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="326" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="62" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="305" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="340" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="462" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="432" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="450" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="515"><net_src comp="500" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="526"><net_src comp="517" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="527"><net_src comp="517" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="534"><net_src comp="531" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="546"><net_src comp="70" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="547"><net_src comp="207" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="548"><net_src comp="213" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="549"><net_src comp="219" pin="3"/><net_sink comp="535" pin=3"/></net>

<net id="550"><net_src comp="225" pin="3"/><net_sink comp="535" pin=4"/></net>

<net id="551"><net_src comp="231" pin="3"/><net_sink comp="535" pin=5"/></net>

<net id="552"><net_src comp="237" pin="3"/><net_sink comp="535" pin=6"/></net>

<net id="553"><net_src comp="243" pin="3"/><net_sink comp="535" pin=7"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="554" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="577"><net_src comp="88" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="92" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="571" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="595"><net_src comp="505" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="66" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="597"><net_src comp="528" pin="1"/><net_sink comp="589" pin=3"/></net>

<net id="598"><net_src comp="589" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="604"><net_src comp="560" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="557" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="563" pin="3"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="611"><net_src comp="96" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="614"><net_src comp="608" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="619"><net_src comp="100" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="626"><net_src comp="104" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="633"><net_src comp="108" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="636"><net_src comp="630" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="640"><net_src comp="112" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="647"><net_src comp="116" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="654"><net_src comp="299" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="356" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="663"><net_src comp="362" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="669"><net_src comp="406" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="674"><net_src comp="424" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="679"><net_src comp="432" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="535" pin=8"/></net>

<net id="684"><net_src comp="444" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="689"><net_src comp="145" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="694"><net_src comp="152" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="699"><net_src comp="159" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="704"><net_src comp="166" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="709"><net_src comp="173" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="714"><net_src comp="180" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="719"><net_src comp="187" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="724"><net_src comp="194" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="729"><net_src comp="201" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="734"><net_src comp="535" pin="9"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="560" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: W_buf_0 | {}
	Port: W_buf_1 | {}
	Port: W_buf_2 | {}
	Port: W_buf_3 | {}
	Port: W_buf_4 | {}
	Port: W_buf_5 | {}
	Port: W_buf_6 | {}
	Port: X_buf | {}
	Port: lhs_out | {3 }
 - Input state : 
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : select_ln41_3 | {1 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : sub_ln1319 | {1 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : W_buf_0 | {2 3 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : W_buf_1 | {2 3 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : W_buf_2 | {2 3 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : W_buf_3 | {2 3 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : W_buf_4 | {2 3 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : W_buf_5 | {2 3 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : W_buf_6 | {2 3 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : select_ln44_2 | {1 }
	Port: conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J : X_buf | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		indvar_flatten20_load : 1
		zext_ln55 : 2
		empty : 3
		icmp_ln52 : 2
		add_ln52_7 : 2
		br_ln52 : 3
		j_load : 1
		indvar_flatten_load : 1
		chan_load : 1
		add_ln52 : 2
		icmp_ln55 : 2
		select_ln52 : 3
		select_ln52_1 : 3
		zext_ln1317 : 4
		zext_ln1317_1 : 4
		mul_ln1317 : 5
		add_ln1319 : 5
		select_ln52_2 : 4
		xor_ln52 : 3
		icmp_ln59 : 2
		and_ln52 : 3
		add_ln55 : 4
		or_ln55 : 3
		select_ln55 : 3
		zext_ln55_1 : 5
		p_mid1 : 6
		select_ln55_1 : 7
		select_ln55_2 : 3
		j_cast : 4
		add_ln61 : 5
		add_ln59 : 4
		add_ln55_1 : 2
		select_ln55_3 : 3
		store_ln59 : 3
		store_ln59 : 4
		store_ln59 : 4
		store_ln59 : 4
		store_ln59 : 5
	State 2
		add_ln1317 : 1
		add_ln1317_cast : 2
		mul_ln1317_1 : 3
		add_ln1319_1 : 1
		zext_ln1319_1 : 2
		W_buf_0_addr : 3
		W_buf_1_addr : 3
		W_buf_2_addr : 3
		W_buf_3_addr : 3
		W_buf_4_addr : 3
		W_buf_5_addr : 3
		W_buf_6_addr : 3
		add_ln1317_1 : 4
		zext_ln1317_4 : 5
		X_buf_addr : 6
		r_V : 7
		W_buf_0_load : 4
		W_buf_1_load : 4
		W_buf_2_load : 4
		W_buf_3_load : 4
		W_buf_4_load : 4
		W_buf_5_load : 4
		W_buf_6_load : 4
	State 3
		tmp_5 : 1
		write_ln0 : 1
	State 4
		mul_ln1393 : 1
		lhs_1 : 1
		ret_V : 2
		trunc_ln4 : 3
		store_ln59 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_293          |    0    |    0    |    14   |
|          |        add_ln52_7_fu_305       |    0    |    0    |    15   |
|          |         add_ln52_fu_320        |    0    |    0    |    10   |
|          |        add_ln1319_fu_362       |    0    |    0    |    14   |
|    add   |         add_ln55_fu_394        |    0    |    0    |    11   |
|          |          p_mid1_fu_418         |    0    |    0    |    14   |
|          |         add_ln61_fu_444        |    0    |    0    |    14   |
|          |         add_ln59_fu_450        |    0    |    0    |    11   |
|          |        add_ln55_1_fu_456       |    0    |    0    |    14   |
|          |       add_ln1319_1_fu_511      |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|    mux   |          tmp_5_fu_535          |    0    |    0    |    37   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln1317_fu_356       |    0    |    0    |    33   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln52_fu_299        |    0    |    0    |    11   |
|   icmp   |        icmp_ln55_fu_326        |    0    |    0    |    10   |
|          |        icmp_ln59_fu_382        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln52_fu_332       |    0    |    0    |    3    |
|          |      select_ln52_1_fu_340      |    0    |    0    |    2    |
|          |      select_ln52_2_fu_368      |    0    |    0    |    6    |
|  select  |       select_ln55_fu_406       |    0    |    0    |    3    |
|          |      select_ln55_1_fu_424      |    0    |    0    |    6    |
|          |      select_ln55_2_fu_432      |    0    |    0    |    3    |
|          |      select_ln55_3_fu_462      |    0    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|    sub   |       sub_ln1319_1_fu_500      |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |         xor_ln52_fu_376        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |         and_ln52_fu_388        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln55_fu_400         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_589           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_599           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          | select_ln44_2_read_read_fu_120 |    0    |    0    |    0    |
|   read   |   sub_ln1319_read_read_fu_126  |    0    |    0    |    0    |
|          | select_ln41_3_read_read_fu_132 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_138     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     sub_ln1319_cast_fu_249     |    0    |    0    |    0    |
|   sext   |       sext_ln1393_fu_557       |    0    |    0    |    0    |
|          |      sext_ln1393_1_fu_560      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln55_fu_289        |    0    |    0    |    0    |
|          |       zext_ln1317_fu_348       |    0    |    0    |    0    |
|          |      zext_ln1317_1_fu_352      |    0    |    0    |    0    |
|          |       zext_ln55_1_fu_414       |    0    |    0    |    0    |
|   zext   |          j_cast_fu_440         |    0    |    0    |    0    |
|          |      zext_ln1317_2_fu_505      |    0    |    0    |    0    |
|          |       zext_ln1319_fu_508       |    0    |    0    |    0    |
|          |      zext_ln1319_1_fu_517      |    0    |    0    |    0    |
|          |      zext_ln1317_3_fu_528      |    0    |    0    |    0    |
|          |      zext_ln1317_4_fu_531      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|    shl   |        shl_ln1319_fu_495       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          lhs_1_fu_563          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        trunc_ln4_fu_571        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |    0    |   265   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  W_buf_0_addr_reg_686  |    7   |
|  W_buf_1_addr_reg_691  |    7   |
|  W_buf_2_addr_reg_696  |    7   |
|  W_buf_3_addr_reg_701  |    7   |
|  W_buf_4_addr_reg_706  |    7   |
|  W_buf_5_addr_reg_711  |    7   |
|  W_buf_6_addr_reg_716  |    7   |
|   X_buf_addr_reg_721   |   13   |
|   add_ln1319_reg_660   |    7   |
|    add_ln61_reg_681    |    6   |
|      chan_reg_637      |    2   |
|        i_reg_623       |    3   |
|    icmp_ln52_reg_651   |    1   |
|indvar_flatten20_reg_644|    8   |
| indvar_flatten_reg_630 |    6   |
|        j_reg_616       |    3   |
|       lhs_reg_608      |   16   |
|   mul_ln1317_reg_655   |    8   |
|       r_V_reg_726      |   16   |
|  select_ln55_1_reg_671 |    6   |
|  select_ln55_2_reg_676 |    3   |
|   select_ln55_reg_666  |    3   |
|      tmp_5_reg_731     |   16   |
+------------------------+--------+
|          Total         |   166  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_201 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_231 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_237 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_243 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   124  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   265  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   166  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   12   |   166  |   337  |
+-----------+--------+--------+--------+--------+
