$date
	Thu Jun 12 23:06:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_parity_generator_tb $end
$var wire 1 ! p $end
$var reg 4 " in [3:0] $end
$scope module uut $end
$var wire 4 # in [3:0] $end
$var wire 1 ! p $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10
1!
b1 "
b1 #
#20
1!
b10 "
b10 #
#30
0!
b11 "
b11 #
#40
1!
b100 "
b100 #
#50
0!
b101 "
b101 #
#60
0!
b110 "
b110 #
#70
1!
b111 "
b111 #
#80
1!
b1000 "
b1000 #
#90
0!
b1001 "
b1001 #
#100
0!
b1010 "
b1010 #
#110
1!
b1011 "
b1011 #
#120
0!
b1100 "
b1100 #
#130
1!
b1101 "
b1101 #
#140
1!
b1110 "
b1110 #
#150
0!
b1111 "
b1111 #
#160
