v 20130925 2
T 8200 100 9 10 1 0 0 0 1
1
T 9800 100 9 10 1 0 0 0 1
1
N 1700 3300 1700 7800 4
N 900 8700 14500 8700 4
{
T 1000 8800 5 10 1 1 0 0 1
netname=VDD
}
N 3200 8700 3200 8300 4
N 800 2400 14500 2400 4
{
T 1000 2500 5 10 1 1 0 0 1
netname=GND
}
C 2600 7300 1 0 0 asic-pmos-1.sym
{
T 4000 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 3400 8100 5 10 1 1 0 0 1
refdes=M1
T 3400 7900 5 8 1 1 0 0 1
model-name=pmos4
T 3400 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 3400 7400 5 8 1 0 0 0 1
l=1u
}
T 900 1100 9 10 1 0 0 0 1
see LATEN
B 800 400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 7600 0 1 0 0 cvstitleblock-1.sym
{
T 8200 400 5 10 1 1 0 0 1
date=2021-09-13
T 12100 400 5 10 1 1 0 0 1
rev=$Revision$
T 12100 100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 8200 700 5 10 1 1 0 0 1
fname=LATE2N.sch
T 11500 1100 5 14 1 1 0 4 1
title=LATE2N - Low-active D-Latch w/ 2 low-active (or'd) Enable
}
C 600 9200 1 0 0 spice-model-1.sym
{
T 700 9800 5 10 1 1 0 0 1
refdes=A1
T 1900 9500 5 10 1 1 0 0 1
model-name=nmos4
T 1100 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 3900 9200 1 0 0 spice-model-1.sym
{
T 4000 9800 5 10 1 1 0 0 1
refdes=A2
T 5200 9500 5 10 1 1 0 0 1
model-name=pmos4
T 4400 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 12800 4900 1 270 0 spice-subcircuit-IO-1.sym
{
T 12800 4700 5 10 1 1 90 0 1
refdes=P1
}
C 8400 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 8200 5900 5 10 1 1 0 0 1
refdes=P2
}
C 4900 6100 1 90 0 spice-subcircuit-IO-1.sym
{
T 4800 6300 5 10 1 1 270 0 1
refdes=P3
}
C 1600 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 1400 5900 5 10 1 1 0 0 1
refdes=P5
}
C 1100 9000 1 180 0 spice-subcircuit-IO-1.sym
{
T 1100 9000 5 10 1 1 0 0 1
refdes=P6
}
C 1000 2700 1 180 0 spice-subcircuit-IO-1.sym
{
T 1000 2700 5 10 1 1 0 0 1
refdes=P7
}
C 7200 9400 1 0 0 spice-subcircuit-LL-1.sym
{
T 7300 9800 5 10 1 1 0 0 1
refdes=A3
T 7300 9500 5 10 1 1 0 0 1
model-name=LATE2N
}
C 10000 9400 1 0 0 spice-directive-1.sym
{
T 10100 9700 5 10 0 1 0 0 1
device=directive
T 10100 9800 5 10 1 1 0 0 1
refdes=A4
T 10100 9500 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 12500 9400 1 0 0 spice-directive-1.sym
{
T 12600 9700 5 10 0 1 0 0 1
device=directive
T 12600 9800 5 10 1 1 0 0 1
refdes=A5
T 12600 9500 5 10 1 1 0 0 1
value=.PARAM g=2
}
C 5600 7300 1 0 0 asic-pmos-1.sym
{
T 7000 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 6400 8100 5 10 1 1 0 0 1
refdes=M7
T 6400 7900 5 8 1 1 0 0 1
model-name=pmos4
T 6400 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 6400 7400 5 8 1 0 0 0 1
l=1u
}
C 5600 2800 1 0 0 asic-nmos-1.sym
{
T 7000 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 6400 3600 5 10 1 1 0 0 1
refdes=M8
T 6400 3400 5 8 1 1 0 0 1
model-name=nmos4
T 6400 3100 5 8 1 0 0 0 1
w='Wmin'
T 6400 2900 5 8 1 0 0 0 1
l=1u
}
C 2000 2800 1 0 0 asic-nmos-1.sym
{
T 3400 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 2800 3600 5 10 1 1 0 0 1
refdes=M5
T 2800 3400 5 8 1 1 0 0 1
model-name=nmos4
T 2800 3100 5 8 1 0 0 0 1
w='Wmin'
T 2800 2900 5 8 1 0 0 0 1
l=1u
}
N 1400 5600 1700 5600 4
{
T 1400 5700 5 10 1 1 0 0 1
netname=XN
}
N 1700 7800 2600 7800 4
N 1700 3300 2000 3300 4
N 2600 2800 2600 2400 4
N 2700 3300 2800 3300 4
N 2800 3300 2800 2400 4
N 5300 7800 5600 7800 4
N 5300 3300 5600 3300 4
N 5300 7800 5300 3300 4
N 2600 5600 5300 5600 4
{
T 3400 5700 5 10 1 1 0 0 1
netname=clk180
}
N 6200 7300 6200 3800 4
N 6200 8300 6200 8700 4
N 6200 2800 6200 2400 4
N 6300 7800 6400 7800 4
N 6400 7800 6400 8700 4
N 6300 3300 6400 3300 4
N 6400 3300 6400 2400 4
N 6200 5600 7000 5600 4
{
T 6500 5700 5 10 1 1 0 0 1
netname=clk360
}
C 8900 5800 1 0 0 asic-pmos-1.sym
{
T 10300 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 9700 6600 5 10 1 1 0 0 1
refdes=M10
T 9700 6400 5 8 1 1 0 0 1
model-name=pmos4
T 9700 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 9700 5900 5 8 1 0 0 0 1
l=1u
}
C 8900 4300 1 0 0 asic-nmos-1.sym
{
T 10300 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 9700 5100 5 10 1 1 0 0 1
refdes=M11
T 9700 4900 5 8 1 1 0 0 1
model-name=nmos4
T 9700 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 9700 4400 5 8 1 0 0 0 1
l=1u
}
C 8900 2800 1 0 0 asic-nmos-1.sym
{
T 10300 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 9700 3600 5 10 1 1 0 0 1
refdes=M12
T 9700 3400 5 8 1 1 0 0 1
model-name=nmos4
T 9700 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 9700 2900 5 8 1 0 0 0 1
l=1u
}
C 8900 7300 1 0 0 asic-pmos-1.sym
{
T 10300 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 9700 8100 5 10 1 1 0 0 1
refdes=M9
T 9700 7900 5 8 1 1 0 0 1
model-name=pmos4
T 9700 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 9700 7400 5 8 1 0 0 0 1
l=1u
}
N 8900 7800 8000 7800 4
{
T 8300 7900 5 10 1 1 0 0 1
netname=clk360
}
N 8900 3300 8000 3300 4
{
T 8300 3400 5 10 1 1 0 0 1
netname=clk180
}
N 8600 6300 8900 6300 4
N 8900 4800 8600 4800 4
N 8600 4800 8600 6300 4
N 8200 5600 8600 5600 4
{
T 8200 5700 5 10 1 1 0 0 1
netname=D
}
N 9500 8300 9500 8700 4
N 9500 7300 9500 6800 4
N 9500 5800 9500 5300 4
N 9500 4300 9500 3800 4
N 9500 2800 9500 2400 4
T 2400 1500 9 10 1 0 0 0 4
Double Clock Buffering:
- clock enable (via NOR)
- de-coupling high load
- 2-phase clock generation
C 11300 5800 1 0 0 asic-pmos-1.sym
{
T 12700 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 12100 6600 5 10 1 1 0 0 1
refdes=M13
T 12100 6400 5 8 1 1 0 0 1
model-name=pmos4
T 12100 6100 5 8 1 0 0 0 1
w='g*Wmin'
T 12100 5900 5 8 1 0 0 0 1
l=1u
}
C 11300 4300 1 0 0 asic-nmos-1.sym
{
T 12700 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 12100 5100 5 10 1 1 0 0 1
refdes=M14
T 12100 4900 5 8 1 1 0 0 1
model-name=nmos4
T 12100 4600 5 8 1 0 0 0 1
w='Wmin'
T 12100 4400 5 8 1 0 0 0 1
l=1u
}
N 11000 6300 11300 6300 4
N 11300 4800 11000 4800 4
N 11000 4800 11000 6300 4
N 11900 5800 11900 5300 4
C 13700 5800 1 0 0 asic-pmos-1.sym
{
T 15100 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14500 6600 5 10 1 1 0 0 1
refdes=M16
T 14500 6400 5 8 1 1 0 0 1
model-name=pmos4
T 14500 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14500 5900 5 8 1 0 0 0 1
l=1u
}
C 13700 4300 1 0 0 asic-nmos-1.sym
{
T 15100 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14500 5100 5 10 1 1 0 0 1
refdes=M17
T 14500 4900 5 8 1 1 0 0 1
model-name=nmos4
T 14500 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 14500 4400 5 8 1 0 0 0 1
l=1u
}
C 13700 2800 1 0 0 asic-nmos-1.sym
{
T 15100 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 14500 3600 5 10 1 1 0 0 1
refdes=M18
T 14500 3400 5 8 1 1 0 0 1
model-name=nmos4
T 14500 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 14500 2900 5 8 1 0 0 0 1
l=1u
}
C 13700 7300 1 0 0 asic-pmos-1.sym
{
T 15100 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 14500 8100 5 10 1 1 0 0 1
refdes=M15
T 14500 7900 5 8 1 1 0 0 1
model-name=pmos4
T 14500 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 14500 7400 5 8 1 0 0 0 1
l=1u
}
N 13700 7800 12800 7800 4
{
T 13100 7900 5 10 1 1 0 0 1
netname=clk180
}
N 13700 3300 12800 3300 4
{
T 13100 3400 5 10 1 1 0 0 1
netname=clk360
}
N 13400 6300 13700 6300 4
N 13700 4800 13400 4800 4
N 13400 4800 13400 6300 4
N 11900 5600 13400 5600 4
{
T 12900 5700 5 10 1 1 0 0 1
netname=Q
}
N 14300 8300 14300 8700 4
N 14300 7300 14300 6800 4
N 14300 5800 14300 5300 4
N 14300 4300 14300 3800 4
N 14300 2800 14300 2400 4
N 13100 4700 13100 5600 4
N 9500 5600 11000 5600 4
N 10400 5600 10400 7100 4
N 10400 7100 15300 7100 4
{
T 12900 7200 5 10 1 1 0 0 1
netname=qn
}
N 14300 5600 15300 5600 4
N 15300 5600 15300 7100 4
T 8200 1700 9 10 1 0 0 0 3
Data input switch:
- (inverting) tri-state driver
- low-active transparent
T 11600 1900 9 10 1 0 0 0 2
Q Stage:
- inverter
T 13000 1700 9 10 1 0 0 0 3
QN Stage:
- (inverting) tri-state driver
- high-active transparent
N 9600 7800 9700 7800 4
N 9700 6300 9700 8700 4
N 9600 6300 9700 6300 4
N 14400 7800 14500 7800 4
N 14500 6300 14500 8700 4
N 14400 6300 14500 6300 4
N 14400 3300 14500 3300 4
N 14500 2400 14500 4800 4
N 14400 4800 14500 4800 4
N 11900 6800 11900 8700 4
N 12000 6300 12100 6300 4
N 12100 6300 12100 8700 4
N 11900 4300 11900 2400 4
N 12000 4800 12100 4800 4
N 12100 4800 12100 2400 4
N 9600 3300 9700 3300 4
N 9700 2400 9700 4800 4
N 9600 4800 9700 4800 4
C 4500 4300 1 0 1 asic-nmos-1.sym
{
T 3100 5100 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 3700 5100 5 10 1 1 0 6 1
refdes=M4
T 3700 4900 5 8 1 1 0 6 1
model-name=nmos4
T 3700 4600 5 8 1 0 0 6 1
w='Wmin'
T 3700 4400 5 8 1 0 0 6 1
l=1u
}
C 4500 5800 1 0 1 asic-pmos-1.sym
{
T 3100 6600 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 3700 6600 5 10 1 1 0 6 1
refdes=M3
T 3700 6400 5 8 1 1 0 6 1
model-name=pmos4
T 3700 6100 5 8 1 0 0 6 1
w='2*g*Wmin'
T 3700 5900 5 8 1 0 0 6 1
l=1u
}
N 3800 4800 3700 4800 4
N 3700 4800 3700 2400 4
N 3900 5300 3900 5600 4
N 2600 7000 3900 7000 4
N 3400 6300 3400 8700 4
N 4500 6300 4600 6300 4
N 4600 6300 4600 4800 4
{
T 4600 5900 5 10 1 1 0 0 1
netname=E1N
}
N 4500 4800 4600 4800 4
N 3900 5800 3900 5600 4
C 4500 2800 1 0 1 asic-nmos-1.sym
{
T 3100 3600 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 3700 3600 5 10 1 1 0 6 1
refdes=M6
T 3700 3400 5 8 1 1 0 6 1
model-name=nmos4
T 3700 3100 5 8 1 0 0 6 1
w='Wmin'
T 3700 2900 5 8 1 0 0 6 1
l=1u
}
N 3900 2800 3900 2400 4
N 3900 4300 3900 3800 4
C 4800 3300 1 90 0 spice-subcircuit-IO-1.sym
{
T 4700 3500 5 10 1 1 270 0 1
refdes=P4
}
N 4500 3300 4500 3500 4
{
T 4300 3300 5 10 1 1 0 0 1
netname=E0N
}
N 3800 3300 3700 3300 4
N 2600 3800 2600 5800 4
C 2000 5800 1 0 0 asic-pmos-1.sym
{
T 3400 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2800 6600 5 10 1 1 0 0 1
refdes=M2
T 2800 6400 5 8 1 1 0 0 1
model-name=pmos4
T 2800 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 2800 5900 5 8 1 0 0 0 1
l=1u
}
N 2700 6300 3800 6300 4
N 3200 7000 3200 7300 4
N 3900 6800 3900 7000 4
N 1800 6300 2000 6300 4
{
T 1800 6300 5 10 1 1 0 0 1
netname=E0N
}
N 2600 6800 2600 7000 4
N 3300 7800 3400 7800 4
