# compile vhdl design source files
vhdl xil_defaultlib  "../../../Resister.srcs/sources_1/new/Resister.vhd"
vhdl xil_defaultlib  "../../../Resister.srcs/sim_1/new/st_Register.vhd"

# Do not sort compile order
nosort
