<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="INTR_TEST_BENCH_behav.wdb" id="1">
         <top_modules>
            <top_module name="INTR_TEST_BENCH" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="5501010200fs"></ZoomStartTime>
      <ZoomEndTime time="5501167801fs"></ZoomEndTime>
      <Cursor1Time time="5501090000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="182"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="12" />
   <wvobject fp_name="/INTR_TEST_BENCH/DUT/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/PS" type="array">
      <obj_property name="ElementShortName">PS[31:0]</obj_property>
      <obj_property name="ObjectShortName">PS[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/OPCODE" type="array">
      <obj_property name="ElementShortName">OPCODE[7:0]</obj_property>
      <obj_property name="ObjectShortName">OPCODE[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/PC" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PC[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC[15:0]</obj_property>
      <obj_property name="label">PC(HEX)[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/PC" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">PC[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
      <obj_property name="label">PC(DEC)[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ProgCount/PC_LD" type="logic">
      <obj_property name="ElementShortName">PC_LD</obj_property>
      <obj_property name="ObjectShortName">PC_LD</obj_property>
   </wvobject>
   <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/OPCODE_SIGNED" type="array">
      <obj_property name="ElementShortName">OPCODE_SIGNED[7:0]</obj_property>
      <obj_property name="ObjectShortName">OPCODE_SIGNED[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group269" type="group">
      <obj_property name="label">INTR</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/INTR_ID" type="array">
         <obj_property name="ElementShortName">INTR_ID[2:0]</obj_property>
         <obj_property name="ObjectShortName">INTR_ID[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/INTR" type="logic">
         <obj_property name="ElementShortName">INTR</obj_property>
         <obj_property name="ObjectShortName">INTR</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/ControlUnit/NS" type="array">
         <obj_property name="ElementShortName">NS[31:0]</obj_property>
         <obj_property name="ObjectShortName">NS[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/IO_Reg/INT_ID" type="array">
         <obj_property name="ElementShortName">INT_ID[2:0]</obj_property>
         <obj_property name="ObjectShortName">INT_ID[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/intr/INTR_ID" type="array">
         <obj_property name="ElementShortName">INTR_ID[2:0]</obj_property>
         <obj_property name="ObjectShortName">INTR_ID[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/IO_Reg/INT_CLR" type="logic">
         <obj_property name="ElementShortName">INT_CLR</obj_property>
         <obj_property name="ObjectShortName">INT_CLR</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/INTR" type="array">
         <obj_property name="ElementShortName">INTR[4:0]</obj_property>
         <obj_property name="ObjectShortName">INTR[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/IO_Reg/INT_CLR" type="logic">
         <obj_property name="ElementShortName">INT_CLR</obj_property>
         <obj_property name="ObjectShortName">INT_CLR</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/intr/IME" type="logic">
         <obj_property name="ElementShortName">IME</obj_property>
         <obj_property name="ObjectShortName">IME</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/IO_Reg/D_IE" type="array">
         <obj_property name="ElementShortName">D_IE[7:0]</obj_property>
         <obj_property name="ObjectShortName">D_IE[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/IO_Reg/D_IF" type="array">
         <obj_property name="ElementShortName">D_IF[7:0]</obj_property>
         <obj_property name="ObjectShortName">D_IF[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/IO_Reg/mem[16]" type="array">
         <obj_property name="ElementShortName">[16][7:0]</obj_property>
         <obj_property name="ObjectShortName">[16][7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/IO_Reg/mem[255]" type="array">
         <obj_property name="ElementShortName">[255][7:0]</obj_property>
         <obj_property name="ObjectShortName">[255][7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group268" type="group">
      <obj_property name="label">PC_MUX</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/PC_MUX/Out" type="array">
         <obj_property name="ElementShortName">Out[15:0]</obj_property>
         <obj_property name="ObjectShortName">Out[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/PC_MUX/In4" type="array">
         <obj_property name="ElementShortName">In4[15:0]</obj_property>
         <obj_property name="ObjectShortName">In4[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/PC_MUX/Sel" type="array">
         <obj_property name="ElementShortName">Sel[2:0]</obj_property>
         <obj_property name="ObjectShortName">Sel[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group267" type="group">
      <obj_property name="label">Flags</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/Flag_Reg/Z_OUT" type="logic">
         <obj_property name="ElementShortName">Z_OUT</obj_property>
         <obj_property name="ObjectShortName">Z_OUT</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/Flag_Reg/C_OUT" type="logic">
         <obj_property name="ElementShortName">C_OUT</obj_property>
         <obj_property name="ObjectShortName">C_OUT</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group266" type="group">
      <obj_property name="label">Reg</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/RegFile/mem[7]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[7][7:0]</obj_property>
         <obj_property name="ObjectShortName">[7][7:0]</obj_property>
         <obj_property name="label">RegA[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/RegFile/mem[0]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[0][7:0]</obj_property>
         <obj_property name="ObjectShortName">[0][7:0]</obj_property>
         <obj_property name="label">RegB[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/RegFile/mem[1]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[1][7:0]</obj_property>
         <obj_property name="ObjectShortName">[1][7:0]</obj_property>
         <obj_property name="label">RegC[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/RegFile/mem[2]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[2][7:0]</obj_property>
         <obj_property name="ObjectShortName">[2][7:0]</obj_property>
         <obj_property name="label">RegD[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/RegFile/mem[3]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[3][7:0]</obj_property>
         <obj_property name="ObjectShortName">[3][7:0]</obj_property>
         <obj_property name="label">RegE[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/RegFile/mem[4]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[4][7:0]</obj_property>
         <obj_property name="ObjectShortName">[4][7:0]</obj_property>
         <obj_property name="label">RegH[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/CPU/RegFile/mem[5]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[5][7:0]</obj_property>
         <obj_property name="ObjectShortName">[5][7:0]</obj_property>
         <obj_property name="label">RegL[7:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group311" type="group">
      <obj_property name="label">DMA</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/DMA_DELAY" type="array">
         <obj_property name="ElementShortName">DMA_DELAY[31:0]</obj_property>
         <obj_property name="ObjectShortName">DMA_DELAY[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/DMA_IDLE" type="array">
         <obj_property name="ElementShortName">DMA_IDLE[31:0]</obj_property>
         <obj_property name="ObjectShortName">DMA_IDLE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/DMA_TRANSFER_READ_ADDR" type="array">
         <obj_property name="ElementShortName">DMA_TRANSFER_READ_ADDR[31:0]</obj_property>
         <obj_property name="ObjectShortName">DMA_TRANSFER_READ_ADDR[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/DMA_TRANSFER_READ_DATA" type="array">
         <obj_property name="ElementShortName">DMA_TRANSFER_READ_DATA[31:0]</obj_property>
         <obj_property name="ObjectShortName">DMA_TRANSFER_READ_DATA[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/DMA_TRANSFER_WRITE_DATA" type="array">
         <obj_property name="ElementShortName">DMA_TRANSFER_WRITE_DATA[31:0]</obj_property>
         <obj_property name="ObjectShortName">DMA_TRANSFER_WRITE_DATA[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/DMA_TRANSFER_WRITE_WAIT" type="array">
         <obj_property name="ElementShortName">DMA_TRANSFER_WRITE_WAIT[31:0]</obj_property>
         <obj_property name="ObjectShortName">DMA_TRANSFER_WRITE_WAIT[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/count" type="array">
         <obj_property name="ElementShortName">count[7:0]</obj_property>
         <obj_property name="ObjectShortName">count[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/cpu_mem_disable" type="logic">
         <obj_property name="ElementShortName">cpu_mem_disable</obj_property>
         <obj_property name="ObjectShortName">cpu_mem_disable</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_a" type="array">
         <obj_property name="ElementShortName">dma_a[15:0]</obj_property>
         <obj_property name="ObjectShortName">dma_a[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_din" type="array">
         <obj_property name="ElementShortName">dma_din[7:0]</obj_property>
         <obj_property name="ObjectShortName">dma_din[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_dout" type="array">
         <obj_property name="ElementShortName">dma_dout[7:0]</obj_property>
         <obj_property name="ObjectShortName">dma_dout[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_occupy_extbus" type="logic">
         <obj_property name="ElementShortName">dma_occupy_extbus</obj_property>
         <obj_property name="ObjectShortName">dma_occupy_extbus</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_occupy_oambus" type="logic">
         <obj_property name="ElementShortName">dma_occupy_oambus</obj_property>
         <obj_property name="ObjectShortName">dma_occupy_oambus</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_occupy_vidbus" type="logic">
         <obj_property name="ElementShortName">dma_occupy_vidbus</obj_property>
         <obj_property name="ObjectShortName">dma_occupy_vidbus</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_rd" type="logic">
         <obj_property name="ElementShortName">dma_rd</obj_property>
         <obj_property name="ObjectShortName">dma_rd</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_start_addr" type="array">
         <obj_property name="ElementShortName">dma_start_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">dma_start_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/dma_wr" type="logic">
         <obj_property name="ElementShortName">dma_wr</obj_property>
         <obj_property name="ObjectShortName">dma_wr</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/mmio_din" type="array">
         <obj_property name="ElementShortName">mmio_din[7:0]</obj_property>
         <obj_property name="ObjectShortName">mmio_din[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/mmio_dout" type="array">
         <obj_property name="ElementShortName">mmio_dout[7:0]</obj_property>
         <obj_property name="ObjectShortName">mmio_dout[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/mmio_wr" type="logic">
         <obj_property name="ElementShortName">mmio_wr</obj_property>
         <obj_property name="ObjectShortName">mmio_wr</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/rst" type="logic">
         <obj_property name="ElementShortName">rst</obj_property>
         <obj_property name="ObjectShortName">rst</obj_property>
      </wvobject>
      <wvobject fp_name="/INTR_TEST_BENCH/DUT/DMA/state" type="array">
         <obj_property name="ElementShortName">state[2:0]</obj_property>
         <obj_property name="ObjectShortName">state[2:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
