Determining the location of the ModelSim executable...

Using: /home/agustinsilva447/intelFPGA/20.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ej3 -c ej3 --vector_source="/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/Waveform.vwf" --testbench_file="/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Tue Apr 20 10:23:10 2021Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ej3 -c ej3 --vector_source=/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/Waveform.vwf --testbench_file=/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim/" ej3 -c ej3

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Tue Apr 20 10:23:12 2021Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim/ ej3 -c ej3Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file ej3_6_1200mv_85c_slow.vo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ej3_6_1200mv_0c_slow.vo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ej3_min_1200mv_0c_fast.vo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ej3.vo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ej3_6_1200mv_85c_v_slow.sdo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ej3_6_1200mv_0c_v_slow.sdo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ej3_min_1200mv_0c_v_fast.sdo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo (204019): Generated file ej3_v.sdo in folder "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 602 megabytes    Info: Processing ended: Tue Apr 20 10:23:13 2021    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim/ej3.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/agustinsilva447/intelFPGA/20.1/modelsim_ase/linuxaloem/vsim -c -do ej3.do

Reading pref.tcl
# 2020.1
# do ej3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:23:14 on Apr 20,2021# vlog -work work ej3.vo 
# -- Compiling module ej3
# -- Compiling module hard_block
# # Top level modules:
# 	ej3# End time: 10:23:14 on Apr 20,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:23:14 on Apr 20,2021# vlog -work work Waveform.vwf.vt 
# -- Compiling module ej3_vlg_vec_tst
# 
# Top level modules:# 	ej3_vlg_vec_tst# End time: 10:23:14 on Apr 20,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ej3_vlg_vec_tst # Start time: 10:23:14 on Apr 20,2021# Loading work.ej3_vlg_vec_tst# Loading work.ej3# Loading work.hard_block# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# SDF 2020.1 Compiler 2020.02 Feb 28 2020# Loading instances from ej3_v.sdo# Loading altera_ver.PRIM_GDFF_LOW# Loading timing data from ej3_v.sdo# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.#    Time: 0 ps  Iteration: 0  Instance: /ej3_vlg_vec_tst File: Waveform.vwf.vt
# after#26
# ** Note: $finish    : Waveform.vwf.vt(79)#    Time: 1 us  Iteration: 0  Instance: /ej3_vlg_vec_tst
# End time: 10:23:14 on Apr 20,2021, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/Waveform.vwf...

Reading /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim/ej3.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/agustinsilva447/Escritorio/Github/FPGA/VHDL/HW2/ej3/simulation/qsim/ej3_20210420102314.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.