Analysis & Synthesis report for piezo_99
Fri May 25 16:59:50 2018
Version 4.2 Build 157 12/07/2004 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 25 16:59:50 2018        ;
; Quartus II Version          ; 4.2 Build 157 12/07/2004 SJ Full Version ;
; Revision Name               ; piezo_99                                 ;
; Top-level Entity Name       ; piezo_99                                 ;
; Family                      ; EXCALIBUR_ARM                            ;
+-----------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Device                                                                                     ; EPXA4F672C3   ;               ;
; Family name                                                                                ; EXCALIBUR_ARM ; Stratix       ;
; Use smart compilation                                                                      ; Normal        ; Normal        ;
; Create Debugging Nodes for IP Cores                                                        ; off           ; off           ;
; Preserve fewer node names                                                                  ; On            ; On            ;
; Disable OpenCore Plus hardware evaluation                                                  ; Off           ; Off           ;
; Verilog Version                                                                            ; Verilog_2001  ; Verilog_2001  ;
; VHDL Version                                                                               ; VHDL93        ; VHDL93        ;
; Top-level entity name                                                                      ; piezo_99      ; piezo_99      ;
; State Machine Processing                                                                   ; Auto          ; Auto          ;
; Extract Verilog State Machines                                                             ; On            ; On            ;
; Extract VHDL State Machines                                                                ; On            ; On            ;
; NOT Gate Push-Back                                                                         ; On            ; On            ;
; Power-Up Don't Care                                                                        ; On            ; On            ;
; Remove Redundant Logic Cells                                                               ; Off           ; Off           ;
; Remove Duplicate Registers                                                                 ; On            ; On            ;
; Ignore CARRY Buffers                                                                       ; Off           ; Off           ;
; Ignore CASCADE Buffers                                                                     ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                                                      ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                                                  ; Off           ; Off           ;
; Ignore LCELL Buffers                                                                       ; Off           ; Off           ;
; Ignore SOFT Buffers                                                                        ; On            ; On            ;
; Limit AHDL Integers to 32 Bits                                                             ; Off           ; Off           ;
; Auto Implement in ROM                                                                      ; Off           ; Off           ;
; Technology Mapper -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur              ; LUT           ; LUT           ;
; Optimization Technique -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur         ; Balanced      ; Balanced      ;
; Allow XOR Gate Usage                                                                       ; On            ; On            ;
; Carry Chain Length                                                                         ; 48            ; 48            ;
; Cascade Chain Length                                                                       ; 2             ; 2             ;
; Parallel Expander Chain Length -- APEX 20K/APEX 20KE/APEX 20KC/APEX II/ARM-based Excalibur ; 16            ; 16            ;
; Auto Carry Chains                                                                          ; On            ; On            ;
; Auto Parallel Expanders                                                                    ; On            ; On            ;
; Auto Open-Drain Pins                                                                       ; On            ; On            ;
; Remove Duplicate Logic                                                                     ; On            ; On            ;
; Perform WYSIWYG Primitive Resynthesis                                                      ; Off           ; Off           ;
; Perform gate-level register retiming                                                       ; Off           ; Off           ;
; Allow register retiming to trade off Tsu/Tco with Fmax                                     ; On            ; On            ;
; Auto ROM Replacement                                                                       ; On            ; On            ;
; Auto RAM Replacement                                                                       ; On            ; On            ;
; Auto Clock Enable Replacement                                                              ; On            ; On            ;
; Auto Resource Sharing                                                                      ; Off           ; Off           ;
; Allow Any RAM Size For Recognition                                                         ; Off           ; Off           ;
; Allow Any ROM Size For Recognition                                                         ; Off           ; Off           ;
; Allow Any Shift Register Size For Recognition                                              ; Off           ; Off           ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                            ;
+----------------------------------+-----------------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Name with Absolute Path ;
+----------------------------------+-----------------+------------------------------+
; piezo_99.v                       ; yes             ; D:/piezo_99/piezo_99.v       ;
+----------------------------------+-----------------+------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.2 Build 157 12/07/2004 SJ Full Version
    Info: Processing started: Fri May 25 16:59:50 2018
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off piezo_99 -c piezo_99
Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices
Info: Found 2 design units, including 2 entities, in source file piezo_99.v
    Info: Found entity 1: piezo_99
    Info: Found entity 2: piezo_tone
Warning: Verilog HDL assignment warning at piezo_99.v(44): truncated value with size 9 to match size of target (8)
Warning: Verilog HDL assignment warning at piezo_99.v(58): truncated value with size 7 to match size of target (6)
Warning: Verilog HDL assignment warning at piezo_99.v(63): truncated value with size 6 to match size of target (5)
Warning: Verilog HDL Always Construct warning at piezo_99.v(68): variable piezo_cnt may not be assigned a new value in every possible path through the Always Construct.  Variable piezo_cnt holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design.
Warning: Verilog HDL assignment warning at piezo_99.v(98): truncated value with size 11 to match size of target (10)
Error: Can't resolve multiple constant drivers for net "piezo_cnt[9]" at piezo_99.v(60)
Error: Constant driver at piezo_99.v(69)
Error: Can't elaborate user hierarchy "piezo_tone:U0_piezo_tone"
Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings
    Error: Processing ended: Fri May 25 16:59:50 2018
    Error: Elapsed time: 00:00:00


