==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'COO_SpMV.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'INLINE' cannot be applied: Function 'create_COO' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INLINE' cannot be applied: Function 'count_nnz' does not exist in any synthesis source file.
@W [HLS-40] Directive 'ARRAY_PARTITION' cannot be applied: Variable 'row_nnz' is not declared in 'worker'.
@W [HLS-40] Directive 'UNROLL' cannot be applied: Label 'LOOP_PE1' does not exist in function 'worker'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-501] Unrolling loop 'LOOP_PE2' (COO_SpMV.cpp:38) in function 'worker(float*)' completely.
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'LOOP_DEST1' (COO_SpMV.cpp:39) in function 'worker' completely.
@I [XFORM-101] Partitioning array 'val10_1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'col10_1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'row10_1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'matrix_10'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'dest_1' (COO_SpMV.cpp:36) in dimension 1 completely.
@I [XFORM-622] Instantiating function 'COO_SpMV'(COO_SpMV.cpp:19) to 'COO_SpMV.0' at call site (COO_SpMV.cpp:43) by setting 'dependence' to '0'.
@W [ANALYSIS-52] Found false 'RAW' inter dependency for variable 'output'.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'output.load'(COO_SpMV.cpp:25:11) from variable 'output' and 'store' operation to variable 'output', this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'output' and 'load' operation 'output.load'(COO_SpMV.cpp:25:11) from variable 'output', this may lead to incorrect RTL generation.
@I [HLS-111] Elapsed time: 3.11 seconds; current memory usage: 77.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'worker' ...
@W [SYN-103] Legalizing function name 'worker_COO_SpMV.0' to 'worker_COO_SpMV_0'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'worker_COO_SpMV_0' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 13.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 77.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'worker_COO_SpMV_0' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 78.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'worker' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 78.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'worker' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 79.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'worker_COO_SpMV_0' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'worker_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'worker_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'worker_COO_SpMV_0'.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 79.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'worker' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'worker/dest' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'worker' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'worker'.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 81.7 MB.
@I [RTMG-279] Implementing memory 'worker_COO_SpMV_0_row10_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'worker_COO_SpMV_0_val10_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'worker_COO_SpMV_0_col10_1_0_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'worker_COO_SpMV_0_vector_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'worker_dest_1_0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for worker.
@I [VHDL-304] Generating VHDL RTL for worker.
@I [VLOG-307] Generating Verilog RTL for worker.
@I [COSIM-47] Using XSIM for RTL simulation.
@I [COSIM-14] Instrumenting C test bench ...
@I [COSIM-302] Starting C TB testing ... 
@I [COSIM-333] Generating C post check test bench ...
@I [COSIM-12] Generating RTL test bench ...
@I [COSIM-323] Starting verilog simulation. 
@I [COSIM-15] Starting XSIM ...
@I [COSIM-316] Starting C post checking ...
@I [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
@I [HLS-112] Total elapsed time: 54.642 seconds; peak memory usage: 81.7 MB.
