// Seed: 1182502651
`define pp_1 0
`timescale 1ps / 1ps
module module_0;
  logic id_2, id_3, id_4;
  type_7 id_5 (
      id_4 * id_3 == id_1,
      id_4[1],
      1'b0,
      id_3,
      id_3
  );
endmodule
