GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Work\fpga-adc\summ_chain\src\full_sum.v'
Analyzing Verilog file 'C:\Work\fpga-adc\summ_chain\src\summ_chain.v'
Undeclared symbol 'o0', assumed default net type 'wire'("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":36)
WARN  (EX3073) : Port 's' remains unconnected for this instance("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":15)
WARN  (EX3073) : Port 's' remains unconnected for this instance("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":25)
WARN  (EX3073) : Port 's' remains unconnected for this instance("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":35)
Compiling module 'summ_chain'("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":1)
Compiling module 'full_sum'("C:\Work\fpga-adc\summ_chain\src\full_sum.v":1)
NOTE  (EX0101) : Current top module is "summ_chain"
WARN  (EX0211) : The output port "regs_out[7]" of module "summ_chain" has no driver("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (EX0211) : The output port "regs_out[6]" of module "summ_chain" has no driver("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (EX0211) : The output port "regs_out[5]" of module "summ_chain" has no driver("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (EX0211) : The output port "regs_out[4]" of module "summ_chain" has no driver("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (EX0211) : The output port "regs_out[3]" of module "summ_chain" has no driver("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (EX0211) : The output port "o2" of module "summ_chain" has no driver("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":4)
WARN  (EX0211) : The output port "o3" of module "summ_chain" has no driver("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":4)
[5%] Running netlist conversion ...
WARN  (CV0003) : Output "regs_out[3]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (CV0003) : Output "regs_out[4]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (CV0003) : Output "regs_out[5]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (CV0003) : Output "regs_out[6]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (CV0003) : Output "regs_out[7]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":3)
WARN  (CV0003) : Output "o2" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":4)
WARN  (CV0003) : Output "o3" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":4)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "full_sum" instantiated to "summ_inst1" is swept in optimizing("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":25)
WARN  (NL0002) : The module "full_sum" instantiated to "summ_inst2" is swept in optimizing("C:\Work\fpga-adc\summ_chain\src\summ_chain.v":35)
[95%] Generate netlist file "C:\Work\fpga-adc\summ_chain\impl\gwsynthesis\summ_chain.vg" completed
[100%] Generate report file "C:\Work\fpga-adc\summ_chain\impl\gwsynthesis\summ_chain_syn.rpt.html" completed
GowinSynthesis finish
