Running: E:\Xilinx_Software\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/pr1266/finalproject/mips_test_bench_isim_beh.exe -prj C:/Users/pr1266/finalproject/mips_test_bench_beh.prj work.mips_test_bench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/pr1266/finalproject/sign_extend.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/register_file.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/latch.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/instruction_memory.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/data_memory.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/Control.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/ALU_control.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/alu32bit.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/address_alu.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/mips.v" into library work
Analyzing Verilog file "C:/Users/pr1266/finalproject/mips_test_bench.v" into library work
Analyzing Verilog file "E:/Xilinx_Software/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/pr1266/finalproject/mips.v" Line 160: Size mismatch in connection of port <second>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/pr1266/finalproject/mips.v" Line 98: Size mismatch in connection of port <RegDst>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "C:/Users/pr1266/finalproject/mips.v" Line 111: Size mismatch in connection of port <write_addr>. Formal port size is 5-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module PC
Compiling module instruction_memory
Compiling module address_alu
Compiling module Control
Compiling module register_file
Compiling module sign_extend
Compiling module ALU_control
Compiling module alu32bit
Compiling module data_memory
Compiling module mips
Compiling module mips_test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/pr1266/finalproject/mips_test_bench_isim_beh.exe
Fuse Memory Usage: 28820 KB
Fuse CPU Usage: 405 ms
