Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 18 16:30:50 2021
| Host         : synestia6 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file project3_frame_control_sets_placed.rpt
| Design       : project3_frame
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             460 |          270 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             562 |          443 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------------+-------------------+------------------+----------------+--------------+
|       Clock Signal      |               Enable Signal               |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------------------+-------------------+------------------+----------------+--------------+
|  my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[4]_1[0]        | my_DE_stage/reset |                7 |              8 |         1.14 |
|  my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[4]_0[0]        | my_DE_stage/reset |                5 |             10 |         2.00 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_9[0]       | my_DE_stage/reset |               29 |             32 |         1.10 |
|  my_clock/inst/clk_out1 | my_DE_stage/after_branch_reg              | my_DE_stage/reset |                9 |             32 |         3.56 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/E[0]                         | my_DE_stage/reset |               25 |             32 |         1.28 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_0[0]       | my_DE_stage/reset |               25 |             32 |         1.28 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_1[0]       | my_DE_stage/reset |               28 |             32 |         1.14 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_10[0]      | my_DE_stage/reset |               27 |             32 |         1.19 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_11[0]      | my_DE_stage/reset |               24 |             32 |         1.33 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_12[0]      | my_DE_stage/reset |               26 |             32 |         1.23 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_14[0]      | my_DE_stage/reset |               28 |             32 |         1.14 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_2[0]       | my_DE_stage/reset |               27 |             32 |         1.19 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_3[0]       | my_DE_stage/reset |               29 |             32 |         1.10 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_4[0]       | my_DE_stage/reset |               25 |             32 |         1.28 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_5[0]       | my_DE_stage/reset |               26 |             32 |         1.23 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_6[0]       | my_DE_stage/reset |               25 |             32 |         1.28 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_13[0]      | my_DE_stage/reset |               23 |             32 |         1.39 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_7[0]       | my_DE_stage/reset |               26 |             32 |         1.23 |
| ~my_clock/inst/clk_out1 | my_MEM_stage/MEM_latch_reg[73]_8[0]       | my_DE_stage/reset |               29 |             32 |         1.10 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_4        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[55]_5        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[55]_4        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[55]_3        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[55]_2        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[55]_1        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[55]_0        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_3         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep__1_1 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_2         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_5        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_6        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_7        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_8        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_0        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_1        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_2        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_3        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_4        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_4         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_5         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_6         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_7         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_rep__1_3 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep_1    |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_7        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_6        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_5        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_4        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_3        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_2        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_1        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_0        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_rep__1_4 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep_2    |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_rep__1_2 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_rep__1_1 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_6        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_5        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_4        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_3        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_2        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_1        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[53]_0        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[56]_4        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_1         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[9]_0         |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_8        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_7        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_6        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[58]_5        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_3        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_2        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_1        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[57]_0        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[56]_3        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[56]_1        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[56]_0        |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep__1_7 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep__1_6 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep__1_5 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep__1_4 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep__1_3 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 | my_AGEX_stage/AGEX_latch_reg[54]_rep__1_2 |                   |               32 |            128 |         4.00 |
|  my_clock/inst/clk_out1 |                                           | my_DE_stage/reset |              270 |            460 |         1.70 |
+-------------------------+-------------------------------------------+-------------------+------------------+----------------+--------------+


