{"vcs1":{"timestamp_begin":1741688853.897558275, "rt":5.53, "ut":5.22, "st":0.25}}
{"vcselab":{"timestamp_begin":1741688859.498614513, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1741688859.830445608, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741688853.601252599}
{"VCS_COMP_START_TIME": 1741688853.601252599}
{"VCS_COMP_END_TIME": 1741688860.171180500}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 378572}}
{"vcselab": {"peak_mem": 174728}}
