Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/17201/Desktop/CO/P6/mips/mips_txt_isim_beh.exe -prj C:/Users/17201/Desktop/CO/P6/mips/mips_txt_beh.prj work.mips_txt work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/WReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/PIPC.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/PC.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/NPC.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/MReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/MD.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/GRF.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/EXT.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/EReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/DReg.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/CTRL.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/BEXT.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/BE.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/ALU.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/mips.v" into library work
Analyzing Verilog file "C:/Users/17201/Desktop/CO/P6/mips/mips_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160224 KB
Fuse CPU Usage: 311 ms
Compiling module PC
Compiling module NPC
Compiling module DReg
Compiling module CTRL
Compiling module GRF
Compiling module EXT
Compiling module EReg
Compiling module ALU
Compiling module MD
Compiling module MReg
Compiling module BE
Compiling module BEXT
Compiling module WReg
Compiling module PIPC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable C:/Users/17201/Desktop/CO/P6/mips/mips_txt_isim_beh.exe
Fuse Memory Usage: 169476 KB
Fuse CPU Usage: 656 ms
