// Seed: 2018885950
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output tri1 id_4,
    output id_5
);
  assign id_5 = id_2;
  supply1 id_6;
  assign id_6[1] = 1;
  assign id_4 = id_6;
endmodule
