[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of HIP4082IBZT production of RENESAS from the text:FN3676 Rev 5.00 Page 1 of 14\nSeptember 30, 2015FN3676\nRev 5.00\nSeptember 30, 2015HIP4082\n80V, 1.25A Peak Current H-Bridge FET Driver DATASHEET\nThe HIP4082 is a medium frequency, medium voltage \nH-Bridge N-Channel MOSFET driver IC, available in 16 lead plastic SOIC (N) and DIP packages. \nSpecifically targeted for PWM motor cont rol and UPS \napplications, bridge based designs are made simple and \nflexible with the HI P4082 H-bridge driver . With operation up \nto 80V, the device is best suited  to applications  of moderate \npower levels.\nSimilar to the HIP4081, it has a flexible input  protocol for \ndriving every possi ble switch combinat ion except those \nwhich would cause a shoot-through condition. The HIP4082’s reduced drive current allows smaller packaging and it has a much wider range of programmable dead times \n(0.1 to 4.5 \uf06ds) making it ideal for switching frequencies up to \n200kHz. The HIP4082 does not c ontain an internal charge \npump, but does incorporate non-latching level-shift \ntranslation control of t he upper drive circuits.\nThis set of features and spec ifications is optimized for \napplications where size and cost are important. For applications needing higher dri ve capability the HIP4080A \nand HIP4081A are recommended.Features\n• Independently Drives 4 N-Channel FET in Half Bridge or \nFull Bridge Configurations\n• Bootstrap Supply Max Voltage to 95VDC\n• Drives 1000pF Load in Free Air at 50°C with Rise and Fall \nTimes of Typically 15ns\n• User-Programmable De ad Time (0.1 to 4.5 \uf06ds)\n• DIS (Disable) Overrides Inpu t Control and Refreshes \nBootstrap Capaci tor when Pulled Low\n• Input Logic Thresholds Comp atible with 5V to 15V Logic \nLevels\n• Shoot-Through Protection\n• Undervoltage Protection\n• Pb-Free Plus Anneal Available (RoHS Compliant)\nApplications\n• UPS Systems• DC Motor Controls\n• Full Bridge Power Supplies\n• Switching Power Amplifiers• Noise Cancellation Systems\n• Battery Powered Vehicles\n• Peripherals• Medium/Large Voice Coil Motors\n• Related Literature\n- TB363, Guidelines for Handling and Processing \nMoisture Sensitive Surfac e Mount Devices (SMDs)\nHIP4082\nFN3676 Rev 5.00 Page 2 of 14\nSeptember 30, 2015HIP4082\nPinout\nHIP4082 \n(PDIP, SOIC)\nTOP VIEWOrdering Information\nPART NUMBER PART MARKINGTEMP.\nRANGE (°C) PACKAGEPKG.\nDWG. #\nHIP4082IB* HIP4082IB -55 to +125 16 Ld SOIC (N) M16.15\nHIP4082IBZ*\n(Note)4082IBZ -55 to +125 16 Ld SOIC (N) (Pb-free) M16.15\nHIP4082IP (No longer avail-\nable, recommended replace-\nment: HIP4082IPZ)HIP4082IP -55 to +125 16 Ld PDIP E16.3\nHIP4082IPZ (Note) HIP4082IPZ -55 to +125 16 Ld PDIP** (Pb-free) E16 .3\n*Add “T” suffix for tape and reel.\nNOTE: Intersil Pb-free plus anneal products employ special Pb-fr ee material sets; molding compounds/die attach materials and 10 0% matte tin plate \ntermination finish, which are RoHS compliant and compatible wit h both SnPb and Pb-free solderi ng operations. Intersil Pb-free products are MSL \nclassified at Pb-free peak reflow temperatures that meet or exc eed the Pb-free requirements of IPC/JEDEC J STD-020.\n**Pb-free PDIPs can be used for through hole wave solder proces sing only. They are not intended fo r use in Reflow solder proce ssing applications.\n141516\n913\n12\n11\n101\n2\n3\n4\n5\n76\n8BHB\nBHI\nBLI\nALI\nDEL\nVSS \nDISAHIBHO\nBLO\nALO\nVDD\nAHS\nAHO\nAHBBHS\nHIP4082\nFN3676 Rev 5.00 Page 3 of 14\nSeptember 30, 2015Application Block Diagram\nFunctional Block Diagram80V\nGNDLOAD\nHIP4082\nGND12V\nAHIALIBLIBHI BLOBHSBHO\nALO\nAHS\nAHO\n382\n7\n412\n5\n6TURN-ON\nDELAYDRIVER\n13LEVEL\nSHIFTDRIVERAHB\nAHS9\n10\n11\n1415161\nDRIVER\nTURN-ON\nDELAY\nDRIVER\nTURN-ON\nDELAYLEVEL\nSHIFTAHOBHB\nBHSBHO\nALO BLOTURN-ON\nDELAY\nUNDERVOLTAGEDETECTORVDDBHI\nAHIDIS\nALIV\nDD\nDEL\nBLI\nVSSU/V U/VHIP4082\nHIP4082\nFN3676 Rev 5.00 Page 4 of 14\nSeptember 30, 2015Typical Application (PWM Mode Switching)\n80V\n12V12V\nDIS\nGND\nGNDTO OPTIONAL\nCURRENT CONTROLLER ORPWMLOAD\nINPUT\n+-141516\n913\n12\n11\n101\n2\n3\n4\n5\n76\n8BHB\nBHI\nBLI\nALI\nDEL\nVSS \nDISAHIBHO\nBLO\nALO\nVDD\nAHS\nAHO\nAHBBHS\nOVERCURRENT LATCHRDISDELAY RESISTOR\nFROM\nOPTIONAL \nOVERCURRENT \nLATCH\nRSHHIP4082\nHIP4082\nFN3676 Rev 5.00 Page 5 of 14\nSeptember 30, 2015Absolute Maximum Ratings Thermal Information\nSupply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 16V\nLogic I/O Voltages . . . . . . . . . . . . . . . . . . . . . . . -0.3V to VDD +0.3V\nVoltage on AHS, BHS  . . . . . -6V (Transient) to 80V (25°C to 15 0°C)\nVoltage on AHS, BHS  . . . . . -6V (Tr ansient) to 70V (-55°C to15 0°C)\nVoltage on AHB, BHB  . . . . . . . . VAHS, BHS  -0.3V to VAHS, BHS  +VDD\nVoltage on ALO, BLO. . . . . . . . . . . . . . . . . . VSS -0.3V to VDD +0.3V\nVoltage on AHO, BHO . . . VAHS, BHS  -0.3V to VAHB, BHB  +0.3V Input\nCurrent, DEL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -5mA to 0mA\nPhase Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20V/ns\nNOTE: All voltages are relative VSS unless otherwise specified.Thermal Resistance \uf071JA (°C/W)\nSOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 115\nDIP Package  . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 90\nMaximum Power Dissipation. . . . . . . . . . . . . . . . . . . . . . . . See Curve\nStorage Temperature Range . . . . . . . . . . . . . . . . . .-6 5°C to +150°C\nOperating Max. Junction Temperature. . . . . . . . . . . . . . . . . . +150°C\nLead Temperature (Soldering 10s)  . . . . . . . . . . . . . . . . . . . . +300°C\n(For SOIC - Lead Tips Only))\nOperating Conditions\nSupply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . +8.5V to +15 V\nVoltage on VSS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -1. 0V to +1.0V\nVoltage on AHB, BHB  . . . . . . . .VAHS, BHS  +7.5V to VAHS, BHS +VDD\nInput Current, DEL  . . . . . . . . . . . . . . . . . . . . . .  . . . -4mA to -100 \uf06dA\nCAUTION: Stresses above those listed in “Abs olute Maximum Ratings” may cause permanent dam age to the device. This is a stress o nly rating and operation of the\ndevice at these or any other conditions above those indicated in  the operational sections of this specification is not implied.\nElectrical Specifications VDD = VAHB = VBHB = 12V, VSS = VAHS = VBHS = 0V, RDEL = 100K \nPARAMETER SYMBOL TEST CONDITIONSTJ = +25°CTJ = -55°C \nTO +150°C\nUNITS MIN TYP MAX MIN MAX\nSUPPLY CURRENTS & UNDER VOLTAGE PROTECTION\nVDD Quiescent Current IDD All inputs = 0V, RDEL = 100K 1.2  2.3 3.5 0.85 4  mA\nAll inputs = 0V, RDEL = 10K 2.2 4.0 5.5 1.9 6.0 mA\nVDD Operating Current IDDO  f = 50kHz, no load 1.5 2.6 4.0 1.1 4.2  mA\n50kHz, no load, RDEL = 10k\uf057 2.5 4.0 6.4 2.1 6.6 mA\nAHB, BHB Off Qui escent Current IAHBL , IBHBL AHI = BHI = 0V 0.5 1.0 1.5 0.4 1.6 mA\nAHB, BHB On Quiescent Current IAHBH , IBHBH AHI = BHI = VDD 65 145 240 40 250 \uf06dA\nAHB, BHB Operating Current IAHBO , IBHBO f = 50kHz, CL = 1000pF .65 1.1 1.8 .45 2.0 mA\nAHS, BHS Leakage Current IHLK VAHS = VBHS = 80V\nVAHB = VBHB = 96\nVDD = Not Connected-- 1 . 0 -- \uf06dA\nVDD Rising Undervoltage Threshold VDDUV+ 6.8 7.6 8.25 6.5 8.5 V\nVDD Falling Undervoltage Threshold VDDUV- 6.5 7.1 7.8 6.25 8.1 V\nUndervoltage Hysteresis UVHYS 0.17 0.4 0.75 0.15 0.90 V\nAHB, BHB Undervoltage Threshold VHBUV Referenced to AHS & BHS 5 6.0 74 . 5 7 . 5 V\nINPUT PINS: ALI, BLI, AHI, BHI, & DIS\nLow Level Input Voltage VIL Full Operating Conditions - - 1.0 - 0.8 V\nHigh Level Input Voltage VIH Full Operating Conditions 2.5 - - 2.7 V\nInput Voltage Hysteresis -3 5- - - m V\nLow Level Input Current IIL VIN = 0V, Full Operating Conditions -145 -100 -60 -150 -50 \uf06dA\nHigh Level Input Current IIH VIN = 5V, Full Operating Conditions -1 - +1 -10 +10 \uf06dA\nTURN-ON DELAY PIN DEL\nDead Time TDEAD RDEL = 100K 2.5 4.5 8.0 2.0 8.5 \uf06ds\nRDEL = 10K 0.27 0.5 0.75 0.2 0.85 \uf06dsHIP4082\nHIP4082\nFN3676 Rev 5.00 Page 6 of 14\nSeptember 30, 2015GATE DRIVER OUTPUT PINS: ALO, BLO, AHO, & BHO\nLow Level Output Voltage VOL IOUT = 50mA 0.65 1.1 0.5 1.2 V\nHigh Level Output Voltage VDD-VOH IOUT = -50mA 0.7 1.2 0.5 1.3 V\nPeak Pullup Current IO+VOUT = 0V 1.1 1.4 2.5 0.85 2.75 A\nPeak Pulldown Current IO-VOUT = 12V 1.0 1.3 2.3 0.75 2.5 A\nSwitching Specifications VDD = VAHB = VBHB = 12V, VSS = VAHS = VBHS = 0V, RDEL= 100K, CL = 1000pF.\nPARAMETER SYMBOL TEST CONDITIONSTJ = +25°CTJ = -55°C TO \n+150°C\nUNITS MIN TYP MAX MIN MAX\nLower Turn-off Propagation Delay\n(ALI-ALO, BLI-BLO)TLPHL - 25 50 - 70 ns\nUpper Turn-off Propagation Delay\n(AHI-AHO, BHI-BHO)THPHL - 55 80 - 100 ns\nLower Turn-on Propagation Delay\n(ALI-ALO, BLI-BLO)TLPLH - 40 85 - 100 ns\nUpper Turn-on Propagation Delay\n(AHI-AHO, BHI-BHO)THPLH - 75 110 - 150 ns\nRise Time TR -9 2 0 - 2 5n s\nFall Time TF -9 2 0 - 2 5n s\nMinimum Input Pulse Width TPWIN-ON/OFF 50 - - 50 - ns\nOutput Pulse Response to 50 ns Input Pulse TPWOUT 63 80 ns\nDisable Turn-off Propagation Delay\n(DIS - Lower Outputs)TDISLOW - 50 80 - 90 ns\nDisable Turn-off Propagation Delay\n(DIS - Upper Outputs)TDISHIGH - 75 100 - 125 ns\nDisable Turn-on Propagation Delay\n(DIS - ALO & BLO)TDLPLH - 40 70 - 100 ns\nDisable Turn-on Propagation Delay \n(DIS- AHO & BHO)TDHPLH RDEL = 10K - 1.2 2 - 3 \uf06ds\nRefresh Pulse Width (ALO & BLO) TREF-PW 375 580 900 350 950 ns\nTRUTH TABLE\nINPUT OUTPUT\nALI, BLI AHI, BHI VDDUV VHBUV DIS ALO, BLO AHO, BHO\nXXXX1 0 0\nXX1XX 0 0\n0X010 0 01X0X0 1 0\n01000 0 1\n00000 0 0\nNOTE: X signifies that input c an be either a “1” or “0”.Electrical Specifications VDD = VAHB = VBHB = 12V, VSS = VAHS = VBHS = 0V, RDEL = 100K  (Continued)\nPARAMETER SYMBOL TEST CONDITIONSTJ = +25°CTJ = -55°C \nTO +150°C\nUNITS MIN TYP MAX MIN MAXHIP4082\nHIP4082\nFN3676 Rev 5.00 Page 7 of 14\nSeptember 30, 2015HIP4082\nPin Descriptions \nPIN\nNUMBER SYMBOL DESCRIPTION\n1 BHB B High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap\ndiode and positive side of bootstrap capacitor to this pin.\n2 BHI B High-side Input. Logic level input that controls BHO driv er (Pin 16). BLI (Pin 3) high level input overrides BHI high\nlevel input to prevent half-bridge shoot-through, see Truth Tab le. DIS (Pin 8) high level input overrides BHI high level\ninput. The pin can be driven by s ignal levels of 0V to 15V (no greater than VDD).\n3 BLI B Low-side Input. Logic level input that controls BLO drive r (Pin 14). If BHI (Pin 2) is driven high or not connected\nexternally then BLI controls both BLO and BHO drivers, with dea d time set by delay currents at DEL (Pin 5). DIS (Pin\n8) high level input overrides BLI high level input. The pin can  be driven by signal levels of 0V to 15V (no greater than\nVDD).\n4 ALI A Low-side Input. Logic level input that controls ALO drive r (Pin 13). If AHI (Pin 7) is driven high or not connected\nexternally then ALI controls both ALO and AHO drivers, with dea d time set by delay currents at DEL (Pin 5). DIS (Pin\n8) high level input overrides ALI high level input. The pin can  be driven by signal levels of 0V to 15V (no greater than\nVDD).\n5 DEL Turn-on DELay. Connect resistor from this pin to VSS to set timing current that defines the dead time between drive rs.\nAll drivers turn-off with no adjustable delay, so the DEL resis tor guarantees no shoot-through by delaying the turn-on\nof all drivers. The voltage across the DEL resistor is approxim ately Vdd -2V.\n6VSS Chip negative supply, generally will be ground.\n7 AHI A High-side Input. Logic level input that controls AHO driv er (Pin 10). ALI (Pin 4) high level input overrides AHI high\nlevel input to prevent half-bridge shoot-through, see Truth Tab le. DIS (Pin 8) high level input overrides AHI high level\ninput. The pin can be driven by s ignal levels of 0V to 15V (no greater than VDD).\n8 DIS DISable input. Logic level input that when taken high sets all four outputs low. DIS high overrides all other inputs. When\nDIS is taken low the outputs are controlled by the other inputs . The pin can be driven by signal levels of 0V to 15V (no\ngreater than VDD).\n9 AHB A High-side Bootstrap supply. External bootstrap diode and capacitor are required. Connect cathode of bootstrap\ndiode and positive side of bootstrap capacitor to this pin. \n10 AHO A High-side Output. Connect to  gate of A High-side power M OSFET.\n11 AHS A High-side Source connection. Connect to source of A High -side power MOSFET. Connect negative side of bootstrap\ncapacitor to this pin. \n12 VDD Positive supply to control logic and lower gate drivers. De-cou ple this pin to VSS (Pin 6).\n13 ALO A Low-side Output. Connect to gate of A Low-side power MOS FET.\n14 BLO B Low-side Output. Connect to gate of B Low-side power MOS FET.\n15 BHS B High-side Source connection. Connect to source of B High -side power MOSFET. Connect negative side of bootstrap\ncapacitor to this pin. \n16 BHO B High-side Output. Connect to  gate of B High-side power M OSFET.HIP4082\nHIP4082\nFN3676 Rev 5.00 Page 8 of 14\nSeptember 30, 2015HIP4082\nTiming Diagrams\nFIGURE 1. INDEPENDENT MODE\nFIGURE 2. BISTATE MODE\nFIGURE 3. DISABLE FUNCTIONDIS=0\nXLI\nXHI\nXLO\nXHOTLPHL THPHL\nTHPLH TLPLH TR\n(10% - 90%)TF\n(10% - 90%)X = A OR B, A AND B HALVES OF BRI DGE CONTROLLER ARE INDEPENDENT\nand UV\nDIS=0\nXLI\nXHI = HI OR NOT CONNECTED\nXLO\nXHOand UV\nDIS or UV\nXLI\nXHI\nXLO\nXHOTDLPLH TDIS\nTDHPLHTREF-PWHIP4082\nHIP4082\nFN3676 Rev 5.00 Page 9 of 14\nSeptember 30, 2015HIP4082\nPerformance Curves \nFIGURE 4. IDD SUPPLY CURRENT vs TEMPERATURE AND \nVDD SUPPLY VOLTAGEFIGURE 5. VDD SUPPLY CURRENT vs TEMPERATURE AND \nSWITCHING FREQUENCY (1000pF LOAD)\nFIGURE 6. FLOATING (IXHB) BIAS CURRENT vs \nFREQUENCY AND LOADFIGURE 7. GATE SOURCE/SINK PEAK CURRENT vs BIAS \nSUPPLY VOLTAGE AT 25°C\nFIGURE 8. GATE CURRENT vs TEMPERATURE, \nNORMALIZED TO 25°CFIGURE 9. VDD-VOH vs BIAS VOLTAGE TEMPERATURE-60 -40 -20 0 20 40 60 80 100 120 1401.51.7522.252.52.7533.253.5\nJUNCTION TEMPERATURE (°C)IDD SUPPLY CURRENT (mA)VDD = 16V\nVDD = 15V\nVDD = 12V\nVDD = 10V\nVDD = 8V\n-60 -40 -20 0 20 40 60 80 100 120 14045678910111213141516\nJUNCTION TEMPERATURE (°C)IDD SUPPLY CURRENT (mA)200kHz\n100kHz\n50kHz\n10kHz\n0 50 100 150 200012345678\nFREQUENCY (kHz)LOADED, NL BIAS CURRENTS (mA)1000pF LOAD\nNO LOAD\n8 9 10 11 12 13 14 150.50.7511.251.51.75\nBIAS SUPPLY VOLTAGE (V) AT 25°CPEAK GATE CURRENT (A)1.925\n0.815ISRC(BIAS)\nISNK(BIAS)\nBIAS2\n8 15SOURCE\nSINK\n-75 -50 -25 0 25 50 75 100 125 1500.80.911.11.2\nJUNCTION TEMPERATURE (°C)NORMALIZED GATE\nSINK/SOURCE CURRENT (A)\n8 9 10 11 12 13 14 150.611.4\nVDD SUPPLY VOLTAGE (V)VDD-VOH (V)1.2\n0.8-55°C-40°C0°C\n25°C\n125°C 150°C\nHIP4082\nFN3676 Rev 5.00 Page 10 of 14\nSeptember 30, 2015HIP4082\nFIGURE 10. VOL vs BIAS VOLTAGE AND TEMPERATURE FIGURE 11. UNDERVOLTAGE TRIP VOL TAGES vs \nTEMPERATURE\nFIGURE 12. UPPER LOWER TURN-ON /TURN-OFF \nPROPAGATION DELAY vs TEMPERATUREFIGURE 13. UPPER/LOWER DIS(ABLE) TO TURN-ON/OFF vs \nTEMPERATURE (°C)\nFIGURE 14. FULL BRIDGE LEVEL-SHIFT CURRENT vs \nFREQUENCY (kHz)FIGURE 15. MAXIMUM POWER DISSIPATION vs AMBIENT \nTEMPERATUREPerformance Curves  (Continued)\n8 9 10 11 12 13 141.4\nVDD SUPPLY VOLTAGE (V)VOL (V)\n151.2\n0.8\n0.6-55°C-40°C 0°C25°C\n125°C\n150°C1\n-60 -40 -20 0 20 40 60 80 100 120 140 16055.566.577.58\nJUNCTION TEMPERATURE (°C)VDD, BIAS SUPPLY VOLTAGE (V)LOWER U/V RESET\nLOWER U/V SET\nUPPER U/V SET/RESET\n-60 -40 -20 0 20 40 60 80 100 120 140 1602030405060708090100\nJUNCTION TEMPERATURE (°C)PROPAGATION DELAYS (ns)UPPER tON\nUPPER tOFF\nLOWER tON\nLOWER tOFF\n-60 -40 -20 0 20 40 60 80 100 120 140 16010100104\nJUNCTION TEMPERATURE (°C)DIS TO TURN-ON/OFF TIME (ns)1000DISHTON\nDISHTOFF\nDISLTONDISLOFF\n0 20 40 60 80 1000.511.52\nSWITCHING FREQUENCY (kHz)LEVEL-SHIFT CURRENT (mA)\n-60 -30 0 30 60 90 120 15000.511.522.5\nAMBIENT TEMPERATURE (°C)TOTAL POWER DISSIPATION (W)SOIC16 PIN DIP\nQUIESCENT BIAS COMPONENT\nHIP4082\nFN3676 Rev 5.00 Page 11 of 14\nSeptember 30, 2015HIP4082\nFIGURE 16. DEAD-TIME vs DEL RESISTANCE AND BIAS \nSUPPLY (VDD) VOLTAGEFIGURE 17. MAXIMUM OPERATING PEAK AHS/BHS \nVOLTAGE vs TEMPERATUREPerformance Curves  (Continued)\n0 10 20 30 40 50 60 70 80 901001001000104\nDEAD TIME RESISTANCE (k \uf057)DEAD TIME (ns)VDD = 12V\nVDD = 9VVDD = 15V\n100 50 0 50 100 1507075808590\nTEMPERATURE (°C)VXHS-VSSHIP4082\nHIP4082\nFN3676 Rev 5.00 Page 12 of 14\nSeptember 30, 2015About Intersil\nIntersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's produc ts \naddress some of the largest marke ts within the industrial and i nfrastructure, mobile computing and high-end consumer markets.\nFor the most  updated datasheet, application no tes, related documentation and  related parts, please see the respective product \ninformation page found at www.intersil.com . \nYou may report errors or suggesti ons for improving this datashe et by visiting www.intersil.com/ask .\nReliability reports are also a vailable from our website at www.intersil.com/support .Revision History\nThe revision history provided is  for informational purposes onl y and is believed to be accurate, but not warranted. Please go to the web to make \nsure that you have the latest revision. \nDATE REVISION CHANGE\nSeptember 30, 2015 FN3676.5 Updated the Ordering Information Tabl e on page 2.\nAdded Revision History and About Intersil sections.HIP4082\nHIP4082\nFN3676 Rev 5.00 Page 13 of 14\nSeptember 30, 2015HIP4082\nDual-In-Line Plastic Packages (PDIP)\nNOTES:\n1. Controlling Dimensions: INCH. In case of conflict between Eng lish and \nMetric dimensions, the inch dimensions control.\n2. Dimensioning and tolerancing per ANSI Y14.5M -1982.\n3. Symbols are defined in the “MO Series Symbol List” in Section  2.2 of \nPublication No. 95.\n4. Dimensions A, A1 and L are measured with the package seated i n JE-\nDEC seating plane gauge GS -3.\n5. D, D1, and E1 dimensions do not include mold flash or protrus ions. \nMold flash or protrusions shal l not exceed 0.010 inch (0.25mm).\n6. E and are measured with the leads constrained to be perpendic-\nular to datum .\n7. eB and eC are measured at the lead tips with the leads unconstrained. \neC must be zero or greater.\n8. B1 maximum dimensions do not i nclude dambar protrusions. Damb ar \nprotrusions shall not exceed 0.010 inch (0.25mm).\n9. N is the maximum number of terminal positions.\n10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3,  E28.3, \nE42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1. 14mm).eA\n-C-CLE\neA\nC\neBeC-B-E1\nINDEX12 3 N / 2N\nAREA\nSEATINGBASE\nPLANE\nPLANE-C-\nD1\nB1\nBeD\nD1AA2\nL\nA1-A-\n0.010 (0.25) C A M BSE16.3 (JEDEC MS-001-BB ISSUE D)\n16 LEAD DUAL-IN-LINE PLASTIC PACKAGE\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA- 0.210 - 5.33 4\nA1 0.015 - 0.39 -4\nA2 0.115 0.195 2.93 4.95 -\nB 0.014 0.022 0.356 0.558 -\nB1 0.045 0.070 1.15 1.77 8, 10\nC 0.008 0.014 0.204 0.355 -\nD 0.735 0.775 18.66 19.68 5\nD1 0.005 - 0.13 -5\nE 0.300 0.325 7.62 8.25 6\nE1 0.240 0.280 6.10 7.11 5\ne 0.100 BSC 2.54 BSC -\neA 0.300 BSC 7.62 BSC 6\neB - 0.430 - 10.92 7\nL 0.115 0.150 2.93 3.81 4\nN1 6 1 6 9\nRev. 0 12/93\nFN3676 Rev 5.00 Page 14 of 14\nSeptember 30, 2015HIP4082\nIntersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted\nin the quality certifications found at www.intersil.com/en/suppor t/qualandreliability.html\nIntersil products are sold by description on ly. Intersil may modify the circuit design an d/or specifications of products at any  time without notice, provided that such \nmodification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is  cautioned to verify that datasheets are \ncurrent before placing orders. Information fu rnished by Intersil is believed to be accu rate and reliable. However, no responsib ility is assumed by Intersil or its \nsubsidiaries for its use; nor for any infrin gements of patents or other rights of third parties which may result from its use. No license is granted by implication or \notherwise under any patent or patent rights of Intersil or its subsidiaries.\nFor information regarding Intersil Corporation and its products, see www.intersil.comFor additional products, see www.intersil.com/en/products.html© Copyright Intersil Americas LLC 2003-2015. All Rights Reserved.\nAll trademarks and registered trademarks are the property of their respective owners.HIP4082HIP4082\nSmall Outline Plast ic Packages (SOIC)\nNOTES:\n1. Symbols are defined in the “MO Series Symbol List” in Section  2.2 of \nPublication Number 95.\n2. Dimensioning and tolerancing per ANSI Y14.5M -1982.\n3. Dimension “D” does not include  mold flash, protrusions or gat e burrs. \nMold flash, protrusion and gate burrs shall not exceed 0.15mm ( 0.006\ninch) per side.\n4. Dimension “E” does not include interlead flash or protrusions . Interlead \nflash and protrusions shall not exceed 0.25mm (0.010 inch) per side.\n5. The chamfer on the body is optional. If it is not present, a visual index \nfeature must be located within the crosshatched area.\n6. “L” is the length of terminal  for soldering to a substrate.\n7. “N” is the number of terminal positions.8. Terminal numbers are shown for reference only.9. The lead width “B”, as measured 0.36mm (0.014 inch) or greate r above \nthe seating plane, shall not exceed a maximum value of 0.61mm\n(0.024 inch).\n10. Controlling dimension: MILLIMETER. Converted inch dimensions are \nnot necessarily exact.INDEX\nAREA\nE\nDN\n123-B-\n0.25(0.010) C A M BSe-A-L\nB\nM-C-\nA1ASEATING PLANE\n0.10(0.004)h x 45°\nCH 0.25(0.010) B M M\n\uf061M16.15 (JEDEC MS-012-AC ISSUE C)\n16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE\nSYMBOLINCHES MILLIMETERS\nNOTES MIN MAX MIN MAX\nA 0.0532 0.0688 1.35 1.75 -\nA1 0.0040 0.0098 0.10 0.25 -\nB 0.013 0.020 0.33 0.51 9\nC 0.0075 0.0098 0.19 0.25 -D 0.3859 0.3937 9.80 10.00 3\nE 0.1497 0.1574 3.80 4.00 4\ne 0.050 BSC 1.27 BSC -\nH 0.2284 0.2440 5.80 6.20 -\nh 0.0099 0.0196 0.25 0.50 5\nL 0.016 0.050 0.40 1.27 6\nN1 6 1 6 7\n\uf061 0° 8° 0° 8° -\nRev. 1 6/05\n"}]
!==============================================================================!
### Component Summary: HIP4082IBZT

**Manufacturer:** Renesas (formerly Intersil)  
**Product Code:** HIP4082IBZT  
**Datasheet Reference:** FN3676 Rev 5.00

#### Key Specifications:
- **Voltage Ratings:**
  - Maximum Supply Voltage (VDD): 16V
  - Bootstrap Supply Max Voltage: 95VDC
  - Voltage on AHS, BHS: -6V (Transient) to 80V (25°C to 150°C)
  
- **Current Ratings:**
  - Peak Output Current: 1.25A
  - Quiescent Current (IDD): 1.2 mA (typical, all inputs = 0V)
  
- **Power Consumption:**
  - Operating Current (IDDO) at 50kHz: 1.5 mA (typical, no load)
  
- **Operating Temperature Range:**
  - Storage Temperature: -65°C to +150°C
  - Operating Junction Temperature: +150°C
  
- **Package Type:**
  - Available in 16 lead plastic SOIC (N) and DIP packages.
  
- **Special Features:**
  - User-Programmable Dead Time: 0.1 to 4.5 µs
  - Shoot-Through Protection
  - Undervoltage Protection
  - Compatible with 5V to 15V Logic Levels
  - Pb-Free and RoHS Compliant
  
- **Moisture Sensitive Level (MSL):**
  - Classified according to IPC/JEDEC J-STD-020.

#### Description:
The HIP4082 is a medium frequency, medium voltage H-Bridge N-Channel MOSFET driver IC. It is designed to drive four N-channel MOSFETs in half-bridge or full-bridge configurations, making it suitable for PWM motor control and uninterruptible power supply (UPS) applications. The device operates efficiently at voltages up to 80V and is optimized for moderate power levels, allowing for compact designs.

#### Typical Applications:
- **UPS Systems:** Provides reliable power management and control.
- **DC Motor Controls:** Ideal for driving motors in various applications.
- **Full Bridge Power Supplies:** Used in power conversion and regulation.
- **Switching Power Amplifiers:** Enhances audio and signal processing capabilities.
- **Noise Cancellation Systems:** Utilized in audio applications for noise reduction.
- **Battery Powered Vehicles:** Supports efficient motor control in electric vehicles.
- **Medium/Large Voice Coil Motors:** Drives larger motors in industrial applications.

This summary encapsulates the essential characteristics and applications of the HIP4082IBZT, providing a clear understanding of its capabilities and use cases in electronic designs.