tst r0, r1 
mvnne r2, r3 
mvneq r2, r1 
tst r2, r3 
addeq r1, r2, r2 
mov r0, r1 
rsb r1, r0, #4 
