{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 09:49:22 2019 " "Info: Processing started: Thu Jun 27 09:49:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controle:cont\|Tx\[0\] " "Warning: Node \"controle:cont\|Tx\[0\]\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:cont\|Ty\[1\] " "Warning: Node \"controle:cont\|Ty\[1\]\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:cont\|Ty\[0\] " "Warning: Node \"controle:cont\|Ty\[0\]\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:cont\|Ty\[2\] " "Warning: Node \"controle:cont\|Ty\[2\]\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:cont\|Tx\[2\] " "Warning: Node \"controle:cont\|Tx\[2\]\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria:comb_4\|inX\[1\] " "Warning: Node \"memoria:comb_4\|inX\[1\]\" is a latch" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria:comb_4\|inX\[2\] " "Warning: Node \"memoria:comb_4\|inX\[2\]\" is a latch" {  } { { "memoria.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/memoria.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:cont\|Tz\[0\] " "Warning: Node \"controle:cont\|Tz\[0\]\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:cont\|Tz\[2\] " "Warning: Node \"controle:cont\|Tz\[2\]\" is a latch" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 3 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter:comb_3\|outCounter\[0\] " "Info: Detected ripple clock \"counter:comb_3\|outCounter\[0\]\" as buffer" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:comb_3\|outCounter\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "counter:comb_3\|LessThan0~0 " "Info: Detected gated clock \"counter:comb_3\|LessThan0~0\" as buffer" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 10 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:comb_3\|LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:comb_3\|outCounter\[2\] " "Info: Detected ripple clock \"counter:comb_3\|outCounter\[2\]\" as buffer" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:comb_3\|outCounter\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "counter:comb_3\|outCounter\[1\] " "Info: Detected ripple clock \"counter:comb_3\|outCounter\[1\]\" as buffer" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "counter:comb_3\|outCounter\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register controle:cont\|Ty\[1\] register registradorY:registY\|outY\[0\] 166.33 MHz 6.012 ns Internal " "Info: Clock \"clock\" has Internal fmax of 166.33 MHz between source register \"controle:cont\|Ty\[1\]\" and destination register \"registradorY:registY\|outY\[0\]\" (period= 6.012 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.474 ns + Longest register register " "Info: + Longest register to register delay is 1.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controle:cont\|Ty\[1\] 1 REG LCCOMB_X22_Y25_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 6; REG Node = 'controle:cont\|Ty\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:cont|Ty[1] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.228 ns) 0.506 ns registradorY:registY\|Mux3~1 2 COMB LCCOMB_X22_Y25_N28 3 " "Info: 2: + IC(0.278 ns) + CELL(0.228 ns) = 0.506 ns; Loc. = LCCOMB_X22_Y25_N28; Fanout = 3; COMB Node = 'registradorY:registY\|Mux3~1'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { controle:cont|Ty[1] registradorY:registY|Mux3~1 } "NODE_NAME" } } { "registradorY.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorY.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.746 ns) 1.474 ns registradorY:registY\|outY\[0\] 3 REG LCFF_X22_Y25_N31 5 " "Info: 3: + IC(0.222 ns) + CELL(0.746 ns) = 1.474 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 5; REG Node = 'registradorY:registY\|outY\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.968 ns" { registradorY:registY|Mux3~1 registradorY:registY|outY[0] } "NODE_NAME" } } { "registradorY.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorY.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 66.08 % ) " "Info: Total cell delay = 0.974 ns ( 66.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 33.92 % ) " "Info: Total interconnect delay = 0.500 ns ( 33.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { controle:cont|Ty[1] registradorY:registY|Mux3~1 registradorY:registY|outY[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "1.474 ns" { controle:cont|Ty[1] {} registradorY:registY|Mux3~1 {} registradorY:registY|outY[0] {} } { 0.000ns 0.278ns 0.222ns } { 0.000ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.448 ns - Smallest " "Info: - Smallest clock skew is -4.448 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clock~clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns registradorY:registY\|outY\[0\] 3 REG LCFF_X22_Y25_N31 5 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X22_Y25_N31; Fanout = 5; REG Node = 'registradorY:registY\|outY\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.294 ns" { clock~clkctrl registradorY:registY|outY[0] } "NODE_NAME" } } { "registradorY.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorY.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl registradorY:registY|outY[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} registradorY:registY|outY[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.939 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.712 ns) 3.396 ns counter:comb_3\|outCounter\[0\] 2 REG LCFF_X18_Y22_N19 11 " "Info: 2: + IC(1.830 ns) + CELL(0.712 ns) = 3.396 ns; Loc. = LCFF_X18_Y22_N19; Fanout = 11; REG Node = 'counter:comb_3\|outCounter\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.542 ns" { clock counter:comb_3|outCounter[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.228 ns) 3.918 ns counter:comb_3\|LessThan0~0 3 COMB LCCOMB_X18_Y22_N6 1 " "Info: 3: + IC(0.294 ns) + CELL(0.228 ns) = 3.918 ns; Loc. = LCCOMB_X18_Y22_N6; Fanout = 1; COMB Node = 'counter:comb_3\|LessThan0~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 5.965 ns counter:comb_3\|LessThan0~0clkctrl 4 COMB CLKCTRL_G2 9 " "Info: 4: + IC(2.047 ns) + CELL(0.000 ns) = 5.965 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'counter:comb_3\|LessThan0~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.047 ns" { counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.053 ns) 6.939 ns controle:cont\|Ty\[1\] 5 REG LCCOMB_X22_Y25_N16 6 " "Info: 5: + IC(0.921 ns) + CELL(0.053 ns) = 6.939 ns; Loc. = LCCOMB_X22_Y25_N16; Fanout = 6; REG Node = 'controle:cont\|Ty\[1\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.974 ns" { counter:comb_3|LessThan0~0clkctrl controle:cont|Ty[1] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 26.62 % ) " "Info: Total cell delay = 1.847 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.092 ns ( 73.38 % ) " "Info: Total interconnect delay = 5.092 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.939 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Ty[1] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.939 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Ty[1] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl registradorY:registY|outY[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} registradorY:registY|outY[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.939 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Ty[1] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.939 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Ty[1] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "registradorY.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/registradorY.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { controle:cont|Ty[1] registradorY:registY|Mux3~1 registradorY:registY|outY[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "1.474 ns" { controle:cont|Ty[1] {} registradorY:registY|Mux3~1 {} registradorY:registY|outY[0] {} } { 0.000ns 0.278ns 0.222ns } { 0.000ns 0.228ns 0.746ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.491 ns" { clock clock~clkctrl registradorY:registY|outY[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "2.491 ns" { clock {} clock~combout {} clock~clkctrl {} registradorY:registY|outY[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.939 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Ty[1] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.939 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Ty[1] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.921ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 19 " "Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter:comb_3\|outCounter\[2\] controle:cont\|Tz\[0\] clock 2.562 ns " "Info: Found hold time violation between source  pin or register \"counter:comb_3\|outCounter\[2\]\" and destination pin or register \"controle:cont\|Tz\[0\]\" for clock \"clock\" (Hold time is 2.562 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.626 ns + Largest " "Info: + Largest clock skew is 3.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.928 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.712 ns) 3.396 ns counter:comb_3\|outCounter\[0\] 2 REG LCFF_X18_Y22_N19 11 " "Info: 2: + IC(1.830 ns) + CELL(0.712 ns) = 3.396 ns; Loc. = LCFF_X18_Y22_N19; Fanout = 11; REG Node = 'counter:comb_3\|outCounter\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.542 ns" { clock counter:comb_3|outCounter[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.228 ns) 3.918 ns counter:comb_3\|LessThan0~0 3 COMB LCCOMB_X18_Y22_N6 1 " "Info: 3: + IC(0.294 ns) + CELL(0.228 ns) = 3.918 ns; Loc. = LCCOMB_X18_Y22_N6; Fanout = 1; COMB Node = 'counter:comb_3\|LessThan0~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 5.965 ns counter:comb_3\|LessThan0~0clkctrl 4 COMB CLKCTRL_G2 9 " "Info: 4: + IC(2.047 ns) + CELL(0.000 ns) = 5.965 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'counter:comb_3\|LessThan0~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.047 ns" { counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.053 ns) 6.928 ns controle:cont\|Tz\[0\] 5 REG LCCOMB_X18_Y22_N0 6 " "Info: 5: + IC(0.910 ns) + CELL(0.053 ns) = 6.928 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 6; REG Node = 'controle:cont\|Tz\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.963 ns" { counter:comb_3|LessThan0~0clkctrl controle:cont|Tz[0] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 26.66 % ) " "Info: Total cell delay = 1.847 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.081 ns ( 73.34 % ) " "Info: Total interconnect delay = 5.081 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.928 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Tz[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.928 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Tz[0] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.910ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.302 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.618 ns) 3.302 ns counter:comb_3\|outCounter\[2\] 2 REG LCFF_X18_Y22_N27 9 " "Info: 2: + IC(1.830 ns) + CELL(0.618 ns) = 3.302 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 9; REG Node = 'counter:comb_3\|outCounter\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.448 ns" { clock counter:comb_3|outCounter[2] } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 44.58 % ) " "Info: Total cell delay = 1.472 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 55.42 % ) " "Info: Total interconnect delay = 1.830 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.302 ns" { clock counter:comb_3|outCounter[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.302 ns" { clock {} clock~combout {} counter:comb_3|outCounter[2] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.928 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Tz[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.928 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Tz[0] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.910ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.302 ns" { clock counter:comb_3|outCounter[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.302 ns" { clock {} clock~combout {} counter:comb_3|outCounter[2] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.970 ns - Shortest register register " "Info: - Shortest register to register delay is 0.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:comb_3\|outCounter\[2\] 1 REG LCFF_X18_Y22_N27 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y22_N27; Fanout = 9; REG Node = 'counter:comb_3\|outCounter\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:comb_3|outCounter[2] } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.366 ns) 0.970 ns controle:cont\|Tz\[0\] 2 REG LCCOMB_X18_Y22_N0 6 " "Info: 2: + IC(0.604 ns) + CELL(0.366 ns) = 0.970 ns; Loc. = LCCOMB_X18_Y22_N0; Fanout = 6; REG Node = 'controle:cont\|Tz\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { counter:comb_3|outCounter[2] controle:cont|Tz[0] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 37.73 % ) " "Info: Total cell delay = 0.366 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.604 ns ( 62.27 % ) " "Info: Total interconnect delay = 0.604 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { counter:comb_3|outCounter[2] controle:cont|Tz[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "0.970 ns" { counter:comb_3|outCounter[2] {} controle:cont|Tz[0] {} } { 0.000ns 0.604ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.928 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Tz[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.928 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Tz[0] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.910ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.302 ns" { clock counter:comb_3|outCounter[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.302 ns" { clock {} clock~combout {} counter:comb_3|outCounter[2] {} } { 0.000ns 0.000ns 1.830ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.970 ns" { counter:comb_3|outCounter[2] controle:cont|Tz[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "0.970 ns" { counter:comb_3|outCounter[2] {} controle:cont|Tz[0] {} } { 0.000ns 0.604ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Ty\[0\] controle:cont\|Ty\[0\] 11.520 ns register " "Info: tco from clock \"clock\" to destination pin \"Ty\[0\]\" through register \"controle:cont\|Ty\[0\]\" is 11.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.938 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.712 ns) 3.396 ns counter:comb_3\|outCounter\[0\] 2 REG LCFF_X18_Y22_N19 11 " "Info: 2: + IC(1.830 ns) + CELL(0.712 ns) = 3.396 ns; Loc. = LCFF_X18_Y22_N19; Fanout = 11; REG Node = 'counter:comb_3\|outCounter\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.542 ns" { clock counter:comb_3|outCounter[0] } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.228 ns) 3.918 ns counter:comb_3\|LessThan0~0 3 COMB LCCOMB_X18_Y22_N6 1 " "Info: 3: + IC(0.294 ns) + CELL(0.228 ns) = 3.918 ns; Loc. = LCCOMB_X18_Y22_N6; Fanout = 1; COMB Node = 'counter:comb_3\|LessThan0~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(0.000 ns) 5.965 ns counter:comb_3\|LessThan0~0clkctrl 4 COMB CLKCTRL_G2 9 " "Info: 4: + IC(2.047 ns) + CELL(0.000 ns) = 5.965 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'counter:comb_3\|LessThan0~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.047 ns" { counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl } "NODE_NAME" } } { "counter.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/counter.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.053 ns) 6.938 ns controle:cont\|Ty\[0\] 5 REG LCCOMB_X22_Y25_N22 6 " "Info: 5: + IC(0.920 ns) + CELL(0.053 ns) = 6.938 ns; Loc. = LCCOMB_X22_Y25_N22; Fanout = 6; REG Node = 'controle:cont\|Ty\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.973 ns" { counter:comb_3|LessThan0~0clkctrl controle:cont|Ty[0] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 26.62 % ) " "Info: Total cell delay = 1.847 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.091 ns ( 73.38 % ) " "Info: Total interconnect delay = 5.091 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.938 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Ty[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.938 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Ty[0] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.582 ns + Longest register pin " "Info: + Longest register to pin delay is 4.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controle:cont\|Ty\[0\] 1 REG LCCOMB_X22_Y25_N22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y25_N22; Fanout = 6; REG Node = 'controle:cont\|Ty\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controle:cont|Ty[0] } "NODE_NAME" } } { "controle.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/controle.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.478 ns) + CELL(2.104 ns) 4.582 ns Ty\[0\] 2 PIN PIN_N15 0 " "Info: 2: + IC(2.478 ns) + CELL(2.104 ns) = 4.582 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'Ty\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.582 ns" { controle:cont|Ty[0] Ty[0] } "NODE_NAME" } } { "CPU.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/CPU.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 45.92 % ) " "Info: Total cell delay = 2.104 ns ( 45.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.478 ns ( 54.08 % ) " "Info: Total interconnect delay = 2.478 ns ( 54.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.582 ns" { controle:cont|Ty[0] Ty[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.582 ns" { controle:cont|Ty[0] {} Ty[0] {} } { 0.000ns 2.478ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "6.938 ns" { clock counter:comb_3|outCounter[0] counter:comb_3|LessThan0~0 counter:comb_3|LessThan0~0clkctrl controle:cont|Ty[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "6.938 ns" { clock {} clock~combout {} counter:comb_3|outCounter[0] {} counter:comb_3|LessThan0~0 {} counter:comb_3|LessThan0~0clkctrl {} controle:cont|Ty[0] {} } { 0.000ns 0.000ns 1.830ns 0.294ns 2.047ns 0.920ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.582 ns" { controle:cont|Ty[0] Ty[0] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.582 ns" { controle:cont|Ty[0] {} Ty[0] {} } { 0.000ns 2.478ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 09:49:22 2019 " "Info: Processing ended: Thu Jun 27 09:49:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
