.TH "C:/Users/BJRODIER/Documents/QT_REPO/QT_VHDL_simulator/code/Ressources/SystemC/include/sysc/communication/sc_signal.h" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
C:/Users/BJRODIER/Documents/QT_REPO/QT_VHDL_simulator/code/Ressources/SystemC/include/sysc/communication/sc_signal.h
.SH SYNOPSIS
.br
.PP
\fR#include 'sysc/communication/sc_port\&.h'\fP
.br
\fR#include 'sysc/communication/sc_prim_channel\&.h'\fP
.br
\fR#include 'sysc/communication/sc_signal_ifs\&.h'\fP
.br
\fR#include 'sysc/communication/sc_writer_policy\&.h'\fP
.br
\fR#include 'sysc/kernel/sc_event\&.h'\fP
.br
\fR#include 'sysc/kernel/sc_process\&.h'\fP
.br
\fR#include 'sysc/kernel/sc_simcontext\&.h'\fP
.br
\fR#include 'sysc/datatypes/bit/sc_logic\&.h'\fP
.br
\fR#include 'sysc/tracing/sc_trace\&.h'\fP
.br
\fR#include <typeinfo>\fP
.br

.SS "Classes"

.in +1c
.ti -1c
.RI "class \fBsc_core::sc_signal_channel\fP"
.br
.ti -1c
.RI "class \fBsc_core::sc_signal_t< T, POL >\fP"
.br
.ti -1c
.RI "class \fBsc_core::sc_signal< T, POL >\fP"
.br
.ti -1c
.RI "class \fBsc_core::sc_signal< bool, POL >\fP"
.br
.ti -1c
.RI "class \fBsc_core::sc_signal< sc_dt::sc_logic, POL >\fP"
.br
.in -1c
.SS "Namespaces"

.in +1c
.ti -1c
.RI "namespace \fBsc_core\fP"
.br
.in -1c
.SS "Functions"

.in +1c
.ti -1c
.RI "inline::std::ostream & \fBsc_core::operator<<\fP (::std::ostream &\fBos\fP, \fBconst\fP \fBsc_signal_channel\fP &\fBa\fP)"
.br
.in -1c
.SS "Variables"

.in +1c
.ti -1c
.RI "\fBclass\fP \fBSC_API\fP \fBsc_core::sc_reset\fP"
.br
.ti -1c
.RI "\fBSC_API_TEMPLATE_DECL_\fP \fBsc_core::sc_signal_t< bool, SC_ONE_WRITER >\fP"
.br
.ti -1c
.RI "\fBSC_API_TEMPLATE_DECL_\fP \fBsc_core::sc_signal_t< bool, SC_MANY_WRITERS >\fP"
.br
.ti -1c
.RI "\fBSC_API_TEMPLATE_DECL_\fP \fBsc_core::sc_signal_t< bool, SC_UNCHECKED_WRITERS >\fP"
.br
.in -1c
.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
