
STM32F407DISC_GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000830  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080009b8  080009c0  000019c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080009b8  080009b8  000019c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080009b8  080009b8  000019c0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080009b8  080009c0  000019c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080009b8  080009b8  000019b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080009bc  080009bc  000019bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000019c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000019c0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000019c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a41  00000000  00000000  000019ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002c9  00000000  00000000  0000242b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  000026f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008b  00000000  00000000  000027c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000016f8  00000000  00000000  0000284b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000e8d  00000000  00000000  00003f43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000061ed  00000000  00000000  00004dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000afbd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000268  00000000  00000000  0000b000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0000b268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080009a0 	.word	0x080009a0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080009a0 	.word	0x080009a0

080001c8 <GPIO_PeriClockControl>:
 *
 * @Not             -none
 *
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDI){
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	460b      	mov	r3, r1
 80001d2:	70fb      	strb	r3, [r7, #3]

	if (EnorDI == ENABLE){
 80001d4:	78fb      	ldrb	r3, [r7, #3]
 80001d6:	2b01      	cmp	r3, #1
 80001d8:	d157      	bne.n	800028a <GPIO_PeriClockControl+0xc2>
		if (pGPIOx == GPIOA){
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a59      	ldr	r2, [pc, #356]	@ (8000344 <GPIO_PeriClockControl+0x17c>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d106      	bne.n	80001f0 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80001e2:	4b59      	ldr	r3, [pc, #356]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80001e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001e6:	4a58      	ldr	r2, [pc, #352]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80001e8:	f043 0301 	orr.w	r3, r3, #1
 80001ec:	6313      	str	r3, [r2, #48]	@ 0x30
			GPIOG_PCLK_DI();
		}else if (pGPIOx == GPIOI){
			GPIOI_PCLK_DI();
		}
	}
}
 80001ee:	e0a3      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOB){
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a56      	ldr	r2, [pc, #344]	@ (800034c <GPIO_PeriClockControl+0x184>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	d106      	bne.n	8000206 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80001f8:	4b53      	ldr	r3, [pc, #332]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80001fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001fc:	4a52      	ldr	r2, [pc, #328]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80001fe:	f043 0302 	orr.w	r3, r3, #2
 8000202:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000204:	e098      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOC){
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	4a51      	ldr	r2, [pc, #324]	@ (8000350 <GPIO_PeriClockControl+0x188>)
 800020a:	4293      	cmp	r3, r2
 800020c:	d106      	bne.n	800021c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800020e:	4b4e      	ldr	r3, [pc, #312]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000212:	4a4d      	ldr	r2, [pc, #308]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000214:	f043 0304 	orr.w	r3, r3, #4
 8000218:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800021a:	e08d      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOD){
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	4a4d      	ldr	r2, [pc, #308]	@ (8000354 <GPIO_PeriClockControl+0x18c>)
 8000220:	4293      	cmp	r3, r2
 8000222:	d106      	bne.n	8000232 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000224:	4b48      	ldr	r3, [pc, #288]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000228:	4a47      	ldr	r2, [pc, #284]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 800022a:	f043 0308 	orr.w	r3, r3, #8
 800022e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000230:	e082      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOE){
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	4a48      	ldr	r2, [pc, #288]	@ (8000358 <GPIO_PeriClockControl+0x190>)
 8000236:	4293      	cmp	r3, r2
 8000238:	d106      	bne.n	8000248 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800023a:	4b43      	ldr	r3, [pc, #268]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 800023c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800023e:	4a42      	ldr	r2, [pc, #264]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000240:	f043 0310 	orr.w	r3, r3, #16
 8000244:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000246:	e077      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOF){
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4a44      	ldr	r2, [pc, #272]	@ (800035c <GPIO_PeriClockControl+0x194>)
 800024c:	4293      	cmp	r3, r2
 800024e:	d106      	bne.n	800025e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000250:	4b3d      	ldr	r3, [pc, #244]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000254:	4a3c      	ldr	r2, [pc, #240]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000256:	f043 0320 	orr.w	r3, r3, #32
 800025a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800025c:	e06c      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOG){
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	4a3f      	ldr	r2, [pc, #252]	@ (8000360 <GPIO_PeriClockControl+0x198>)
 8000262:	4293      	cmp	r3, r2
 8000264:	d106      	bne.n	8000274 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000266:	4b38      	ldr	r3, [pc, #224]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800026a:	4a37      	ldr	r2, [pc, #220]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 800026c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000270:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000272:	e061      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOI){
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	4a3b      	ldr	r2, [pc, #236]	@ (8000364 <GPIO_PeriClockControl+0x19c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d15d      	bne.n	8000338 <GPIO_PeriClockControl+0x170>
			GPIOI_PCLK_EN();
 800027c:	4b32      	ldr	r3, [pc, #200]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 800027e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000280:	4a31      	ldr	r2, [pc, #196]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000282:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000286:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000288:	e056      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		if (pGPIOx == GPIOA){
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	4a2d      	ldr	r2, [pc, #180]	@ (8000344 <GPIO_PeriClockControl+0x17c>)
 800028e:	4293      	cmp	r3, r2
 8000290:	d106      	bne.n	80002a0 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 8000292:	4b2d      	ldr	r3, [pc, #180]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000296:	4a2c      	ldr	r2, [pc, #176]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000298:	f023 0301 	bic.w	r3, r3, #1
 800029c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800029e:	e04b      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOB){
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	4a2a      	ldr	r2, [pc, #168]	@ (800034c <GPIO_PeriClockControl+0x184>)
 80002a4:	4293      	cmp	r3, r2
 80002a6:	d106      	bne.n	80002b6 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80002a8:	4b27      	ldr	r3, [pc, #156]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002ac:	4a26      	ldr	r2, [pc, #152]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002ae:	f023 0302 	bic.w	r3, r3, #2
 80002b2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002b4:	e040      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOC){
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	4a25      	ldr	r2, [pc, #148]	@ (8000350 <GPIO_PeriClockControl+0x188>)
 80002ba:	4293      	cmp	r3, r2
 80002bc:	d106      	bne.n	80002cc <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 80002be:	4b22      	ldr	r3, [pc, #136]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002c2:	4a21      	ldr	r2, [pc, #132]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002c4:	f023 0304 	bic.w	r3, r3, #4
 80002c8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002ca:	e035      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOD){
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	4a21      	ldr	r2, [pc, #132]	@ (8000354 <GPIO_PeriClockControl+0x18c>)
 80002d0:	4293      	cmp	r3, r2
 80002d2:	d106      	bne.n	80002e2 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 80002d4:	4b1c      	ldr	r3, [pc, #112]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002d8:	4a1b      	ldr	r2, [pc, #108]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002da:	f023 0308 	bic.w	r3, r3, #8
 80002de:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002e0:	e02a      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOE){
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4a1c      	ldr	r2, [pc, #112]	@ (8000358 <GPIO_PeriClockControl+0x190>)
 80002e6:	4293      	cmp	r3, r2
 80002e8:	d106      	bne.n	80002f8 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 80002ea:	4b17      	ldr	r3, [pc, #92]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002ee:	4a16      	ldr	r2, [pc, #88]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 80002f0:	f023 0310 	bic.w	r3, r3, #16
 80002f4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002f6:	e01f      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOF){
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	4a18      	ldr	r2, [pc, #96]	@ (800035c <GPIO_PeriClockControl+0x194>)
 80002fc:	4293      	cmp	r3, r2
 80002fe:	d106      	bne.n	800030e <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 8000300:	4b11      	ldr	r3, [pc, #68]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000304:	4a10      	ldr	r2, [pc, #64]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000306:	f023 0320 	bic.w	r3, r3, #32
 800030a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800030c:	e014      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOG){
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	4a13      	ldr	r2, [pc, #76]	@ (8000360 <GPIO_PeriClockControl+0x198>)
 8000312:	4293      	cmp	r3, r2
 8000314:	d106      	bne.n	8000324 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000316:	4b0c      	ldr	r3, [pc, #48]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800031a:	4a0b      	ldr	r2, [pc, #44]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 800031c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000320:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000322:	e009      	b.n	8000338 <GPIO_PeriClockControl+0x170>
		}else if (pGPIOx == GPIOI){
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <GPIO_PeriClockControl+0x19c>)
 8000328:	4293      	cmp	r3, r2
 800032a:	d105      	bne.n	8000338 <GPIO_PeriClockControl+0x170>
			GPIOI_PCLK_DI();
 800032c:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 800032e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000330:	4a05      	ldr	r2, [pc, #20]	@ (8000348 <GPIO_PeriClockControl+0x180>)
 8000332:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000336:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000338:	bf00      	nop
 800033a:	370c      	adds	r7, #12
 800033c:	46bd      	mov	sp, r7
 800033e:	bc80      	pop	{r7}
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	40020000 	.word	0x40020000
 8000348:	40023800 	.word	0x40023800
 800034c:	40020400 	.word	0x40020400
 8000350:	40020800 	.word	0x40020800
 8000354:	40020c00 	.word	0x40020c00
 8000358:	40021000 	.word	0x40021000
 800035c:	40021400 	.word	0x40021400
 8000360:	40021800 	.word	0x40021800
 8000364:	40022000 	.word	0x40022000

08000368 <GPIO_Init>:
 *
 * @Not             -none
 *
 */

void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000368:	b580      	push	{r7, lr}
 800036a:	b086      	sub	sp, #24
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]

	uint32_t temp = 0; // temp. register
 8000370:	2300      	movs	r3, #0
 8000372:	617b      	str	r3, [r7, #20]

	//enable the peripheral clock

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	2101      	movs	r1, #1
 800037a:	4618      	mov	r0, r3
 800037c:	f7ff ff24 	bl	80001c8 <GPIO_PeriClockControl>

	// 1. configure the mode of gpio pin

	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	795b      	ldrb	r3, [r3, #5]
 8000384:	2b03      	cmp	r3, #3
 8000386:	d821      	bhi.n	80003cc <GPIO_Init+0x64>
		// non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // 乘以2是因為一個MODER register占2bit，要移動2個bit才能到下一個MODER register的起始位址
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	795b      	ldrb	r3, [r3, #5]
 800038c:	461a      	mov	r2, r3
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	791b      	ldrb	r3, [r3, #4]
 8000392:	005b      	lsls	r3, r3, #1
 8000394:	fa02 f303 	lsl.w	r3, r2, r3
 8000398:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	681a      	ldr	r2, [r3, #0]
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	791b      	ldrb	r3, [r3, #4]
 80003a4:	4619      	mov	r1, r3
 80003a6:	2303      	movs	r3, #3
 80003a8:	408b      	lsls	r3, r1
 80003aa:	43db      	mvns	r3, r3
 80003ac:	4619      	mov	r1, r3
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	400a      	ands	r2, r1
 80003b4:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; // Set
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	6819      	ldr	r1, [r3, #0]
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	697a      	ldr	r2, [r7, #20]
 80003c2:	430a      	orrs	r2, r1
 80003c4:	601a      	str	r2, [r3, #0]
		temp = 0;
 80003c6:	2300      	movs	r3, #0
 80003c8:	617b      	str	r3, [r7, #20]
 80003ca:	e0ca      	b.n	8000562 <GPIO_Init+0x1fa>
	}else{
		// interrupt mode
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	795b      	ldrb	r3, [r3, #5]
 80003d0:	2b04      	cmp	r3, #4
 80003d2:	d117      	bne.n	8000404 <GPIO_Init+0x9c>

			// 1.configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003d4:	4b4a      	ldr	r3, [pc, #296]	@ (8000500 <GPIO_Init+0x198>)
 80003d6:	68db      	ldr	r3, [r3, #12]
 80003d8:	687a      	ldr	r2, [r7, #4]
 80003da:	7912      	ldrb	r2, [r2, #4]
 80003dc:	4611      	mov	r1, r2
 80003de:	2201      	movs	r2, #1
 80003e0:	408a      	lsls	r2, r1
 80003e2:	4611      	mov	r1, r2
 80003e4:	4a46      	ldr	r2, [pc, #280]	@ (8000500 <GPIO_Init+0x198>)
 80003e6:	430b      	orrs	r3, r1
 80003e8:	60d3      	str	r3, [r2, #12]
			//clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003ea:	4b45      	ldr	r3, [pc, #276]	@ (8000500 <GPIO_Init+0x198>)
 80003ec:	689b      	ldr	r3, [r3, #8]
 80003ee:	687a      	ldr	r2, [r7, #4]
 80003f0:	7912      	ldrb	r2, [r2, #4]
 80003f2:	4611      	mov	r1, r2
 80003f4:	2201      	movs	r2, #1
 80003f6:	408a      	lsls	r2, r1
 80003f8:	43d2      	mvns	r2, r2
 80003fa:	4611      	mov	r1, r2
 80003fc:	4a40      	ldr	r2, [pc, #256]	@ (8000500 <GPIO_Init+0x198>)
 80003fe:	400b      	ands	r3, r1
 8000400:	6093      	str	r3, [r2, #8]
 8000402:	e035      	b.n	8000470 <GPIO_Init+0x108>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	795b      	ldrb	r3, [r3, #5]
 8000408:	2b05      	cmp	r3, #5
 800040a:	d117      	bne.n	800043c <GPIO_Init+0xd4>
			// 1.configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800040c:	4b3c      	ldr	r3, [pc, #240]	@ (8000500 <GPIO_Init+0x198>)
 800040e:	689b      	ldr	r3, [r3, #8]
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	7912      	ldrb	r2, [r2, #4]
 8000414:	4611      	mov	r1, r2
 8000416:	2201      	movs	r2, #1
 8000418:	408a      	lsls	r2, r1
 800041a:	4611      	mov	r1, r2
 800041c:	4a38      	ldr	r2, [pc, #224]	@ (8000500 <GPIO_Init+0x198>)
 800041e:	430b      	orrs	r3, r1
 8000420:	6093      	str	r3, [r2, #8]
			//clear the corresponding FTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000422:	4b37      	ldr	r3, [pc, #220]	@ (8000500 <GPIO_Init+0x198>)
 8000424:	68db      	ldr	r3, [r3, #12]
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	7912      	ldrb	r2, [r2, #4]
 800042a:	4611      	mov	r1, r2
 800042c:	2201      	movs	r2, #1
 800042e:	408a      	lsls	r2, r1
 8000430:	43d2      	mvns	r2, r2
 8000432:	4611      	mov	r1, r2
 8000434:	4a32      	ldr	r2, [pc, #200]	@ (8000500 <GPIO_Init+0x198>)
 8000436:	400b      	ands	r3, r1
 8000438:	60d3      	str	r3, [r2, #12]
 800043a:	e019      	b.n	8000470 <GPIO_Init+0x108>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	795b      	ldrb	r3, [r3, #5]
 8000440:	2b06      	cmp	r3, #6
 8000442:	d115      	bne.n	8000470 <GPIO_Init+0x108>
			// 1.configure the FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000444:	4b2e      	ldr	r3, [pc, #184]	@ (8000500 <GPIO_Init+0x198>)
 8000446:	689b      	ldr	r3, [r3, #8]
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	7912      	ldrb	r2, [r2, #4]
 800044c:	4611      	mov	r1, r2
 800044e:	2201      	movs	r2, #1
 8000450:	408a      	lsls	r2, r1
 8000452:	4611      	mov	r1, r2
 8000454:	4a2a      	ldr	r2, [pc, #168]	@ (8000500 <GPIO_Init+0x198>)
 8000456:	430b      	orrs	r3, r1
 8000458:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800045a:	4b29      	ldr	r3, [pc, #164]	@ (8000500 <GPIO_Init+0x198>)
 800045c:	68db      	ldr	r3, [r3, #12]
 800045e:	687a      	ldr	r2, [r7, #4]
 8000460:	7912      	ldrb	r2, [r2, #4]
 8000462:	4611      	mov	r1, r2
 8000464:	2201      	movs	r2, #1
 8000466:	408a      	lsls	r2, r1
 8000468:	4611      	mov	r1, r2
 800046a:	4a25      	ldr	r2, [pc, #148]	@ (8000500 <GPIO_Init+0x198>)
 800046c:	430b      	orrs	r3, r1
 800046e:	60d3      	str	r3, [r2, #12]
		}

		// 2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	791b      	ldrb	r3, [r3, #4]
 8000474:	089b      	lsrs	r3, r3, #2
 8000476:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	791b      	ldrb	r3, [r3, #4]
 800047c:	f003 0303 	and.w	r3, r3, #3
 8000480:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	4a1f      	ldr	r2, [pc, #124]	@ (8000504 <GPIO_Init+0x19c>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d04d      	beq.n	8000528 <GPIO_Init+0x1c0>
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a1d      	ldr	r2, [pc, #116]	@ (8000508 <GPIO_Init+0x1a0>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d032      	beq.n	80004fc <GPIO_Init+0x194>
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4a1c      	ldr	r2, [pc, #112]	@ (800050c <GPIO_Init+0x1a4>)
 800049c:	4293      	cmp	r3, r2
 800049e:	d02b      	beq.n	80004f8 <GPIO_Init+0x190>
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	4a1a      	ldr	r2, [pc, #104]	@ (8000510 <GPIO_Init+0x1a8>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d024      	beq.n	80004f4 <GPIO_Init+0x18c>
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4a19      	ldr	r2, [pc, #100]	@ (8000514 <GPIO_Init+0x1ac>)
 80004b0:	4293      	cmp	r3, r2
 80004b2:	d01d      	beq.n	80004f0 <GPIO_Init+0x188>
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a17      	ldr	r2, [pc, #92]	@ (8000518 <GPIO_Init+0x1b0>)
 80004ba:	4293      	cmp	r3, r2
 80004bc:	d016      	beq.n	80004ec <GPIO_Init+0x184>
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	4a16      	ldr	r2, [pc, #88]	@ (800051c <GPIO_Init+0x1b4>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d00f      	beq.n	80004e8 <GPIO_Init+0x180>
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a14      	ldr	r2, [pc, #80]	@ (8000520 <GPIO_Init+0x1b8>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d008      	beq.n	80004e4 <GPIO_Init+0x17c>
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	4a13      	ldr	r2, [pc, #76]	@ (8000524 <GPIO_Init+0x1bc>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d101      	bne.n	80004e0 <GPIO_Init+0x178>
 80004dc:	2308      	movs	r3, #8
 80004de:	e024      	b.n	800052a <GPIO_Init+0x1c2>
 80004e0:	2300      	movs	r3, #0
 80004e2:	e022      	b.n	800052a <GPIO_Init+0x1c2>
 80004e4:	2307      	movs	r3, #7
 80004e6:	e020      	b.n	800052a <GPIO_Init+0x1c2>
 80004e8:	2306      	movs	r3, #6
 80004ea:	e01e      	b.n	800052a <GPIO_Init+0x1c2>
 80004ec:	2305      	movs	r3, #5
 80004ee:	e01c      	b.n	800052a <GPIO_Init+0x1c2>
 80004f0:	2304      	movs	r3, #4
 80004f2:	e01a      	b.n	800052a <GPIO_Init+0x1c2>
 80004f4:	2303      	movs	r3, #3
 80004f6:	e018      	b.n	800052a <GPIO_Init+0x1c2>
 80004f8:	2302      	movs	r3, #2
 80004fa:	e016      	b.n	800052a <GPIO_Init+0x1c2>
 80004fc:	2301      	movs	r3, #1
 80004fe:	e014      	b.n	800052a <GPIO_Init+0x1c2>
 8000500:	40013c00 	.word	0x40013c00
 8000504:	40020000 	.word	0x40020000
 8000508:	40020400 	.word	0x40020400
 800050c:	40020800 	.word	0x40020800
 8000510:	40020c00 	.word	0x40020c00
 8000514:	40021000 	.word	0x40021000
 8000518:	40021400 	.word	0x40021400
 800051c:	40021800 	.word	0x40021800
 8000520:	40021c00 	.word	0x40021c00
 8000524:	40022000 	.word	0x40022000
 8000528:	2300      	movs	r3, #0
 800052a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 800052c:	4b5c      	ldr	r3, [pc, #368]	@ (80006a0 <GPIO_Init+0x338>)
 800052e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000530:	4a5b      	ldr	r2, [pc, #364]	@ (80006a0 <GPIO_Init+0x338>)
 8000532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000536:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000538:	7c7a      	ldrb	r2, [r7, #17]
 800053a:	7cbb      	ldrb	r3, [r7, #18]
 800053c:	009b      	lsls	r3, r3, #2
 800053e:	fa02 f103 	lsl.w	r1, r2, r3
 8000542:	4a58      	ldr	r2, [pc, #352]	@ (80006a4 <GPIO_Init+0x33c>)
 8000544:	7cfb      	ldrb	r3, [r7, #19]
 8000546:	3302      	adds	r3, #2
 8000548:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		// 3. enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 800054c:	4b56      	ldr	r3, [pc, #344]	@ (80006a8 <GPIO_Init+0x340>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	687a      	ldr	r2, [r7, #4]
 8000552:	7912      	ldrb	r2, [r2, #4]
 8000554:	4611      	mov	r1, r2
 8000556:	2201      	movs	r2, #1
 8000558:	408a      	lsls	r2, r1
 800055a:	4611      	mov	r1, r2
 800055c:	4a52      	ldr	r2, [pc, #328]	@ (80006a8 <GPIO_Init+0x340>)
 800055e:	430b      	orrs	r3, r1
 8000560:	6013      	str	r3, [r2, #0]
	}

	// 2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed = (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	791b      	ldrb	r3, [r3, #4]
 8000566:	005b      	lsls	r3, r3, #1
 8000568:	b2da      	uxtb	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	719a      	strb	r2, [r3, #6]
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	799b      	ldrb	r3, [r3, #6]
 8000572:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	689a      	ldr	r2, [r3, #8]
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	791b      	ldrb	r3, [r3, #4]
 800057e:	4619      	mov	r1, r3
 8000580:	2303      	movs	r3, #3
 8000582:	408b      	lsls	r3, r1
 8000584:	43db      	mvns	r3, r3
 8000586:	4619      	mov	r1, r3
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	400a      	ands	r2, r1
 800058e:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp; // Set
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	6899      	ldr	r1, [r3, #8]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	697a      	ldr	r2, [r7, #20]
 800059c:	430a      	orrs	r2, r1
 800059e:	609a      	str	r2, [r3, #8]
	temp = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]

	// 3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl = (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	791b      	ldrb	r3, [r3, #4]
 80005a8:	005b      	lsls	r3, r3, #1
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	71da      	strb	r2, [r3, #7]
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	79db      	ldrb	r3, [r3, #7]
 80005b4:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	68da      	ldr	r2, [r3, #12]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	791b      	ldrb	r3, [r3, #4]
 80005c0:	4619      	mov	r1, r3
 80005c2:	2303      	movs	r3, #3
 80005c4:	408b      	lsls	r3, r1
 80005c6:	43db      	mvns	r3, r3
 80005c8:	4619      	mov	r1, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	400a      	ands	r2, r1
 80005d0:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp; // Set
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	68d9      	ldr	r1, [r3, #12]
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	697a      	ldr	r2, [r7, #20]
 80005de:	430a      	orrs	r2, r1
 80005e0:	60da      	str	r2, [r3, #12]
	temp = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	617b      	str	r3, [r7, #20]

	// 4. configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType = (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	791b      	ldrb	r3, [r3, #4]
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	721a      	strb	r2, [r3, #8]
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	7a1b      	ldrb	r3, [r3, #8]
 80005f6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Clear
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	685a      	ldr	r2, [r3, #4]
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	791b      	ldrb	r3, [r3, #4]
 8000602:	4619      	mov	r1, r3
 8000604:	2301      	movs	r3, #1
 8000606:	408b      	lsls	r3, r1
 8000608:	43db      	mvns	r3, r3
 800060a:	4619      	mov	r1, r3
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	400a      	ands	r2, r1
 8000612:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp; // Set
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	6859      	ldr	r1, [r3, #4]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	697a      	ldr	r2, [r7, #20]
 8000620:	430a      	orrs	r2, r1
 8000622:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000624:	2300      	movs	r3, #0
 8000626:	617b      	str	r3, [r7, #20]

	// 5. configure the alternative functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	795b      	ldrb	r3, [r3, #5]
 800062c:	2b02      	cmp	r3, #2
 800062e:	d132      	bne.n	8000696 <GPIO_Init+0x32e>
		// configure the alt function register
		uint32_t temp1, temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/8;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	791b      	ldrb	r3, [r3, #4]
 8000634:	08db      	lsrs	r3, r3, #3
 8000636:	b2db      	uxtb	r3, r3
 8000638:	60fb      	str	r3, [r7, #12]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%8;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	791b      	ldrb	r3, [r3, #4]
 800063e:	f003 0307 	and.w	r3, r3, #7
 8000642:	60bb      	str	r3, [r7, #8]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2)); // Clear
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	68fa      	ldr	r2, [r7, #12]
 800064a:	3208      	adds	r2, #8
 800064c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	210f      	movs	r1, #15
 8000656:	fa01 f303 	lsl.w	r3, r1, r3
 800065a:	43db      	mvns	r3, r3
 800065c:	4619      	mov	r1, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4011      	ands	r1, r2
 8000664:	68fa      	ldr	r2, [r7, #12]
 8000666:	3208      	adds	r2, #8
 8000668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2)); // Set
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	68fa      	ldr	r2, [r7, #12]
 8000672:	3208      	adds	r2, #8
 8000674:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	7a5b      	ldrb	r3, [r3, #9]
 800067c:	4619      	mov	r1, r3
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	fa01 f303 	lsl.w	r3, r1, r3
 8000686:	4619      	mov	r1, r3
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4311      	orrs	r1, r2
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	3208      	adds	r2, #8
 8000692:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8000696:	bf00      	nop
 8000698:	3718      	adds	r7, #24
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40013800 	.word	0x40013800
 80006a8:	40013c00 	.word	0x40013c00

080006ac <GPIO_ToggleOutputPin>:
 * @return          -
 *
 * @Not             -
 *
 */
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber){
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= ( 1 << PinNumber );
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	78fa      	ldrb	r2, [r7, #3]
 80006be:	2101      	movs	r1, #1
 80006c0:	fa01 f202 	lsl.w	r2, r1, r2
 80006c4:	405a      	eors	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	615a      	str	r2, [r3, #20]
}
 80006ca:	bf00      	nop
 80006cc:	370c      	adds	r7, #12
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr

080006d4 <GPIO_IRQInterruptConfig>:
 * @return          -
 *
 * @Not             -
 *
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDI){
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	460a      	mov	r2, r1
 80006de:	71fb      	strb	r3, [r7, #7]
 80006e0:	4613      	mov	r3, r2
 80006e2:	71bb      	strb	r3, [r7, #6]

	if (EnorDI == ENABLE){
 80006e4:	79bb      	ldrb	r3, [r7, #6]
 80006e6:	2b01      	cmp	r3, #1
 80006e8:	d12c      	bne.n	8000744 <GPIO_IRQInterruptConfig+0x70>
		if (IRQNumber <= 31){
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	2b1f      	cmp	r3, #31
 80006ee:	d80a      	bhi.n	8000706 <GPIO_IRQInterruptConfig+0x32>
			// program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 80006f0:	4b2d      	ldr	r3, [pc, #180]	@ (80007a8 <GPIO_IRQInterruptConfig+0xd4>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	79fa      	ldrb	r2, [r7, #7]
 80006f6:	2101      	movs	r1, #1
 80006f8:	fa01 f202 	lsl.w	r2, r1, r2
 80006fc:	4611      	mov	r1, r2
 80006fe:	4a2a      	ldr	r2, [pc, #168]	@ (80007a8 <GPIO_IRQInterruptConfig+0xd4>)
 8000700:	430b      	orrs	r3, r1
 8000702:	6013      	str	r3, [r2, #0]
 8000704:	e011      	b.n	800072a <GPIO_IRQInterruptConfig+0x56>
		}else if (IRQNumber > 31 && IRQNumber < 64){ // 32 to 63
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	2b1f      	cmp	r3, #31
 800070a:	d90e      	bls.n	800072a <GPIO_IRQInterruptConfig+0x56>
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000710:	d80b      	bhi.n	800072a <GPIO_IRQInterruptConfig+0x56>
			// program ISER1 register
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
 8000712:	4b26      	ldr	r3, [pc, #152]	@ (80007ac <GPIO_IRQInterruptConfig+0xd8>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	79fa      	ldrb	r2, [r7, #7]
 8000718:	f002 021f 	and.w	r2, r2, #31
 800071c:	2101      	movs	r1, #1
 800071e:	fa01 f202 	lsl.w	r2, r1, r2
 8000722:	4611      	mov	r1, r2
 8000724:	4a21      	ldr	r2, [pc, #132]	@ (80007ac <GPIO_IRQInterruptConfig+0xd8>)
 8000726:	430b      	orrs	r3, r1
 8000728:	6013      	str	r3, [r2, #0]
		}else if (IRQNumber >= 64 && IRQNumber < 96);{ // 64 to 95
			// program ISER2 register
			*NVIC_ISER2 |= ( 1 << (IRQNumber % 64) );
 800072a:	4b21      	ldr	r3, [pc, #132]	@ (80007b0 <GPIO_IRQInterruptConfig+0xdc>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	79fa      	ldrb	r2, [r7, #7]
 8000730:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000734:	2101      	movs	r1, #1
 8000736:	fa01 f202 	lsl.w	r2, r1, r2
 800073a:	4611      	mov	r1, r2
 800073c:	4a1c      	ldr	r2, [pc, #112]	@ (80007b0 <GPIO_IRQInterruptConfig+0xdc>)
 800073e:	430b      	orrs	r3, r1
 8000740:	6013      	str	r3, [r2, #0]
		}else if (IRQNumber >= 64 && IRQNumber < 96);{ // 64 to 95
			// program ISER2 register
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
	    }
	}
}
 8000742:	e02b      	b.n	800079c <GPIO_IRQInterruptConfig+0xc8>
		if (IRQNumber <= 31){
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	2b1f      	cmp	r3, #31
 8000748:	d80a      	bhi.n	8000760 <GPIO_IRQInterruptConfig+0x8c>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 800074a:	4b1a      	ldr	r3, [pc, #104]	@ (80007b4 <GPIO_IRQInterruptConfig+0xe0>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	79fa      	ldrb	r2, [r7, #7]
 8000750:	2101      	movs	r1, #1
 8000752:	fa01 f202 	lsl.w	r2, r1, r2
 8000756:	4611      	mov	r1, r2
 8000758:	4a16      	ldr	r2, [pc, #88]	@ (80007b4 <GPIO_IRQInterruptConfig+0xe0>)
 800075a:	430b      	orrs	r3, r1
 800075c:	6013      	str	r3, [r2, #0]
 800075e:	e011      	b.n	8000784 <GPIO_IRQInterruptConfig+0xb0>
		}else if (IRQNumber > 31 && IRQNumber < 64){ // 32 to 63
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	2b1f      	cmp	r3, #31
 8000764:	d90e      	bls.n	8000784 <GPIO_IRQInterruptConfig+0xb0>
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	2b3f      	cmp	r3, #63	@ 0x3f
 800076a:	d80b      	bhi.n	8000784 <GPIO_IRQInterruptConfig+0xb0>
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
 800076c:	4b12      	ldr	r3, [pc, #72]	@ (80007b8 <GPIO_IRQInterruptConfig+0xe4>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	79fa      	ldrb	r2, [r7, #7]
 8000772:	f002 021f 	and.w	r2, r2, #31
 8000776:	2101      	movs	r1, #1
 8000778:	fa01 f202 	lsl.w	r2, r1, r2
 800077c:	4611      	mov	r1, r2
 800077e:	4a0e      	ldr	r2, [pc, #56]	@ (80007b8 <GPIO_IRQInterruptConfig+0xe4>)
 8000780:	430b      	orrs	r3, r1
 8000782:	6013      	str	r3, [r2, #0]
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
 8000784:	4b0d      	ldr	r3, [pc, #52]	@ (80007bc <GPIO_IRQInterruptConfig+0xe8>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	79fa      	ldrb	r2, [r7, #7]
 800078a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800078e:	2101      	movs	r1, #1
 8000790:	fa01 f202 	lsl.w	r2, r1, r2
 8000794:	4611      	mov	r1, r2
 8000796:	4a09      	ldr	r2, [pc, #36]	@ (80007bc <GPIO_IRQInterruptConfig+0xe8>)
 8000798:	430b      	orrs	r3, r1
 800079a:	6013      	str	r3, [r2, #0]
}
 800079c:	bf00      	nop
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bc80      	pop	{r7}
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	e000e100 	.word	0xe000e100
 80007ac:	e000e104 	.word	0xe000e104
 80007b0:	e000e108 	.word	0xe000e108
 80007b4:	e000e180 	.word	0xe000e180
 80007b8:	e000e184 	.word	0xe000e184
 80007bc:	e000e188 	.word	0xe000e188

080007c0 <GPIO_IRQPriorityConfig>:
*
* @Not             -
*
*/

void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority){
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	6039      	str	r1, [r7, #0]
 80007ca:	71fb      	strb	r3, [r7, #7]
	// 1. first lets find out the IPR register
	uint8_t iprx = IRQNumber / 4;
 80007cc:	79fb      	ldrb	r3, [r7, #7]
 80007ce:	089b      	lsrs	r3, r3, #2
 80007d0:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	f003 0303 	and.w	r3, r3, #3
 80007d8:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 80007da:	7bbb      	ldrb	r3, [r7, #14]
 80007dc:	00db      	lsls	r3, r3, #3
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	3304      	adds	r3, #4
 80007e2:	737b      	strb	r3, [r7, #13]

	*(NVIC_PR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount);
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	009b      	lsls	r3, r3, #2
 80007e8:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 80007ec:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 80007f0:	6819      	ldr	r1, [r3, #0]
 80007f2:	7b7b      	ldrb	r3, [r7, #13]
 80007f4:	683a      	ldr	r2, [r7, #0]
 80007f6:	409a      	lsls	r2, r3
 80007f8:	7bfb      	ldrb	r3, [r7, #15]
 80007fa:	009b      	lsls	r3, r3, #2
 80007fc:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000800:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000804:	430a      	orrs	r2, r1
 8000806:	601a      	str	r2, [r3, #0]
}
 8000808:	bf00      	nop
 800080a:	3714      	adds	r7, #20
 800080c:	46bd      	mov	sp, r7
 800080e:	bc80      	pop	{r7}
 8000810:	4770      	bx	lr
	...

08000814 <GPIO_IRQHandling>:
 * @return          -
 *
 * @Not             -
 *
 */
void GPIO_IRQHandling(uint8_t PinNumber){
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
	// clear the EXTI PR register corresponding to the pin number
	if(EXTI->EXTI_PR & ( 1 << PinNumber )){
 800081e:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <GPIO_IRQHandling+0x3c>)
 8000820:	695b      	ldr	r3, [r3, #20]
 8000822:	79fa      	ldrb	r2, [r7, #7]
 8000824:	2101      	movs	r1, #1
 8000826:	fa01 f202 	lsl.w	r2, r1, r2
 800082a:	4013      	ands	r3, r2
 800082c:	2b00      	cmp	r3, #0
 800082e:	d009      	beq.n	8000844 <GPIO_IRQHandling+0x30>
		//clear
		EXTI->EXTI_PR |= (1 << PinNumber);
 8000830:	4b07      	ldr	r3, [pc, #28]	@ (8000850 <GPIO_IRQHandling+0x3c>)
 8000832:	695b      	ldr	r3, [r3, #20]
 8000834:	79fa      	ldrb	r2, [r7, #7]
 8000836:	2101      	movs	r1, #1
 8000838:	fa01 f202 	lsl.w	r2, r1, r2
 800083c:	4611      	mov	r1, r2
 800083e:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <GPIO_IRQHandling+0x3c>)
 8000840:	430b      	orrs	r3, r1
 8000842:	6153      	str	r3, [r2, #20]
	}
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	bc80      	pop	{r7}
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	40013c00 	.word	0x40013c00

08000854 <main>:
// 中斷處理函數原型
void EXTI0_IRQHandler(void);

void delay(void);

int main(void){
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0

    GPIO_Handle_t GPIOLed, GPIOBtn;

    // LED 配置 (PD12 - 推挽輸出)
    GPIOLed.pGPIOx = GPIOD;
 800085a:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <main+0x60>)
 800085c:	60fb      	str	r3, [r7, #12]
    GPIOLed.GPIO_PinConfig.GPIO_PinNumber      = GPIO_PIN_NO_12;
 800085e:	230c      	movs	r3, #12
 8000860:	743b      	strb	r3, [r7, #16]
    GPIOLed.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8000862:	2301      	movs	r3, #1
 8000864:	747b      	strb	r3, [r7, #17]
    GPIOLed.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_SPD_VHIGH;
 8000866:	2303      	movs	r3, #3
 8000868:	74bb      	strb	r3, [r7, #18]
    GPIOLed.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OP_TYPE_PP;
 800086a:	2300      	movs	r3, #0
 800086c:	753b      	strb	r3, [r7, #20]
    GPIOLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800086e:	2300      	movs	r3, #0
 8000870:	74fb      	strb	r3, [r7, #19]

    // 按鈕配置 (PA0 - 輸入 + 中斷下降沿)
    GPIOBtn.pGPIOx = GPIOA;
 8000872:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <main+0x64>)
 8000874:	603b      	str	r3, [r7, #0]
    GPIOBtn.GPIO_PinConfig.GPIO_PinNumber      = GPIO_PIN_NO_0;
 8000876:	2300      	movs	r3, #0
 8000878:	713b      	strb	r3, [r7, #4]
    GPIOBtn.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IT_FT;  // 下降沿中斷
 800087a:	2304      	movs	r3, #4
 800087c:	717b      	strb	r3, [r7, #5]
    GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_SPD_VHIGH;
 800087e:	2303      	movs	r3, #3
 8000880:	71bb      	strb	r3, [r7, #6]
    GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;          // 內部上拉
 8000882:	2301      	movs	r3, #1
 8000884:	71fb      	strb	r3, [r7, #7]
    GPIOBtn.GPIO_PinConfig.GPIO_PinAltFunMode  = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	727b      	strb	r3, [r7, #9]

    // 初始化
    GPIO_Init(&GPIOLed);
 800088a:	f107 030c 	add.w	r3, r7, #12
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fd6a 	bl	8000368 <GPIO_Init>
    GPIO_Init(&GPIOBtn);
 8000894:	463b      	mov	r3, r7
 8000896:	4618      	mov	r0, r3
 8000898:	f7ff fd66 	bl	8000368 <GPIO_Init>

    // 配置 EXTI0 中斷 (IRQ6)
    GPIO_IRQInterruptConfig(6, ENABLE);      // EXTI0 中斷線 IRQ6
 800089c:	2101      	movs	r1, #1
 800089e:	2006      	movs	r0, #6
 80008a0:	f7ff ff18 	bl	80006d4 <GPIO_IRQInterruptConfig>
    GPIO_IRQPriorityConfig(6, 0);            // 最高優先級
 80008a4:	2100      	movs	r1, #0
 80008a6:	2006      	movs	r0, #6
 80008a8:	f7ff ff8a 	bl	80007c0 <GPIO_IRQPriorityConfig>

    // 啟用全域中斷
    __asm("cpsie i");
 80008ac:	b662      	cpsie	i

    while (1){
 80008ae:	bf00      	nop
 80008b0:	e7fd      	b.n	80008ae <main+0x5a>
 80008b2:	bf00      	nop
 80008b4:	40020c00 	.word	0x40020c00
 80008b8:	40020000 	.word	0x40020000

080008bc <EXTI0_IRQHandler>:

    return 0;
}

// EXTI0 中斷處理函數 (PA0 按下)
void EXTI0_IRQHandler(void){
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
    delay();  // 簡單防抖
 80008c0:	f000 f80c 	bl	80008dc <delay>

    // 切換 LED 狀態
    GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 80008c4:	210c      	movs	r1, #12
 80008c6:	4804      	ldr	r0, [pc, #16]	@ (80008d8 <EXTI0_IRQHandler+0x1c>)
 80008c8:	f7ff fef0 	bl	80006ac <GPIO_ToggleOutputPin>

    // 清除中斷標誌
    GPIO_IRQHandling(GPIO_PIN_NO_0);
 80008cc:	2000      	movs	r0, #0
 80008ce:	f7ff ffa1 	bl	8000814 <GPIO_IRQHandling>
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40020c00 	.word	0x40020c00

080008dc <delay>:

// 延遲函數 (防抖用)
void delay(void){
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < 50000; i++);
 80008e2:	2300      	movs	r3, #0
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	e002      	b.n	80008ee <delay+0x12>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3301      	adds	r3, #1
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d9f7      	bls.n	80008e8 <delay+0xc>
}
 80008f8:	bf00      	nop
 80008fa:	bf00      	nop
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr

08000904 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000904:	480d      	ldr	r0, [pc, #52]	@ (800093c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000906:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000908:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800090c:	480c      	ldr	r0, [pc, #48]	@ (8000940 <LoopForever+0x6>)
  ldr r1, =_edata
 800090e:	490d      	ldr	r1, [pc, #52]	@ (8000944 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000910:	4a0d      	ldr	r2, [pc, #52]	@ (8000948 <LoopForever+0xe>)
  movs r3, #0
 8000912:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000914:	e002      	b.n	800091c <LoopCopyDataInit>

08000916 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000916:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000918:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800091a:	3304      	adds	r3, #4

0800091c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800091c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800091e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000920:	d3f9      	bcc.n	8000916 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000922:	4a0a      	ldr	r2, [pc, #40]	@ (800094c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000924:	4c0a      	ldr	r4, [pc, #40]	@ (8000950 <LoopForever+0x16>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000928:	e001      	b.n	800092e <LoopFillZerobss>

0800092a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800092a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800092c:	3204      	adds	r2, #4

0800092e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800092e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000930:	d3fb      	bcc.n	800092a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000932:	f000 f811 	bl	8000958 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000936:	f7ff ff8d 	bl	8000854 <main>

0800093a <LoopForever>:

LoopForever:
  b LoopForever
 800093a:	e7fe      	b.n	800093a <LoopForever>
  ldr   r0, =_estack
 800093c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000940:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000944:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000948:	080009c0 	.word	0x080009c0
  ldr r2, =_sbss
 800094c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000950:	2000001c 	.word	0x2000001c

08000954 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000954:	e7fe      	b.n	8000954 <ADC_IRQHandler>
	...

08000958 <__libc_init_array>:
 8000958:	b570      	push	{r4, r5, r6, lr}
 800095a:	4d0d      	ldr	r5, [pc, #52]	@ (8000990 <__libc_init_array+0x38>)
 800095c:	4c0d      	ldr	r4, [pc, #52]	@ (8000994 <__libc_init_array+0x3c>)
 800095e:	1b64      	subs	r4, r4, r5
 8000960:	10a4      	asrs	r4, r4, #2
 8000962:	2600      	movs	r6, #0
 8000964:	42a6      	cmp	r6, r4
 8000966:	d109      	bne.n	800097c <__libc_init_array+0x24>
 8000968:	4d0b      	ldr	r5, [pc, #44]	@ (8000998 <__libc_init_array+0x40>)
 800096a:	4c0c      	ldr	r4, [pc, #48]	@ (800099c <__libc_init_array+0x44>)
 800096c:	f000 f818 	bl	80009a0 <_init>
 8000970:	1b64      	subs	r4, r4, r5
 8000972:	10a4      	asrs	r4, r4, #2
 8000974:	2600      	movs	r6, #0
 8000976:	42a6      	cmp	r6, r4
 8000978:	d105      	bne.n	8000986 <__libc_init_array+0x2e>
 800097a:	bd70      	pop	{r4, r5, r6, pc}
 800097c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000980:	4798      	blx	r3
 8000982:	3601      	adds	r6, #1
 8000984:	e7ee      	b.n	8000964 <__libc_init_array+0xc>
 8000986:	f855 3b04 	ldr.w	r3, [r5], #4
 800098a:	4798      	blx	r3
 800098c:	3601      	adds	r6, #1
 800098e:	e7f2      	b.n	8000976 <__libc_init_array+0x1e>
 8000990:	080009b8 	.word	0x080009b8
 8000994:	080009b8 	.word	0x080009b8
 8000998:	080009b8 	.word	0x080009b8
 800099c:	080009bc 	.word	0x080009bc

080009a0 <_init>:
 80009a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009a2:	bf00      	nop
 80009a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009a6:	bc08      	pop	{r3}
 80009a8:	469e      	mov	lr, r3
 80009aa:	4770      	bx	lr

080009ac <_fini>:
 80009ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009ae:	bf00      	nop
 80009b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80009b2:	bc08      	pop	{r3}
 80009b4:	469e      	mov	lr, r3
 80009b6:	4770      	bx	lr
