15:42:35
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "proyecto_e2_syn.prj" -log "proyecto_e2_Implmnt/proyecto_e2.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of proyecto_e2_Implmnt/proyecto_e2.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-OJR67Q4

# Tue Mar 21 15:45:35 2023

#Implementation: proyecto_e2_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":6:7:6:14|Top entity is set to proyecto.
@W: CD643 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\ffd.vhd":4:20:4:20|Ignoring use clause - ffd_pkg not found ...
@E: CD255 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\generador_caracteres.vhd":20:79:20:80|No identifier "pulse" in scope
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\generador_caracteres.vhd
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\tabla_caraceteres.vhd
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\posicion_txt.vhd
@E: CD264 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\salida_pantalla.vhd":38:20:38:30|Expecting assignment target
2 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\salida_pantalla.vhd
@E: CG103 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd":59:38:59:40|Expecting expression
3 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd
@E: CD218 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":80:7:80:11|Declaration hides port p_clk
@E: CG234 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":84:7:84:11|Duplicate definition of linea
@E: CG234 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":85:7:85:13|Duplicate definition of columna
@E: CD255 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":110:29:110:29|No identifier "char" in scope
7 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 21 15:45:35 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 21 15:45:35 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "proyecto_e2_syn.prj" -log "proyecto_e2_Implmnt/proyecto_e2.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of proyecto_e2_Implmnt/proyecto_e2.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-OJR67Q4

# Tue Mar 21 15:45:58 2023

#Implementation: proyecto_e2_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":6:7:6:14|Top entity is set to proyecto.
@W: CD643 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\ffd.vhd":4:20:4:20|Ignoring use clause - ffd_pkg not found ...
@E: CD255 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\generador_caracteres.vhd":20:79:20:80|No identifier "pulse" in scope
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\generador_caracteres.vhd
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\tabla_caraceteres.vhd
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\posicion_txt.vhd
@E: CD264 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\salida_pantalla.vhd":38:20:38:30|Expecting assignment target
2 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\salida_pantalla.vhd
@E: CG103 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd":59:38:59:40|Expecting expression
3 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd
@E: CD218 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":80:7:80:11|Declaration hides port p_clk
@E: CG234 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":84:7:84:11|Duplicate definition of linea
@E: CG234 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":85:7:85:13|Duplicate definition of columna
@E: CD255 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":110:29:110:29|No identifier "char" in scope
7 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 21 15:45:58 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 21 15:45:58 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 secondsC:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f "proyecto_e2_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Mar 21 15:47:27 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f proyecto_e2_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = proyecto_e2_Implmnt/proyecto_e2.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Labtel/Documents/eii/Avila Jesus/proyecto_e2/proyecto_e2 (searchpath added)
VHDL library = work
VHDL design file = ../ffd.vhd
VHDL library = work
VHDL design file = ../generador_caracteres.vhd
VHDL library = work
VHDL design file = ../posicion_txt.vhd
VHDL library = work
VHDL design file = ../salida_pantalla.vhd
VHDL library = work
VHDL design file = ../sincronismo_vga.vhd
VHDL library = work
VHDL design file = ../tabla_caraceteres.vhd
VHDL library = work
VHDL design file = ../top.vhd
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
ERROR - synthesis: ../generador_caracteres.vhd(20): cannot convert type unsigned to type integer. VHDL-1029
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "proyecto_e2_syn.prj" -log "proyecto_e2_Implmnt/proyecto_e2.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of proyecto_e2_Implmnt/proyecto_e2.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-OJR67Q4

# Tue Mar 21 15:47:44 2023

#Implementation: proyecto_e2_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":6:7:6:14|Top entity is set to proyecto.
@W: CD643 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\ffd.vhd":4:20:4:20|Ignoring use clause - ffd_pkg not found ...
@E: CD255 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\generador_caracteres.vhd":20:79:20:80|No identifier "pulse" in scope
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\generador_caracteres.vhd
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\tabla_caraceteres.vhd
1 error parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\posicion_txt.vhd
@E: CD264 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\salida_pantalla.vhd":38:20:38:30|Expecting assignment target
2 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\salida_pantalla.vhd
@E: CG103 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd":59:38:59:40|Expecting expression
3 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\sincronismo_vga.vhd
@E: CD218 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":80:7:80:11|Declaration hides port p_clk
@E: CG234 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":84:7:84:11|Duplicate definition of linea
@E: CG234 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":85:7:85:13|Duplicate definition of columna
@E: CD255 :"C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd":110:29:110:29|No identifier "char" in scope
7 errors parsing file C:\Users\Labtel\Documents\eii\Avila Jesus\proyecto_e2\top.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 21 15:47:44 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 21 15:47:44 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "proyecto_e2_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 98 seconds
15:49:45
