17:01:46 INFO  : Registering command handlers for SDK TCF services
17:01:47 INFO  : Launching XSCT server: xsct.bat -interactive H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\temp_xsdb_launch_script.tcl
17:01:50 INFO  : XSCT server has started successfully.
17:01:50 INFO  : Successfully done setting XSCT server connection channel  
17:01:52 INFO  : Successfully done setting SDK workspace  
17:01:52 INFO  : Processing command line option -hwspec H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top.hdf.
19:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
19:28:47 INFO  : 'fpga -state' command is executed.
19:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:47 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
19:28:47 INFO  : 'jtag frequency' command is executed.
19:28:47 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
19:28:47 INFO  : Context for 'APU' is selected.
19:28:47 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
19:28:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:47 INFO  : Context for 'APU' is selected.
19:28:48 INFO  : 'stop' command is executed.
19:28:48 INFO  : 'ps7_init' command is executed.
19:28:48 INFO  : 'ps7_post_config' command is executed.
19:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:02 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:02 INFO  : Memory regions updated for context APU
19:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:02 INFO  : 'con' command is executed.
19:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

19:29:02 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vdma_lcd_lvds.elf_on_local.tcl'
19:29:33 INFO  : Disconnected from the channel tcfchan#1.
19:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
19:29:34 INFO  : 'fpga -state' command is executed.
19:29:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:35 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
19:29:35 INFO  : 'jtag frequency' command is executed.
19:29:35 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
19:29:35 INFO  : Context for 'APU' is selected.
19:29:36 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
19:29:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:36 INFO  : Context for 'APU' is selected.
19:29:36 INFO  : 'stop' command is executed.
19:29:36 INFO  : 'ps7_init' command is executed.
19:29:36 INFO  : 'ps7_post_config' command is executed.
19:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:50 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:50 INFO  : Memory regions updated for context APU
19:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:51 INFO  : 'con' command is executed.
19:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

19:29:51 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vdma_lcd_lvds.elf_on_local.tcl'
19:38:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1571830585766,  Project:1571821236019
19:38:34 INFO  : Project lcd_dis_system_top_hw_platform_0's source hardware specification located at H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:38:36 INFO  : Copied contents of H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top.hdf into \lcd_dis_system_top_hw_platform_0\system.hdf.
19:38:38 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:38:41 INFO  : 
19:38:42 INFO  : Updating hardware inferred compiler options for vdma_lcd_lvds.
19:38:42 INFO  : Clearing existing target manager status.
19:38:42 INFO  : Closing and re-opening the MSS file of ther project vdma_lcd_lvds_bsp
19:38:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:38:44 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:39:46 INFO  : Disconnected from the channel tcfchan#2.
19:39:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
19:39:47 INFO  : 'fpga -state' command is executed.
19:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:47 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
19:39:47 INFO  : 'jtag frequency' command is executed.
19:39:47 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
19:39:47 INFO  : Context for 'APU' is selected.
19:39:47 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
19:39:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:47 INFO  : Context for 'APU' is selected.
19:39:47 INFO  : 'stop' command is executed.
19:39:47 INFO  : 'ps7_init' command is executed.
19:39:47 INFO  : 'ps7_post_config' command is executed.
19:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:39:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:39:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:02 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:02 INFO  : Memory regions updated for context APU
19:40:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:02 INFO  : 'con' command is executed.
19:40:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

19:40:02 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vdma_lcd_lvds.elf_on_local.tcl'
20:31:17 INFO  : Disconnected from the channel tcfchan#3.
20:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:31:18 INFO  : 'fpga -state' command is executed.
20:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:18 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:31:18 INFO  : 'jtag frequency' command is executed.
20:31:18 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
20:31:18 INFO  : Context for 'APU' is selected.
20:31:20 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
20:31:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:20 INFO  : Context for 'APU' is selected.
20:31:20 INFO  : 'stop' command is executed.
20:31:20 INFO  : 'ps7_init' command is executed.
20:31:20 INFO  : 'ps7_post_config' command is executed.
20:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:31:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:35 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:35 INFO  : Memory regions updated for context APU
20:31:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:35 INFO  : 'con' command is executed.
20:31:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

20:31:35 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vdma_lcd_lvds.elf_on_local.tcl'
20:38:39 INFO  : Disconnected from the channel tcfchan#4.
20:38:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:38:40 INFO  : 'fpga -state' command is executed.
20:38:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:40 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:38:40 INFO  : 'jtag frequency' command is executed.
20:38:40 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
20:38:40 INFO  : Context for 'APU' is selected.
20:38:40 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
20:38:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:40 INFO  : Context for 'APU' is selected.
20:38:40 INFO  : 'stop' command is executed.
20:38:40 INFO  : 'ps7_init' command is executed.
20:38:40 INFO  : 'ps7_post_config' command is executed.
20:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:38:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:55 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:55 INFO  : Memory regions updated for context APU
20:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:55 INFO  : 'con' command is executed.
20:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

20:38:55 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vdma_lcd_lvds.elf_on_local.tcl'
20:42:49 INFO  : Disconnected from the channel tcfchan#5.
20:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:42:50 INFO  : 'fpga -state' command is executed.
20:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:51 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:42:51 INFO  : 'jtag frequency' command is executed.
20:42:51 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
20:42:51 INFO  : Context for 'APU' is selected.
20:42:51 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
20:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:51 INFO  : Context for 'APU' is selected.
20:42:51 INFO  : 'stop' command is executed.
20:42:51 INFO  : 'ps7_init' command is executed.
20:42:51 INFO  : 'ps7_post_config' command is executed.
20:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:51 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:51 INFO  : Memory regions updated for context APU
20:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:51 INFO  : 'con' command is executed.
20:42:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

20:42:51 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
20:48:23 INFO  : Disconnected from the channel tcfchan#6.
20:48:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
20:48:24 INFO  : 'fpga -state' command is executed.
20:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:24 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
20:48:24 INFO  : 'jtag frequency' command is executed.
20:48:24 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
20:48:24 INFO  : Context for 'APU' is selected.
20:48:24 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
20:48:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:48:24 INFO  : Context for 'APU' is selected.
20:48:24 INFO  : 'stop' command is executed.
20:48:24 INFO  : 'ps7_init' command is executed.
20:48:24 INFO  : 'ps7_post_config' command is executed.
20:48:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:25 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:48:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:48:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

20:48:25 INFO  : Memory regions updated for context APU
20:48:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:48:25 INFO  : 'con' command is executed.
20:48:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

20:48:25 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:19:45 INFO  : Disconnected from the channel tcfchan#7.
10:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:19:47 INFO  : 'fpga -state' command is executed.
10:19:52 INFO  : Memory regions updated for context APU
10:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:19:54 INFO  : 'fpga -state' command is executed.
10:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:58 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:19:58 INFO  : 'jtag frequency' command is executed.
10:19:58 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
10:19:59 INFO  : Context for 'APU' is selected.
10:19:59 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
10:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:59 INFO  : Context for 'APU' is selected.
10:19:59 INFO  : 'stop' command is executed.
10:19:59 INFO  : 'ps7_init' command is executed.
10:19:59 INFO  : 'ps7_post_config' command is executed.
10:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:59 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:59 INFO  : Memory regions updated for context APU
10:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:59 INFO  : 'con' command is executed.
10:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

10:19:59 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:26:32 INFO  : Disconnected from the channel tcfchan#8.
10:26:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:33 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:26:33 INFO  : 'jtag frequency' command is executed.
10:26:33 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
10:26:33 INFO  : Context for 'APU' is selected.
10:26:34 INFO  : System reset is completed.
10:26:37 INFO  : 'after 3000' command is executed.
10:26:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:26:38 INFO  : FPGA configured successfully with bitstream "H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/lcd_dis_system_top.bit"
10:26:38 INFO  : Context for 'APU' is selected.
10:26:38 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
10:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:38 INFO  : Context for 'APU' is selected.
10:26:39 INFO  : 'ps7_init' command is executed.
10:26:39 INFO  : 'ps7_post_config' command is executed.
10:26:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:53 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/lcd_dis_system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/vdma_lcd_lvds/Debug/vdma_lcd_lvds.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:53 INFO  : Memory regions updated for context APU
10:26:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:53 INFO  : 'con' command is executed.
10:26:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

10:26:53 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vdma_lcd_lvds.elf_on_local.tcl'
10:27:10 INFO  : Disconnected from the channel tcfchan#9.
10:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:11 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:27:11 INFO  : 'jtag frequency' command is executed.
10:27:11 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
10:27:11 INFO  : Context for 'APU' is selected.
10:27:11 INFO  : System reset is completed.
10:27:14 INFO  : 'after 3000' command is executed.
10:27:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:27:16 INFO  : FPGA configured successfully with bitstream "H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/lcd_dis_system_top.bit"
10:27:16 INFO  : Context for 'APU' is selected.
10:27:16 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
10:27:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:16 INFO  : Context for 'APU' is selected.
10:27:16 INFO  : 'ps7_init' command is executed.
10:27:16 INFO  : 'ps7_post_config' command is executed.
10:27:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:16 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:27:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/lcd_dis_system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:17 INFO  : Memory regions updated for context APU
10:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:27:17 INFO  : 'con' command is executed.
10:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

10:27:17 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
10:34:28 INFO  : Disconnected from the channel tcfchan#10.
10:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:29 INFO  : Jtag cable 'Digilent JTAG-HS2 201706300081' is selected.
10:34:29 INFO  : 'jtag frequency' command is executed.
10:34:29 INFO  : Sourcing of 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl' is done.
10:34:29 INFO  : Context for 'APU' is selected.
10:34:29 INFO  : System reset is completed.
10:34:32 INFO  : 'after 3000' command is executed.
10:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1' command is executed.
10:34:34 INFO  : FPGA configured successfully with bitstream "H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/lcd_dis_system_top.bit"
10:34:34 INFO  : Context for 'APU' is selected.
10:34:34 INFO  : Hardware design information is loaded from 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf'.
10:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:34 INFO  : Context for 'APU' is selected.
10:34:34 INFO  : 'ps7_init' command is executed.
10:34:34 INFO  : 'ps7_post_config' command is executed.
10:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:34 INFO  : The application 'H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS2 201706300081" && level==0} -index 1
fpga -file H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/lcd_dis_system_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
loadhw -hw H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/lcd_dis_system_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
dow H:/FPGA/ZYNQ_PSPL/vdma_lvds_lcd/vdma_lvds_lcd.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:34 INFO  : Memory regions updated for context APU
10:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:35 INFO  : 'con' command is executed.
10:34:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS2 201706300081"} -index 0
con
----------------End of Script----------------

10:34:35 INFO  : Launch script is exported to file 'H:\FPGA\ZYNQ_PSPL\vdma_lvds_lcd\vdma_lvds_lcd.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_local.tcl'
