Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Sep 29 09:52:03 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : wave_gen
| Device       : 7k70t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                      Violations  
--------  --------  -----------------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert                     1           
PDRC-190  Warning   Suboptimally placed synchronized register chain  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.152        0.000                      0                 1494        0.011        0.000                      0                 1474        1.100        0.000                       0                   654  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin_p            {0.000 2.500}        5.000           200.000         
  clk_rx_clk_core    {0.000 2.500}        5.000           200.000         
  clk_tx_clk_core    {0.000 3.000}        6.000           166.667         
    clk_samp         {0.000 96.000}       192.000         5.208           
    spi_clk          {3.000 6.000}        6.000           166.667         
  clkfbout_clk_core  {0.000 2.500}        5.000           200.000         
virtual_clock        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p                                                                                                                                                              1.100        0.000                       0                     1  
  clk_rx_clk_core          0.254        0.000                      0                  882        0.085        0.000                      0                  882        1.720        0.000                       0                   359  
  clk_tx_clk_core          0.152        0.000                      0                  449        0.077        0.000                      0                  449        2.220        0.000                       0                   250  
    clk_samp               1.155        0.000                      0                  116        0.205        0.000                      0                  116       95.600        0.000                       0                    41  
  clkfbout_clk_core                                                                                                                                                    3.400        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pin_p        clk_rx_clk_core        0.514        0.000                      0                    1        1.075        0.000                      0                    1  
clk_tx_clk_core  clk_rx_clk_core        5.184        0.000                      0                   10                                                                        
clk_rx_clk_core  clk_tx_clk_core        2.724        0.000                      0                   58        0.124        0.000                      0                   48  
clk_samp         clk_tx_clk_core        2.171        0.000                      0                   20        0.143        0.000                      0                   20  
virtual_clock    clk_tx_clk_core        1.176        0.000                      0                    1        1.275        0.000                      0                    1  
clk_tx_clk_core  clk_samp               1.886        0.000                      0                   54        0.011        0.000                      0                   54  
clk_tx_clk_core  spi_clk                1.525        0.000                      0                    3        1.588        0.000                      0                    3  
clk_tx_clk_core  virtual_clock          4.427        0.000                      0                    9        0.086        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                            clk_rx_clk_core  
(none)           clk_tx_clk_core  clk_rx_clk_core  
(none)                            clk_samp         
(none)                            clk_tx_clk_core  
(none)           clk_rx_clk_core  clk_tx_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_tx_clk_core                       
(none)             clkfbout_clk_core                     
(none)                                clk_rx_clk_core    
(none)                                clk_samp           
(none)                                clk_tx_clk_core    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_clk_core
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDSE                                         r  cmd_parse_i0/speed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDSE                                         r  cmd_parse_i0/speed_reg[0]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDSE (Setup_fdse_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[0]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[11]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[11]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[13]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[13]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[14]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[14]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[1]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[1]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[4]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[4]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[7]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[7]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.640ns (14.908%)  route 3.653ns (85.092%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 3.677 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.366     2.447    cmd_parse_i0/speed
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.482     3.677    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[9]/C
                         clock pessimism             -0.554     3.123    
                         clock uncertainty           -0.060     3.063    
    SLICE_X11Y40         FDRE (Setup_fdre_C_CE)      -0.361     2.702    cmd_parse_i0/speed_reg[9]
  -------------------------------------------------------------------
                         required time                          2.702    
                         arrival time                          -2.447    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.640ns (14.817%)  route 3.679ns (85.183%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 3.738 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.393     2.474    cmd_parse_i0/speed
    SLICE_X5Y41          FDRE                                         r  cmd_parse_i0/speed_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.543     3.738    cmd_parse_i0/CLK
    SLICE_X5Y41          FDRE                                         r  cmd_parse_i0/speed_reg[2]/C
                         clock pessimism             -0.554     3.184    
                         clock uncertainty           -0.060     3.124    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.361     2.763    cmd_parse_i0/speed_reg[2]
  -------------------------------------------------------------------
                         required time                          2.763    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cmd_parse_i0/speed_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.640ns (14.817%)  route 3.679ns (85.183%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 3.738 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.554ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X12Y45         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.308    -1.538 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/Q
                         net (fo=35, routed)          0.837    -0.701    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I2_O)        0.053    -0.648 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6/O
                         net (fo=1, routed)           0.533    -0.115    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_6_n_0
    SLICE_X10Y42         LUT4 (Prop_lut4_I3_O)        0.053    -0.062 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.466     0.404    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X11Y42         LUT4 (Prop_lut4_I0_O)        0.053     0.457 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[1]_i_1/O
                         net (fo=8, routed)           0.745     1.202    uart_rx_i0/uart_rx_ctl_i0/to_val_return_0[1]
    SLICE_X9Y41          LUT5 (Prop_lut5_I1_O)        0.053     1.255 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.251     1.506    cmd_parse_i0/send_resp_type220_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053     1.559 r  cmd_parse_i0/speed[15]_i_2/O
                         net (fo=2, routed)           0.455     2.014    cmd_parse_i0/speed[15]_i_2_n_0
    SLICE_X9Y41          LUT2 (Prop_lut2_I1_O)        0.067     2.081 r  cmd_parse_i0/speed[15]_i_1/O
                         net (fo=16, routed)          0.393     2.474    cmd_parse_i0/speed
    SLICE_X5Y41          FDRE                                         r  cmd_parse_i0/speed_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.543     3.738    cmd_parse_i0/CLK
    SLICE_X5Y41          FDRE                                         r  cmd_parse_i0/speed_reg[3]/C
                         clock pessimism             -0.554     3.184    
                         clock uncertainty           -0.060     3.124    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.361     2.763    cmd_parse_i0/speed_reg[3]
  -------------------------------------------------------------------
                         required time                          2.763    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  0.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.746%)  route 0.222ns (65.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/wr_clk
    SLICE_X10Y55         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.118    -0.357 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.222    -0.135    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/POR_A
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.785    -0.452    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.043    -0.409    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    -0.220    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.224%)  route 0.155ns (56.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.118    -0.305 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/Q
                         net (fo=2, routed)           0.155    -0.150    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[9]
    SLICE_X16Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.751    -0.486    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism              0.203    -0.283    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.040    -0.243    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.091ns (30.967%)  route 0.203ns (69.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y43          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.091    -0.332 r  cmd_parse_i0/cmd_samp_ram_addr_reg[8]/Q
                         net (fo=1, routed)           0.203    -0.129    samp_ram_i0/mem_array_reg_0[8]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.147    -0.227    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.010    -0.475    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.047    -0.428    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.010    -0.475    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.047    -0.428    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.010    -0.475    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.044    -0.431    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@535.000ns - clk_rx_clk_core rise@535.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.800%)  route 0.086ns (40.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.020ns
  Timing Exception:       MultiCycle Path   Setup -end   108    Hold  -start 107

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                    535.000   535.000 r  
    AA3                                               0.000   535.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   535.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390   535.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   535.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468   533.425 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523   533.948    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   533.974 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.581   534.555    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X3Y56          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.100   534.655 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[3]/Q
                         net (fo=5, routed)           0.086   534.741    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg_n_0_[3]
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.028   534.769 r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000   534.769    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[1]_i_1_n_0
    SLICE_X2Y56          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                    535.000   535.000 r  
    AA3                                               0.000   535.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   535.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471   535.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   536.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872   533.152 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581   533.733    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030   533.763 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.783   534.546    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X2Y56          FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.020   534.566    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.087   534.653    uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                       -534.653    
                         arrival time                         534.769    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.100ns (28.709%)  route 0.248ns (71.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    cmd_parse_i0/CLK
    SLICE_X9Y43          FDRE                                         r  cmd_parse_i0/cmd_samp_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.100    -0.323 r  cmd_parse_i0/cmd_samp_ram_addr_reg[5]/Q
                         net (fo=1, routed)           0.248    -0.075    samp_ram_i0/mem_array_reg_0[5]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.858    -0.379    samp_ram_i0/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.005    -0.374    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.191    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_new_cnt_src_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.297%)  route 0.092ns (41.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.631    -0.395    clkx_nsamp_i0/CLK
    SLICE_X3Y37          FDRE                                         r  clkx_nsamp_i0/bus_new_cnt_src_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.100    -0.295 r  clkx_nsamp_i0/bus_new_cnt_src_reg[1]/Q
                         net (fo=3, routed)           0.092    -0.203    clkx_nsamp_i0/bus_new_cnt_src_reg_n_0_[1]
    SLICE_X2Y37          LUT3 (Prop_lut3_I2_O)        0.028    -0.175 r  clkx_nsamp_i0/bus_new_cnt_src[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.175    clkx_nsamp_i0/bus_new_cnt_src[0]_i_1__0_n_0
    SLICE_X2Y37          FDRE                                         r  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.851    -0.386    clkx_nsamp_i0/CLK
    SLICE_X2Y37          FDRE                                         r  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
                         clock pessimism              0.002    -0.384    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.087    -0.297    clkx_nsamp_i0/bus_new_cnt_src_reg[0]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.173ns (53.222%)  route 0.152ns (46.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.107    -0.316 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/Q
                         net (fo=3, routed)           0.152    -0.164    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[4]
    SLICE_X15Y50         LUT2 (Prop_lut2_I1_O)        0.066    -0.098 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[4]
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism              0.203    -0.282    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.061    -0.221    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         5.000       2.817      RAMB18_X0Y20     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         5.000       2.817      RAMB18_X0Y18     samp_ram_i0/mem_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X16Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X14Y51     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X14Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X10Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X10Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X16Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X16Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X10Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         2.500       1.720      SLICE_X10Y56     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X16Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X16Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X15Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.269ns (5.274%)  route 4.831ns (94.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.532 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.831     3.314    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.337     4.532    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/C
                         clock pessimism             -0.638     3.894    
                         clock uncertainty           -0.062     3.832    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.367     3.465    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        5.100ns  (logic 0.269ns (5.274%)  route 4.831ns (94.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.532 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.831     3.314    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/rst_clk_tx
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.337     4.532    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism             -0.638     3.894    
                         clock uncertainty           -0.062     3.832    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.367     3.465    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_spi_i0/dac_cs_n_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.269ns (5.578%)  route 4.554ns (94.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 4.595 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.554     3.036    dac_spi_i0/rst_clk_tx
    OLOGIC_X0Y130        FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.400     4.595    dac_spi_i0/clk_tx
    OLOGIC_X0Y130        FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
                         clock pessimism             -0.638     3.957    
                         clock uncertainty           -0.062     3.895    
    OLOGIC_X0Y130        FDRE (Setup_fdre_C_R)       -0.700     3.195    dac_spi_i0/dac_cs_n_o_reg
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/txd_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.269ns (5.577%)  route 4.555ns (94.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 4.598 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.555     3.037    lb_ctl_i0/rst_clk_tx
    OLOGIC_X0Y117        FDRE                                         r  lb_ctl_i0/txd_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.403     4.598    lb_ctl_i0/clk_tx
    OLOGIC_X0Y117        FDRE                                         r  lb_ctl_i0/txd_o_reg/C
                         clock pessimism             -0.638     3.960    
                         clock uncertainty           -0.062     3.898    
    OLOGIC_X0Y117        FDRE (Setup_fdre_C_R)       -0.700     3.198    lb_ctl_i0/txd_o_reg
  -------------------------------------------------------------------
                         required time                          3.198    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_spi_i0/old_active_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.269ns (5.293%)  route 4.814ns (94.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 4.533 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.814     3.296    dac_spi_i0/rst_clk_tx
    SLICE_X0Y105         FDRE                                         r  dac_spi_i0/old_active_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.338     4.533    dac_spi_i0/clk_tx
    SLICE_X0Y105         FDRE                                         r  dac_spi_i0/old_active_reg/C
                         clock pessimism             -0.638     3.895    
                         clock uncertainty           -0.062     3.833    
    SLICE_X0Y105         FDRE (Setup_fdre_C_R)       -0.367     3.466    dac_spi_i0/old_active_reg
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -3.296    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/led_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.269ns (5.683%)  route 4.464ns (94.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 4.603 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.464     2.946    samp_gen_i0/rst_clk_tx
    OLOGIC_X0Y106        FDRE                                         r  samp_gen_i0/led_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.408     4.603    samp_gen_i0/clk_tx
    OLOGIC_X0Y106        FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
                         clock pessimism             -0.638     3.965    
                         clock uncertainty           -0.062     3.903    
    OLOGIC_X0Y106        FDRE (Setup_fdre_C_R)       -0.700     3.203    samp_gen_i0/led_o_reg[4]
  -------------------------------------------------------------------
                         required time                          3.203    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_spi_i0/old_old_active_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 0.269ns (5.399%)  route 4.714ns (94.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 4.533 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.714     3.196    dac_spi_i0/rst_clk_tx
    SLICE_X0Y106         FDRE                                         r  dac_spi_i0/old_old_active_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.338     4.533    dac_spi_i0/clk_tx
    SLICE_X0Y106         FDRE                                         r  dac_spi_i0/old_old_active_reg/C
                         clock pessimism             -0.638     3.895    
                         clock uncertainty           -0.062     3.833    
    SLICE_X0Y106         FDRE (Setup_fdre_C_R)       -0.367     3.466    dac_spi_i0/old_old_active_reg
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_spi_i0/dac_clr_n_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.269ns (5.918%)  route 4.277ns (94.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 4.600 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.277     2.759    dac_spi_i0/rst_clk_tx
    OLOGIC_X0Y134        FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.405     4.600    dac_spi_i0/clk_tx
    OLOGIC_X0Y134        FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
                         clock pessimism             -0.638     3.962    
                         clock uncertainty           -0.062     3.900    
    OLOGIC_X0Y134        FDRE (Setup_fdre_C_R)       -0.700     3.200    dac_spi_i0/dac_clr_n_o_reg
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_spi_i0/spi_mosi_o_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.269ns (5.928%)  route 4.269ns (94.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 4.598 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.269     2.751    dac_spi_i0/rst_clk_tx
    OLOGIC_X0Y118        FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.403     4.598    dac_spi_i0/clk_tx
    OLOGIC_X0Y118        FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
                         clock pessimism             -0.638     3.960    
                         clock uncertainty           -0.062     3.898    
    OLOGIC_X0Y118        FDRE (Setup_fdre_C_R)       -0.700     3.198    dac_spi_i0/spi_mosi_o_reg
  -------------------------------------------------------------------
                         required time                          3.198    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/led_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.269ns (5.963%)  route 4.242ns (94.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 4.604 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.787ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.656    -1.787    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.269    -1.518 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         4.242     2.724    samp_gen_i0/rst_clk_tx
    OLOGIC_X0Y104        FDRE                                         r  samp_gen_i0/led_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.409     4.604    samp_gen_i0/clk_tx
    OLOGIC_X0Y104        FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
                         clock pessimism             -0.638     3.966    
                         clock uncertainty           -0.062     3.904    
    OLOGIC_X0Y104        FDRE (Setup_fdre_C_R)       -0.700     3.204    samp_gen_i0/led_o_reg[6]
  -------------------------------------------------------------------
                         required time                          3.204    
                         arrival time                          -2.724    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.118ns (36.107%)  route 0.209ns (63.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.118    -0.357 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.209    -0.148    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.786    -0.451    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.043    -0.408    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.225    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.118ns (35.551%)  route 0.214ns (64.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.118    -0.357 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.214    -0.143    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.786    -0.451    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.043    -0.408    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.225    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.319%)  route 0.198ns (62.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.552    -0.474    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y52          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.118    -0.356 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.198    -0.158    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.786    -0.451    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.025    -0.426    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.243    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.118ns (34.124%)  route 0.228ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X10Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.118    -0.357 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.228    -0.129    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.786    -0.451    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.043    -0.408    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.225    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X9Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X9Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.751    -0.486    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X9Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.011    -0.475    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.047    -0.428    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.010    -0.475    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.047    -0.428    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X15Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.010    -0.475    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.047    -0.428    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.010    -0.475    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.047    -0.428    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.917%)  route 0.258ns (72.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.451ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.552    -0.474    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X11Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.258    -0.116    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.786    -0.451    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y20         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.043    -0.408    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.225    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.485ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.551    -0.475    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.320    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.752    -0.485    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.010    -0.475    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.044    -0.431    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_clk_core
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         6.000       3.817      RAMB18_X0Y20     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFHCE/I            n/a            1.600         6.000       4.400      BUFHCE_X0Y0      clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     BUFG/I              n/a            1.600         6.000       4.400      BUFGCTRL_X0Y0    clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.000       4.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y134    dac_spi_i0/dac_clr_n_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y130    dac_spi_i0/dac_cs_n_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y118    dac_spi_i0/spi_mosi_o_reg/C
Min Period        n/a     ODDR/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y128    dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y117    lb_ctl_i0/txd_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         6.000       4.751      OLOGIC_X0Y59     samp_gen_i0/led_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.000       207.360    MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X10Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X10Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.000       2.600      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X10Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         3.000       2.220      SLICE_X10Y57     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.000       2.650      SLICE_X12Y52     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       95.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.749ns  (logic 0.269ns (35.905%)  route 0.480ns (64.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.526ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.749    -1.788    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDPE (Prop_fdpe_C_Q)         0.269    -1.519 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.480    -1.039    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg_n_0
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AA3                                               0.000     2.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     2.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     4.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -2.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -0.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743    -0.062    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079     0.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721     0.738    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism             -0.526     0.212    
                         clock uncertainty           -0.062     0.150    
    SLICE_X4Y44          FDPE (Setup_fdpe_C_D)       -0.034     0.116    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             188.287ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.481ns (14.205%)  route 2.905ns (85.795%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.471    -0.020    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.053     0.033 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.773     0.806    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.053     0.859 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738     1.597    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                188.287    

Slack (MET) :             188.287ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.481ns (14.205%)  route 2.905ns (85.795%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.471    -0.020    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.053     0.033 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.773     0.806    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.053     0.859 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738     1.597    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                188.287    

Slack (MET) :             188.287ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.481ns (14.205%)  route 2.905ns (85.795%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.471    -0.020    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.053     0.033 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.773     0.806    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.053     0.859 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738     1.597    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                188.287    

Slack (MET) :             188.287ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.481ns (14.205%)  route 2.905ns (85.795%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.471    -0.020    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.053     0.033 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.773     0.806    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.053     0.859 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738     1.597    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism             -0.548   190.190    
                         clock uncertainty           -0.062   190.128    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.884    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        189.884    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                188.287    

Slack (MET) :             188.289ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.481ns (14.650%)  route 2.802ns (85.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 190.737 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.646     0.155    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.053     0.208 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.694     0.903    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.053     0.956 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     1.495    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.720   190.737    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism             -0.548   190.189    
                         clock uncertainty           -0.062   190.127    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.344   189.783    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        189.783    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                188.289    

Slack (MET) :             188.289ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.481ns (14.650%)  route 2.802ns (85.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 190.737 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.646     0.155    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.053     0.208 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.694     0.903    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.053     0.956 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     1.495    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.720   190.737    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism             -0.548   190.189    
                         clock uncertainty           -0.062   190.127    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.344   189.783    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        189.783    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                188.289    

Slack (MET) :             188.289ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.481ns (14.650%)  route 2.802ns (85.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 190.737 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.646     0.155    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.053     0.208 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.694     0.903    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.053     0.956 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     1.495    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.720   190.737    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism             -0.548   190.189    
                         clock uncertainty           -0.062   190.127    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.344   189.783    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        189.783    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                188.289    

Slack (MET) :             188.289ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.481ns (14.650%)  route 2.802ns (85.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 190.737 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.646     0.155    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.053     0.208 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.694     0.903    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.053     0.956 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     1.495    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.720   190.737    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism             -0.548   190.189    
                         clock uncertainty           -0.062   190.127    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.344   189.783    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        189.783    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                188.289    

Slack (MET) :             188.289ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            192.000ns  (clk_samp rise@192.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.481ns (14.650%)  route 2.802ns (85.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 190.737 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.548ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.748    -1.789    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.269    -1.520 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.475    -1.045    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.053    -0.992 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.448    -0.544    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X5Y43          LUT5 (Prop_lut5_I4_O)        0.053    -0.491 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           0.646     0.155    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.053     0.208 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.694     0.903    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_done__3
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.053     0.956 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     1.495    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.720   190.737    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism             -0.548   190.189    
                         clock uncertainty           -0.062   190.127    
    SLICE_X6Y40          FDRE (Setup_fdre_C_R)       -0.344   189.783    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        189.783    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                188.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 samp_gen_i0/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.129ns (46.062%)  route 0.151ns (53.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.324    -0.397    samp_gen_i0/clk_samp
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  samp_gen_i0/active_reg/Q
                         net (fo=5, routed)           0.151    -0.146    samp_gen_i0/meta_harden_samp_gen_go_i0/active_reg_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I2_O)        0.029    -0.117 r  samp_gen_i0/meta_harden_samp_gen_go_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.000    -0.117    samp_gen_i0/doing_read0
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.477    -0.387    samp_gen_i0/clk_samp
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism             -0.010    -0.397    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.075    -0.322    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.144ns (47.073%)  route 0.162ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.326    -0.395    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  samp_gen_i0/samp_cnt_reg[8]/Q
                         net (fo=4, routed)           0.162    -0.115    samp_gen_i0/Q[8]
    SLICE_X6Y40          LUT5 (Prop_lut5_I3_O)        0.026    -0.089 r  samp_gen_i0/samp_cnt[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.089    samp_gen_i0/p_0_in[9]
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism             -0.011    -0.395    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.096    -0.299    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.145ns (47.376%)  route 0.161ns (52.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.326    -0.395    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.161    -0.116    samp_gen_i0/Q[1]
    SLICE_X6Y40          LUT3 (Prop_lut3_I1_O)        0.027    -0.089 r  samp_gen_i0/samp_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    samp_gen_i0/p_0_in[2]
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism             -0.011    -0.395    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.096    -0.299    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.887%)  route 0.161ns (52.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.326    -0.395    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.161    -0.116    samp_gen_i0/Q[1]
    SLICE_X6Y40          LUT5 (Prop_lut5_I2_O)        0.030    -0.086 r  samp_gen_i0/samp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    samp_gen_i0/p_0_in[4]
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism             -0.011    -0.395    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.096    -0.299    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 samp_gen_i0/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.868%)  route 0.151ns (54.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.324    -0.397    samp_gen_i0/clk_samp
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.100    -0.297 r  samp_gen_i0/active_reg/Q
                         net (fo=5, routed)           0.151    -0.146    samp_gen_i0/meta_harden_samp_gen_go_i0/active_reg_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I2_O)        0.028    -0.118 r  samp_gen_i0/meta_harden_samp_gen_go_i0/active_i_1/O
                         net (fo=1, routed)           0.000    -0.118    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.477    -0.387    samp_gen_i0/clk_samp
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/active_reg/C
                         clock pessimism             -0.010    -0.397    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.060    -0.337    samp_gen_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.548%)  route 0.161ns (52.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.326    -0.395    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.161    -0.116    samp_gen_i0/Q[1]
    SLICE_X6Y40          LUT2 (Prop_lut2_I1_O)        0.028    -0.088 r  samp_gen_i0/samp_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    samp_gen_i0/p_0_in[1]
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism             -0.011    -0.395    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.087    -0.308    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.548%)  route 0.161ns (52.452%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.326    -0.395    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.161    -0.116    samp_gen_i0/Q[1]
    SLICE_X6Y40          LUT4 (Prop_lut4_I0_O)        0.028    -0.088 r  samp_gen_i0/samp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.088    samp_gen_i0/p_0_in[3]
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism             -0.011    -0.395    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.087    -0.308    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.670%)  route 0.152ns (54.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.325    -0.396    samp_gen_i0/clk_samp
    SLICE_X5Y39          FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.100    -0.296 f  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.152    -0.144    samp_gen_i0/Q[0]
    SLICE_X5Y39          LUT1 (Prop_lut1_I0_O)        0.028    -0.116 r  samp_gen_i0/samp_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    samp_gen_i0/p_0_in[0]
    SLICE_X5Y39          FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.479    -0.385    samp_gen_i0/clk_samp
    SLICE_X5Y39          FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism             -0.011    -0.396    
    SLICE_X5Y39          FDRE (Hold_fdre_C_D)         0.060    -0.336    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.146ns (47.417%)  route 0.162ns (52.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.326    -0.395    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  samp_gen_i0/samp_cnt_reg[8]/Q
                         net (fo=4, routed)           0.162    -0.115    samp_gen_i0/Q[8]
    SLICE_X6Y40          LUT4 (Prop_lut4_I3_O)        0.028    -0.087 r  samp_gen_i0/samp_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    samp_gen_i0/p_0_in[8]
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism             -0.011    -0.395    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.087    -0.308    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.118ns (26.527%)  route 0.327ns (73.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.380ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.326    -0.395    samp_gen_i0/clk_samp
    SLICE_X6Y40          FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  samp_gen_i0/samp_cnt_reg[3]/Q
                         net (fo=6, routed)           0.327     0.050    samp_ram_i0/Q[3]
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.484    -0.380    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.023    -0.357    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.174    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 96.000 }
Period(ns):         192.000
Sources:            { clk_gen_i0/BUFHCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         192.000     189.817    RAMB18_X0Y18  samp_ram_i0/mem_array_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X5Y37   samp_gen_i0/doing_read_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         192.000     191.250    SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[9]/C
Min Period        n/a     FDPE/C              n/a            0.700         192.000     191.300    SLICE_X4Y44   rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Min Period        n/a     FDPE/C              n/a            0.700         192.000     191.300    SLICE_X4Y44   rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         192.000     191.300    SLICE_X5Y37   samp_gen_i0/active_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         192.000     191.300    SLICE_X1Y48   samp_gen_i0/led_clk_samp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X5Y37   samp_gen_i0/doing_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X5Y37   samp_gen_i0/doing_read_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         96.000      95.600     SLICE_X6Y40   samp_gen_i0/samp_cnt_reg[9]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         96.000      95.650     SLICE_X4Y44   rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         96.000      95.650     SLICE_X4Y44   rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         96.000      95.650     SLICE_X4Y44   rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         96.000      95.650     SLICE_X4Y44   rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X5Y37   samp_gen_i0/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X5Y37   samp_gen_i0/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X5Y37   samp_gen_i0/doing_read_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X5Y37   samp_gen_i0/doing_read_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X1Y48   samp_gen_i0/led_clk_samp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         96.000      95.650     SLICE_X1Y48   samp_gen_i0/led_clk_samp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         5.000       3.400      BUFGCTRL_X0Y2    clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_rx_clk_core rise@5.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 1.431ns (50.754%)  route 1.389ns (49.246%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 3.534 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    E17                                               0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    rxd_pin
    E17                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           1.389     2.820    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X0Y101         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.339     3.534    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X0Y101         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     3.534    
                         clock uncertainty           -0.155     3.379    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)       -0.045     3.334    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          3.334    
                         arrival time                          -2.820    
  -------------------------------------------------------------------
                         slack                                  0.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_clk_core rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.658ns (50.358%)  route 0.649ns (49.642%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    E17                                               0.000    -0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000    -0.500    rxd_pin
    E17                  IBUF (Prop_ibuf_I_O)         0.658     0.158 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           0.649     0.806    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X0Y101         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.775    -0.462    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X0Y101         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.462    
                         clock uncertainty            0.155    -0.306    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.038    -0.268    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  1.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_rx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.184ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.732ns  (logic 0.282ns (38.540%)  route 0.450ns (61.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.450     0.732    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)       -0.084     5.916    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.785ns  (logic 0.308ns (39.230%)  route 0.477ns (60.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.477     0.785    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)        0.019     6.019    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.782ns  (logic 0.308ns (39.372%)  route 0.474ns (60.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.782    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X16Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.018     6.018    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.635ns  (logic 0.282ns (44.413%)  route 0.353ns (55.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.353     0.635    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.119     5.881    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.881    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.618ns  (logic 0.282ns (45.625%)  route 0.336ns (54.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.336     0.618    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.122     5.878    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.758ns  (logic 0.308ns (40.632%)  route 0.450ns (59.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.450     0.758    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.018     6.018    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.018    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.636ns  (logic 0.282ns (44.345%)  route 0.354ns (55.655%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.354     0.636    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)       -0.083     5.917    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.917    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.724ns  (logic 0.269ns (37.141%)  route 0.455ns (62.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.455     0.724    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.020     6.020    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.020    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.641ns  (logic 0.308ns (48.055%)  route 0.333ns (51.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.333     0.641    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.018     5.982    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.982    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_rx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.649ns  (logic 0.308ns (47.463%)  route 0.341ns (52.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.341     0.649    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.019     6.019    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  5.370    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_clk_core
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.967ns  (logic 0.361ns (18.352%)  route 1.606ns (81.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.654    -1.789    cmd_parse_i0/CLK
    SLICE_X6Y41          FDRE                                         r  cmd_parse_i0/prescale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.308    -1.481 r  cmd_parse_i0/prescale_reg[0]/Q
                         net (fo=3, routed)           1.606     0.125    cmd_parse_i0/prescale_reg[15]_0[0]
    SLICE_X2Y39          LUT3 (Prop_lut3_I0_O)        0.053     0.178 r  cmd_parse_i0/bus_dst[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.178    clkx_pre_i0/D[0]
    SLICE_X2Y39          FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.543     3.738    clkx_pre_i0/clk_tx
    SLICE_X2Y39          FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/C
                         clock pessimism             -0.725     3.013    
                         clock uncertainty           -0.182     2.831    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.071     2.902    clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          2.902    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.762ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.931ns  (logic 0.361ns (18.699%)  route 1.570ns (81.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    -1.791ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.652    -1.791    clkx_nsamp_i0/CLK
    SLICE_X6Y38          FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.308    -1.483 r  clkx_nsamp_i0/bus_samp_src_reg[2]/Q
                         net (fo=1, routed)           1.570     0.087    cmd_parse_i0/bus_dst_reg[10][2]
    SLICE_X6Y39          LUT3 (Prop_lut3_I2_O)        0.053     0.140 r  cmd_parse_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.000     0.140    clkx_nsamp_i0/D[2]
    SLICE_X6Y39          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.542     3.737    clkx_nsamp_i0/clk_tx
    SLICE_X6Y39          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
                         clock pessimism             -0.725     3.012    
                         clock uncertainty           -0.182     2.830    
    SLICE_X6Y39          FDRE (Setup_fdre_C_D)        0.072     2.902    clkx_nsamp_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          2.902    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  2.762    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.820ns  (logic 0.361ns (19.835%)  route 1.459ns (80.165%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.654    -1.789    cmd_parse_i0/CLK
    SLICE_X6Y41          FDRE                                         r  cmd_parse_i0/prescale_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.308    -1.481 r  cmd_parse_i0/prescale_reg[13]/Q
                         net (fo=3, routed)           1.459    -0.022    cmd_parse_i0/prescale_reg[15]_0[13]
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.053     0.031 r  cmd_parse_i0/bus_dst[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.031    clkx_pre_i0/D[13]
    SLICE_X0Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     3.739    clkx_pre_i0/clk_tx
    SLICE_X0Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[13]/C
                         clock pessimism             -0.725     3.014    
                         clock uncertainty           -0.182     2.832    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.035     2.867    clkx_pre_i0/bus_dst_reg[13]
  -------------------------------------------------------------------
                         required time                          2.867    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 cmd_parse_i0/nsamp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.866ns  (logic 0.438ns (23.474%)  route 1.428ns (76.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.595    -1.848    cmd_parse_i0/CLK
    SLICE_X8Y40          FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.282    -1.566 r  cmd_parse_i0/nsamp_reg[7]/Q
                         net (fo=3, routed)           1.428    -0.138    cmd_parse_i0/nsamp_reg[10]_0[7]
    SLICE_X7Y38          LUT3 (Prop_lut3_I0_O)        0.156     0.018 r  cmd_parse_i0/bus_dst[7]_i_1/O
                         net (fo=1, routed)           0.000     0.018    clkx_nsamp_i0/D[7]
    SLICE_X7Y38          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.541     3.736    clkx_nsamp_i0/clk_tx
    SLICE_X7Y38          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[7]/C
                         clock pessimism             -0.725     3.011    
                         clock uncertainty           -0.182     2.829    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)        0.035     2.864    clkx_nsamp_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          2.864    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  2.846    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.864ns  (logic 0.322ns (17.278%)  route 1.542ns (82.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -1.846ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.597    -1.846    cmd_parse_i0/CLK
    SLICE_X11Y41         FDRE                                         r  cmd_parse_i0/speed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.269    -1.577 r  cmd_parse_i0/speed_reg[15]/Q
                         net (fo=3, routed)           1.542    -0.035    cmd_parse_i0/speed_reg[15]_0[15]
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.053     0.018 r  cmd_parse_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.000     0.018    clkx_spd_i0/D[15]
    SLICE_X2Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     3.739    clkx_spd_i0/clk_tx
    SLICE_X2Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
                         clock pessimism             -0.725     3.014    
                         clock uncertainty           -0.182     2.832    
    SLICE_X2Y43          FDRE (Setup_fdre_C_D)        0.073     2.905    clkx_spd_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                          2.905    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.758ns  (logic 0.361ns (20.538%)  route 1.397ns (79.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    -1.848ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.595    -1.848    clkx_nsamp_i0/CLK
    SLICE_X8Y39          FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.308    -1.540 r  clkx_nsamp_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           1.397    -0.143    cmd_parse_i0/bus_dst_reg[10][3]
    SLICE_X9Y39          LUT3 (Prop_lut3_I2_O)        0.053    -0.090 r  cmd_parse_i0/bus_dst[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    clkx_nsamp_i0/D[3]
    SLICE_X9Y39          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.481     3.676    clkx_nsamp_i0/clk_tx
    SLICE_X9Y39          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[3]/C
                         clock pessimism             -0.725     2.951    
                         clock uncertainty           -0.182     2.769    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)        0.034     2.803    clkx_nsamp_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          2.803    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.758ns  (logic 0.361ns (20.530%)  route 1.397ns (79.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -1.788ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.655    -1.788    clkx_spd_i0/CLK
    SLICE_X6Y43          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.308    -1.480 r  clkx_spd_i0/bus_samp_src_reg[10]/Q
                         net (fo=1, routed)           1.397    -0.082    cmd_parse_i0/bus_dst_reg[15][10]
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.053    -0.029 r  cmd_parse_i0/bus_dst[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.029    clkx_spd_i0/D[10]
    SLICE_X5Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.543     3.738    clkx_spd_i0/clk_tx
    SLICE_X5Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/C
                         clock pessimism             -0.725     3.013    
                         clock uncertainty           -0.182     2.831    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)        0.035     2.866    clkx_spd_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                          2.866    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.771ns  (logic 0.322ns (18.179%)  route 1.449ns (81.821%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -1.789ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.654    -1.789    clkx_pre_i0/CLK
    SLICE_X3Y39          FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.269    -1.520 r  clkx_pre_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           1.449    -0.071    cmd_parse_i0/bus_dst_reg[15]_0[3]
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.053    -0.018 r  cmd_parse_i0/bus_dst[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.018    clkx_pre_i0/D[3]
    SLICE_X2Y39          FDRE                                         r  clkx_pre_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.543     3.738    clkx_pre_i0/clk_tx
    SLICE_X2Y39          FDRE                                         r  clkx_pre_i0/bus_dst_reg[3]/C
                         clock pessimism             -0.725     3.013    
                         clock uncertainty           -0.182     2.831    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.073     2.904    clkx_pre_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                          2.904    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.732ns  (logic 0.322ns (18.591%)  route 1.410ns (81.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    -1.790ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.653    -1.790    clkx_spd_i0/CLK
    SLICE_X5Y40          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.269    -1.521 r  clkx_spd_i0/bus_samp_src_reg[0]/Q
                         net (fo=1, routed)           1.410    -0.111    cmd_parse_i0/bus_dst_reg[15][0]
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    -0.058 r  cmd_parse_i0/bus_dst[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.058    clkx_spd_i0/D[0]
    SLICE_X3Y40          FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.543     3.738    clkx_spd_i0/clk_tx
    SLICE_X3Y40          FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/C
                         clock pessimism             -0.725     3.013    
                         clock uncertainty           -0.182     2.831    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.035     2.866    clkx_spd_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          2.866    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.824ns  (logic 0.361ns (19.793%)  route 1.463ns (80.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    -1.847ns
    Clock Pessimism Removal (CPR):    -0.725ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MaxDelay Path 5.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.596    -1.847    cmd_parse_i0/CLK
    SLICE_X10Y40         FDRE                                         r  cmd_parse_i0/prescale_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.308    -1.539 r  cmd_parse_i0/prescale_reg[12]/Q
                         net (fo=3, routed)           1.463    -0.076    cmd_parse_i0/prescale_reg[15]_0[12]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.053    -0.023 r  cmd_parse_i0/bus_dst[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.023    clkx_pre_i0/D[12]
    SLICE_X2Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    AA3                                               0.000     5.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     5.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     7.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     0.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     2.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544     3.739    clkx_pre_i0/clk_tx
    SLICE_X2Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/C
                         clock pessimism             -0.725     3.014    
                         clock uncertainty           -0.182     2.832    
    SLICE_X2Y41          FDRE (Setup_fdre_C_D)        0.071     2.903    clkx_pre_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                          2.903    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  2.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.155ns (21.882%)  route 0.553ns (78.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.602    -0.424    cmd_parse_i0/CLK
    SLICE_X11Y40         FDRE                                         r  cmd_parse_i0/speed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.091    -0.333 r  cmd_parse_i0/speed_reg[13]/Q
                         net (fo=3, routed)           0.553     0.220    cmd_parse_i0/speed_reg[15]_0[13]
    SLICE_X2Y43          LUT3 (Prop_lut3_I0_O)        0.064     0.284 r  cmd_parse_i0/bus_dst[13]_i_1/O
                         net (fo=1, routed)           0.000     0.284    clkx_spd_i0/D[13]
    SLICE_X2Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    clkx_spd_i0/clk_tx
    SLICE_X2Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
                         clock pessimism              0.273    -0.109    
                         clock uncertainty            0.182     0.073    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.087     0.160    clkx_spd_i0/bus_dst_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.128ns (18.803%)  route 0.553ns (81.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.634    -0.392    clkx_spd_i0/CLK
    SLICE_X3Y43          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.100    -0.292 r  clkx_spd_i0/bus_samp_src_reg[12]/Q
                         net (fo=1, routed)           0.553     0.261    cmd_parse_i0/bus_dst_reg[15][12]
    SLICE_X2Y43          LUT3 (Prop_lut3_I2_O)        0.028     0.289 r  cmd_parse_i0/bus_dst[12]_i_1/O
                         net (fo=1, routed)           0.000     0.289    clkx_spd_i0/D[12]
    SLICE_X2Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    clkx_spd_i0/clk_tx
    SLICE_X2Y43          FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/C
                         clock pessimism              0.273    -0.109    
                         clock uncertainty            0.182     0.073    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.087     0.160    clkx_spd_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cmd_parse_i0/nsamp_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.128ns (18.656%)  route 0.558ns (81.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.602    -0.424    cmd_parse_i0/CLK
    SLICE_X9Y41          FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDSE (Prop_fdse_C_Q)         0.100    -0.324 r  cmd_parse_i0/nsamp_reg[0]/Q
                         net (fo=3, routed)           0.558     0.234    cmd_parse_i0/nsamp_reg[10]_0[0]
    SLICE_X7Y42          LUT3 (Prop_lut3_I0_O)        0.028     0.262 r  cmd_parse_i0/bus_dst[0]_i_1/O
                         net (fo=1, routed)           0.000     0.262    clkx_nsamp_i0/D[0]
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.853    -0.384    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
                         clock pessimism              0.273    -0.111    
                         clock uncertainty            0.182     0.071    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.060     0.131    clkx_nsamp_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.128ns (18.557%)  route 0.562ns (81.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.424ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.602    -0.424    cmd_parse_i0/CLK
    SLICE_X11Y40         FDSE                                         r  cmd_parse_i0/speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDSE (Prop_fdse_C_Q)         0.100    -0.324 r  cmd_parse_i0/speed_reg[0]/Q
                         net (fo=3, routed)           0.562     0.238    cmd_parse_i0/speed_reg[15]_0[0]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     0.266 r  cmd_parse_i0/bus_dst[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.266    clkx_spd_i0/D[0]
    SLICE_X3Y40          FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.854    -0.383    clkx_spd_i0/clk_tx
    SLICE_X3Y40          FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/C
                         clock pessimism              0.273    -0.110    
                         clock uncertainty            0.182     0.072    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.060     0.132    clkx_spd_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.128ns (18.372%)  route 0.569ns (81.628%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.633    -0.393    clkx_pre_i0/CLK
    SLICE_X3Y41          FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  clkx_pre_i0/bus_samp_src_reg[12]/Q
                         net (fo=1, routed)           0.569     0.276    cmd_parse_i0/bus_dst_reg[15]_0[12]
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.028     0.304 r  cmd_parse_i0/bus_dst[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.304    clkx_pre_i0/D[12]
    SLICE_X2Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.854    -0.383    clkx_pre_i0/clk_tx
    SLICE_X2Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[12]/C
                         clock pessimism              0.273    -0.110    
                         clock uncertainty            0.182     0.072    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.087     0.159    clkx_pre_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.146ns (21.576%)  route 0.531ns (78.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.631    -0.395    clkx_nsamp_i0/CLK
    SLICE_X6Y42          FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118    -0.277 r  clkx_nsamp_i0/bus_samp_src_reg[9]/Q
                         net (fo=1, routed)           0.531     0.254    cmd_parse_i0/bus_dst_reg[10][9]
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.028     0.282 r  cmd_parse_i0/bus_dst[9]_i_1/O
                         net (fo=1, routed)           0.000     0.282    clkx_nsamp_i0/D[9]
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.853    -0.384    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[9]/C
                         clock pessimism              0.273    -0.111    
                         clock uncertainty            0.182     0.071    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.061     0.132    clkx_nsamp_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.128ns (18.942%)  route 0.548ns (81.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.633    -0.393    clkx_pre_i0/CLK
    SLICE_X0Y40          FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  clkx_pre_i0/bus_samp_src_reg[11]/Q
                         net (fo=1, routed)           0.548     0.255    cmd_parse_i0/bus_dst_reg[15]_0[11]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.028     0.283 r  cmd_parse_i0/bus_dst[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.283    clkx_pre_i0/D[11]
    SLICE_X0Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.854    -0.383    clkx_pre_i0/clk_tx
    SLICE_X0Y41          FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/C
                         clock pessimism              0.273    -0.110    
                         clock uncertainty            0.182     0.072    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.060     0.132    clkx_pre_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cmd_parse_i0/prescale_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.128ns (18.912%)  route 0.549ns (81.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.631    -0.395    cmd_parse_i0/CLK
    SLICE_X7Y40          FDRE                                         r  cmd_parse_i0/prescale_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.100    -0.295 r  cmd_parse_i0/prescale_reg[4]/Q
                         net (fo=3, routed)           0.549     0.254    cmd_parse_i0/prescale_reg[15]_0[4]
    SLICE_X3Y38          LUT3 (Prop_lut3_I0_O)        0.028     0.282 r  cmd_parse_i0/bus_dst[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.282    clkx_pre_i0/D[4]
    SLICE_X3Y38          FDRE                                         r  clkx_pre_i0/bus_dst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.853    -0.384    clkx_pre_i0/clk_tx
    SLICE_X3Y38          FDRE                                         r  clkx_pre_i0/bus_dst_reg[4]/C
                         clock pessimism              0.273    -0.111    
                         clock uncertainty            0.182     0.071    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.060     0.131    clkx_pre_i0/bus_dst_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_new_stretch_src_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.091ns (14.651%)  route 0.530ns (85.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.631    -0.395    clkx_spd_i0/CLK
    SLICE_X3Y37          FDRE                                         r  clkx_spd_i0/bus_new_stretch_src_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.091    -0.304 r  clkx_spd_i0/bus_new_stretch_src_reg/Q
                         net (fo=1, routed)           0.530     0.226    clkx_spd_i0/meta_harden_bus_new_i0/Q
    SLICE_X1Y37          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.851    -0.386    clkx_spd_i0/meta_harden_bus_new_i0/clk_tx
    SLICE_X1Y37          FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                         clock pessimism              0.273    -0.113    
                         clock uncertainty            0.182     0.069    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.005     0.074    clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_rx_clk_core rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.128ns (18.813%)  route 0.552ns (81.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.633    -0.393    clkx_spd_i0/CLK
    SLICE_X3Y42          FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  clkx_spd_i0/bus_samp_src_reg[8]/Q
                         net (fo=1, routed)           0.552     0.259    cmd_parse_i0/bus_dst_reg[15][8]
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.028     0.287 r  cmd_parse_i0/bus_dst[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.287    clkx_spd_i0/D[8]
    SLICE_X5Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.853    -0.384    clkx_spd_i0/clk_tx
    SLICE_X5Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
                         clock pessimism              0.273    -0.111    
                         clock uncertainty            0.182     0.071    
    SLICE_X5Y42          FDRE (Hold_fdre_C_D)         0.060     0.131    clkx_spd_i0/bus_dst_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 samp_ram_i0/mem_array_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.907ns (25.773%)  route 2.612ns (74.227%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.812ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.725    -1.812    samp_ram_i0/clk_samp
    RAMB18_X0Y18         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.748    -1.064 r  samp_ram_i0/mem_array_reg/DOBDO[8]
                         net (fo=2, routed)           1.245     0.181    samp_ram_i0/D[0]
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.053     0.234 r  samp_ram_i0/spi_mosi_i_8/O
                         net (fo=1, routed)           0.687     0.921    samp_ram_i0/spi_mosi_i_8_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I5_O)        0.053     0.974 r  samp_ram_i0/spi_mosi_i_4/O
                         net (fo=1, routed)           0.680     1.654    dac_spi_i0/spi_mosi_reg_0
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.053     1.707 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000     1.707    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X0Y53          FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X0Y53          FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X0Y53          FDSE (Setup_fdse_C_D)        0.034     3.878    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          3.878    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.375ns (19.999%)  route 1.500ns (80.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.880    -0.637    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.053    -0.584 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.334    -0.250    dac_spi_i0/active
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.053    -0.197 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.287     0.089    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219     3.625    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.375ns (19.999%)  route 1.500ns (80.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.880    -0.637    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.053    -0.584 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.334    -0.250    dac_spi_i0/active
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.053    -0.197 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.287     0.089    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219     3.625    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.375ns (19.999%)  route 1.500ns (80.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.880    -0.637    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.053    -0.584 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.334    -0.250    dac_spi_i0/active
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.053    -0.197 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.287     0.089    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219     3.625    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.375ns (19.999%)  route 1.500ns (80.001%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.880    -0.637    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.053    -0.584 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.334    -0.250    dac_spi_i0/active
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.053    -0.197 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.287     0.089    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X2Y53          FDRE (Setup_fdre_C_CE)      -0.219     3.625    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.625    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.375ns (18.508%)  route 1.651ns (81.492%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.880    -0.637    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.053    -0.584 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.771     0.187    dac_spi_i0/active
    SLICE_X1Y53          LUT6 (Prop_lut6_I5_O)        0.053     0.240 r  dac_spi_i0/active_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    dac_spi_i0/active_i_1__0_n_0
    SLICE_X1Y53          FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X1Y53          FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.035     3.879    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.322ns (16.681%)  route 1.608ns (83.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.162    -0.354    dac_spi_i0/samp_val
    SLICE_X1Y53          LUT5 (Prop_lut5_I3_O)        0.053    -0.301 r  dac_spi_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.446     0.145    dac_spi_i0/bit_cnt[1]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)        0.002     3.846    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.846    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  3.702    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.375ns (20.486%)  route 1.455ns (79.514%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 4.544 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.880    -0.637    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X0Y53          LUT3 (Prop_lut3_I1_O)        0.053    -0.584 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.576    -0.008    dac_spi_i0/active
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.053     0.045 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.045    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.349     4.544    dac_spi_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism             -0.638     3.906    
                         clock uncertainty           -0.062     3.844    
    SLICE_X2Y53          FDRE (Setup_fdre_C_D)        0.072     3.916    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.916    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.269ns (19.933%)  route 1.081ns (80.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 4.531 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X1Y49          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/led_clk_samp_reg[6]/Q
                         net (fo=1, routed)           1.081    -0.436    samp_gen_i0/led_clk_samp[6]
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.336     4.531    samp_gen_i0/clk_tx
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
                         clock pessimism             -0.638     3.893    
                         clock uncertainty           -0.062     3.831    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)       -0.032     3.799    samp_gen_i0/led_clk_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          3.799    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.289ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.269ns (20.784%)  route 1.025ns (79.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 4.531 - 6.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.785    -2.658    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.121    -2.537 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.751    -1.786    samp_gen_i0/clk_samp
    SLICE_X1Y49          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.269    -1.517 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           1.025    -0.492    samp_gen_i0/led_clk_samp[4]
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.336     4.531    samp_gen_i0/clk_tx
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism             -0.638     3.893    
                         clock uncertainty           -0.062     3.831    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)       -0.034     3.797    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          3.797    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  4.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.100ns (30.461%)  route 0.228ns (69.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X1Y48          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[2]/Q
                         net (fo=1, routed)           0.228    -0.063    samp_gen_i0/led_clk_samp[2]
    SLICE_X0Y57          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.782    -0.455    samp_gen_i0/clk_tx
    SLICE_X0Y57          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
                         clock pessimism              0.211    -0.244    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.038    -0.206    samp_gen_i0/led_clk_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.100ns (30.044%)  route 0.233ns (69.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X1Y48          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.233    -0.058    samp_gen_i0/led_clk_samp[1]
    SLICE_X0Y57          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.782    -0.455    samp_gen_i0/clk_tx
    SLICE_X0Y57          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.211    -0.244    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.040    -0.204    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.613%)  route 0.306ns (75.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X1Y48          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.306     0.015    samp_gen_i0/led_clk_samp[0]
    SLICE_X0Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    samp_gen_i0/clk_tx
    SLICE_X0Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.211    -0.243    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.047    -0.196    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.128ns (28.519%)  route 0.321ns (71.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.321     0.030    dac_spi_i0/samp_val
    SLICE_X0Y52          LUT6 (Prop_lut6_I4_O)        0.028     0.058 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.058    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X0Y52          FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.784    -0.453    dac_spi_i0/clk_tx
    SLICE_X0Y52          FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.211    -0.242    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.060    -0.182    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.564%)  route 0.343ns (77.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X1Y48          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[3]/Q
                         net (fo=1, routed)           0.343     0.052    samp_gen_i0/led_clk_samp[3]
    SLICE_X0Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    samp_gen_i0/clk_tx
    SLICE_X0Y53          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[3]/C
                         clock pessimism              0.211    -0.243    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.044    -0.199    samp_gen_i0/led_clk_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.750%)  route 0.389ns (75.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.389     0.098    dac_spi_i0/samp_val
    SLICE_X2Y53          LUT6 (Prop_lut6_I4_O)        0.028     0.126 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.126    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    dac_spi_i0/clk_tx
    SLICE_X2Y53          FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.211    -0.243    
    SLICE_X2Y53          FDRE (Hold_fdre_C_D)         0.087    -0.156    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            dac_spi_i0/dac_cs_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.128ns (25.257%)  route 0.379ns (74.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X3Y48          FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.100    -0.291 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.379     0.088    dac_spi_i0/samp_val
    SLICE_X0Y53          LUT4 (Prop_lut4_I3_O)        0.028     0.116 r  dac_spi_i0/dac_cs_n_i_1/O
                         net (fo=1, routed)           0.000     0.116    dac_spi_i0/dac_cs_n_i_1_n_0
    SLICE_X0Y53          FDSE                                         r  dac_spi_i0/dac_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.783    -0.454    dac_spi_i0/clk_tx
    SLICE_X0Y53          FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
                         clock pessimism              0.211    -0.243    
    SLICE_X0Y53          FDSE (Hold_fdse_C_D)         0.060    -0.183    dac_spi_i0/dac_cs_n_reg
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.100ns (18.481%)  route 0.441ns (81.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X1Y49          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           0.441     0.150    samp_gen_i0/led_clk_samp[7]
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.768    -0.469    samp_gen_i0/clk_tx
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism              0.211    -0.258    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.043    -0.215    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.100ns (18.535%)  route 0.440ns (81.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X1Y49          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[5]/Q
                         net (fo=1, routed)           0.440     0.149    samp_gen_i0/led_clk_samp[5]
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.768    -0.469    samp_gen_i0/clk_tx
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[5]/C
                         clock pessimism              0.211    -0.258    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.038    -0.220    samp_gen_i0/led_clk_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.100ns (17.754%)  route 0.463ns (82.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.282    -0.744    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.023    -0.721 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.330    -0.391    samp_gen_i0/clk_samp
    SLICE_X1Y49          FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.100    -0.291 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           0.463     0.172    samp_gen_i0/led_clk_samp[4]
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.768    -0.469    samp_gen_i0/clk_tx
    SLICE_X0Y73          FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism              0.211    -0.258    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.040    -0.218    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  clk_tx_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_tx_clk_core rise@6.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 1.428ns (45.142%)  route 1.736ns (54.858%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.532 - 6.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.000    lb_sel_pin
    C17                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           1.736     3.164    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.337     4.532    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     4.532    
                         clock uncertainty           -0.147     4.385    
    SLICE_X0Y109         FDRE (Setup_fdre_C_D)       -0.045     4.340    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          4.340    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  1.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_tx_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_clk_core rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.655ns (43.800%)  route 0.841ns (56.200%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -0.500    -0.500    
    C17                                               0.000    -0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000    -0.500    lb_sel_pin
    C17                  IBUF (Prop_ibuf_I_O)         0.655     0.155 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           0.841     0.996    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.773    -0.464    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_tx
    SLICE_X0Y109         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.464    
                         clock uncertainty            0.147    -0.317    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.038    -0.279    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  1.275    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        1.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.698ns  (logic 0.716ns (19.364%)  route 2.982ns (80.636%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738   187.909    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.909    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.698ns  (logic 0.716ns (19.364%)  route 2.982ns (80.636%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738   187.909    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.909    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.698ns  (logic 0.716ns (19.364%)  route 2.982ns (80.636%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738   187.909    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.909    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.698ns  (logic 0.716ns (19.364%)  route 2.982ns (80.636%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.738   187.909    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y43          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.909    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.593ns  (logic 0.716ns (19.926%)  route 2.877ns (80.074%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.634   187.804    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y42          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.804    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.593ns  (logic 0.716ns (19.926%)  route 2.877ns (80.074%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.634   187.804    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y42          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.804    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.593ns  (logic 0.716ns (19.926%)  route 2.877ns (80.074%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.634   187.804    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y42          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.804    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.593ns  (logic 0.716ns (19.926%)  route 2.877ns (80.074%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.634   187.804    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y42          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.804    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.578ns  (logic 0.716ns (20.013%)  route 2.862ns (79.987%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.618   187.789    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y41          FDRE                                         r  samp_gen_i0/speed_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y41          FDRE                                         r  samp_gen_i0/speed_cnt_reg[4]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.789    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_samp rise@192.000ns - clk_tx_clk_core rise@186.000ns)
  Data Path Delay:        3.578ns  (logic 0.716ns (20.013%)  route 2.862ns (79.987%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 190.738 - 192.000 ) 
    Source Clock Delay      (SCD):    -1.789ns = ( 184.211 - 186.000 ) 
    Clock Pessimism Removal (CPR):    -0.638ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                    186.000   186.000 r  
    AA3                                               0.000   186.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   186.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033   187.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230   188.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382   180.881 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556   182.437    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120   182.557 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.654   184.211    clkx_nsamp_i0/clk_tx
    SLICE_X7Y42          FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.269   184.480 r  clkx_nsamp_i0/bus_dst_reg[0]/Q
                         net (fo=4, routed)           0.693   185.173    clkx_nsamp_i0/bus_dst_reg[2]_0[0]
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.053   185.226 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.567   185.792    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X7Y38          LUT5 (Prop_lut5_I2_O)        0.053   185.845 r  clkx_nsamp_i0/samp_cnt_done_carry_i_7/O
                         net (fo=1, routed)           0.400   186.246    clkx_nsamp_i0/samp_cnt_done_carry_i_7_n_0
    SLICE_X7Y39          LUT6 (Prop_lut6_I5_O)        0.053   186.299 r  clkx_nsamp_i0/samp_cnt_done_carry_i_2/O
                         net (fo=1, routed)           0.000   186.299    samp_gen_i0/S[1]
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235   186.534 f  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.584   187.118    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.053   187.171 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.618   187.789    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X4Y41          FDRE                                         r  samp_gen_i0/speed_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    192.000   192.000 r  
    AA3                                               0.000   192.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000   192.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915   192.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149   194.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458   187.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476   189.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113   189.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743   189.938    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079   190.017 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721   190.738    samp_gen_i0/clk_samp
    SLICE_X4Y41          FDRE                                         r  samp_gen_i0/speed_cnt_reg[5]/C
                         clock pessimism             -0.638   190.100    
                         clock uncertainty           -0.062   190.038    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.244   189.794    samp_gen_i0/speed_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        189.794    
                         arrival time                        -187.789    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.183ns (60.112%)  route 0.121ns (39.888%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.631    -0.395    clkx_spd_i0/clk_tx
    SLICE_X5Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.100    -0.295 f  clkx_spd_i0/bus_dst_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.174    samp_gen_i0/speed_cnt_reg[15]_0[8]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.028    -0.146 r  samp_gen_i0/speed_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.146    samp_gen_i0/speed_cnt[8]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055    -0.091 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.091    samp_gen_i0/speed_cnt_reg[8]_i_1_n_7
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
                         clock pessimism              0.211    -0.173    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.071    -0.102    samp_gen_i0/speed_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.210ns (63.361%)  route 0.121ns (36.639%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.631    -0.395    clkx_spd_i0/clk_tx
    SLICE_X5Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.100    -0.295 f  clkx_spd_i0/bus_dst_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.174    samp_gen_i0/speed_cnt_reg[15]_0[8]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.028    -0.146 r  samp_gen_i0/speed_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.146    samp_gen_i0/speed_cnt[8]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.082    -0.064 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.064    samp_gen_i0/speed_cnt_reg[8]_i_1_n_6
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[9]/C
                         clock pessimism              0.211    -0.173    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.071    -0.102    samp_gen_i0/speed_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.245ns (66.861%)  route 0.121ns (33.139%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.631    -0.395    clkx_spd_i0/clk_tx
    SLICE_X5Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.100    -0.295 f  clkx_spd_i0/bus_dst_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.174    samp_gen_i0/speed_cnt_reg[15]_0[8]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.028    -0.146 r  samp_gen_i0/speed_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.146    samp_gen_i0/speed_cnt[8]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117    -0.029 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.029    samp_gen_i0/speed_cnt_reg[8]_i_1_n_5
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.211    -0.173    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.071    -0.102    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.195ns (52.730%)  route 0.175ns (47.270%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.633    -0.393    clkx_spd_i0/clk_tx
    SLICE_X2Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.118    -0.275 f  clkx_spd_i0/bus_dst_reg[5]/Q
                         net (fo=1, routed)           0.175    -0.100    samp_gen_i0/speed_cnt_reg[15]_0[5]
    SLICE_X4Y41          LUT3 (Prop_lut3_I2_O)        0.028    -0.072 r  samp_gen_i0/speed_cnt[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.072    samp_gen_i0/speed_cnt[4]_i_4_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.023 r  samp_gen_i0/speed_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.023    samp_gen_i0/speed_cnt_reg[4]_i_1_n_6
    SLICE_X4Y41          FDRE                                         r  samp_gen_i0/speed_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X4Y41          FDRE                                         r  samp_gen_i0/speed_cnt_reg[5]/C
                         clock pessimism              0.211    -0.173    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.071    -0.102    samp_gen_i0/speed_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.195ns (52.422%)  route 0.177ns (47.578%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.633    -0.393    clkx_spd_i0/clk_tx
    SLICE_X2Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.118    -0.275 f  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=1, routed)           0.177    -0.098    samp_gen_i0/speed_cnt_reg[15]_0[3]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.028    -0.070 r  samp_gen_i0/speed_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.070    samp_gen_i0/speed_cnt[0]_i_4_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049    -0.021 r  samp_gen_i0/speed_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.021    samp_gen_i0/speed_cnt_reg[0]_i_2_n_4
    SLICE_X4Y40          FDRE                                         r  samp_gen_i0/speed_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X4Y40          FDRE                                         r  samp_gen_i0/speed_cnt_reg[3]/C
                         clock pessimism              0.211    -0.173    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.071    -0.102    samp_gen_i0/speed_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.258ns (67.996%)  route 0.121ns (32.004%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.631    -0.395    clkx_spd_i0/clk_tx
    SLICE_X5Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.100    -0.295 f  clkx_spd_i0/bus_dst_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.174    samp_gen_i0/speed_cnt_reg[15]_0[8]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.028    -0.146 r  samp_gen_i0/speed_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.146    samp_gen_i0/speed_cnt[8]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.130    -0.016 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.016    samp_gen_i0/speed_cnt_reg[8]_i_1_n_4
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X4Y42          FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.211    -0.173    
    SLICE_X4Y42          FDRE (Hold_fdre_C_D)         0.071    -0.102    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.149ns (37.181%)  route 0.252ns (62.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.629    -0.397    samp_gen_i0/clk_tx
    SLICE_X6Y37          FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.118    -0.279 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           0.252    -0.027    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_reg_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.031     0.004 r  samp_gen_i0/meta_harden_samp_gen_go_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.000     0.004    samp_gen_i0/doing_read0
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.477    -0.387    samp_gen_i0/clk_samp
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism              0.211    -0.176    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.075    -0.101    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.283ns (69.974%)  route 0.121ns (30.026%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.631    -0.395    clkx_spd_i0/clk_tx
    SLICE_X5Y42          FDRE                                         r  clkx_spd_i0/bus_dst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.100    -0.295 f  clkx_spd_i0/bus_dst_reg[8]/Q
                         net (fo=1, routed)           0.121    -0.174    samp_gen_i0/speed_cnt_reg[15]_0[8]
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.028    -0.146 r  samp_gen_i0/speed_cnt[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.146    samp_gen_i0/speed_cnt[8]_i_5_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.032 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.009 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.009    samp_gen_i0/speed_cnt_reg[12]_i_1_n_7
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    samp_gen_i0/clk_samp
    SLICE_X4Y43          FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.211    -0.172    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.071    -0.101    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_gen_go_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.707%)  route 0.252ns (63.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.387ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.629    -0.397    samp_gen_i0/clk_tx
    SLICE_X6Y37          FDRE                                         r  samp_gen_i0/samp_gen_go_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.118    -0.279 r  samp_gen_i0/samp_gen_go_hold_reg/Q
                         net (fo=5, routed)           0.252    -0.027    samp_gen_i0/meta_harden_samp_gen_go_i0/samp_gen_go_hold_reg_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I3_O)        0.028     0.001 r  samp_gen_i0/meta_harden_samp_gen_go_i0/active_i_1/O
                         net (fo=1, routed)           0.000     0.001    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.477    -0.387    samp_gen_i0/clk_samp
    SLICE_X5Y37          FDRE                                         r  samp_gen_i0/active_reg/C
                         clock pessimism              0.211    -0.176    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.060    -0.116    samp_gen_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.177ns (42.607%)  route 0.238ns (57.393%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.630    -0.396    clkx_spd_i0/clk_tx
    SLICE_X4Y38          FDRE                                         r  clkx_spd_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.100    -0.296 f  clkx_spd_i0/bus_dst_reg[1]/Q
                         net (fo=1, routed)           0.238    -0.058    samp_gen_i0/speed_cnt_reg[15]_0[1]
    SLICE_X4Y40          LUT3 (Prop_lut3_I2_O)        0.028    -0.030 r  samp_gen_i0/speed_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.030    samp_gen_i0/speed_cnt[0]_i_6_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.019 r  samp_gen_i0/speed_cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.019    samp_gen_i0/speed_cnt_reg[0]_i_2_n_6
    SLICE_X4Y40          FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.480    -0.384    samp_gen_i0/clk_samp
    SLICE_X4Y40          FDRE                                         r  samp_gen_i0/speed_cnt_reg[1]/C
                         clock pessimism              0.211    -0.173    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.071    -0.102    samp_gen_i0/speed_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 3.197ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.440 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.870ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.573    -1.870    dac_spi_i0/clk_tx
    OLOGIC_X0Y130        FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.415    -1.455 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.000    -1.455    dac_cs_n_o
    E15                  OBUF (Prop_obuf_I_O)         2.782     1.327 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     1.327    dac_cs_n_pin
    E15                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 r  
    AA3                                               0.000     3.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     3.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -1.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     0.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.399     1.594    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.360     1.954 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.954    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.486     4.440 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.440    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.527     3.914    
                         clock uncertainty           -0.062     3.852    
                         output delay                -1.000     2.852    
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 3.190ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.440 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.864ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.579    -1.864    dac_spi_i0/clk_tx
    OLOGIC_X0Y134        FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y134        FDRE (Prop_fdre_C_Q)         0.415    -1.449 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.000    -1.449    dac_clr_n_o
    G15                  OBUF (Prop_obuf_I_O)         2.775     1.326 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     1.326    dac_clr_n_pin
    G15                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 r  
    AA3                                               0.000     3.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     3.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -1.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     0.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.399     1.594    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.360     1.954 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.954    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.486     4.440 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.440    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.527     3.914    
                         clock uncertainty           -0.062     3.852    
                         output delay                -1.000     2.852    
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        3.171ns  (logic 3.171ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        2.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 4.440 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.577    -1.866    dac_spi_i0/clk_tx
    OLOGIC_X0Y118        FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        FDRE (Prop_fdre_C_Q)         0.415    -1.451 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.000    -1.451    spi_mosi_o
    G19                  OBUF (Prop_obuf_I_O)         2.756     1.306 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     1.306    spi_mosi_pin
    G19                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 r  
    AA3                                               0.000     3.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     3.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     5.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -1.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     0.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     0.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.399     1.594    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.360     1.954 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.954    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.486     4.440 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.440    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism             -0.527     3.914    
                         clock uncertainty           -0.062     3.852    
                         output delay                -1.000     2.852    
  -------------------------------------------------------------------
                         required time                          2.852    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  1.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@6.000ns)
  Data Path Delay:        2.875ns  (logic 2.875ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.402ns = ( 4.598 - 6.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.403     4.598    dac_spi_i0/clk_tx
    OLOGIC_X0Y118        FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        FDRE (Prop_fdre_C_Q)         0.383     4.981 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.000     4.981    spi_mosi_o
    G19                  OBUF (Prop_obuf_I_O)         2.492     7.473 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     7.473    spi_mosi_pin
    G19                                                               r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 r  
    AA3                                               0.000     3.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     4.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     5.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -2.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -0.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -0.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.572     1.129    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.415     1.544 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.544    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.751     4.296 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.296    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.527     4.822    
                         clock uncertainty            0.062     4.884    
                         output delay                 1.000     5.884    
  -------------------------------------------------------------------
                         required time                         -5.884    
                         arrival time                           7.473    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@6.000ns)
  Data Path Delay:        2.893ns  (logic 2.893ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.400ns = ( 4.600 - 6.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.405     4.600    dac_spi_i0/clk_tx
    OLOGIC_X0Y134        FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y134        FDRE (Prop_fdre_C_Q)         0.383     4.983 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.000     4.983    dac_clr_n_o
    G15                  OBUF (Prop_obuf_I_O)         2.510     7.493 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     7.493    dac_clr_n_pin
    G15                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 r  
    AA3                                               0.000     3.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     4.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     5.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -2.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -0.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -0.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.572     1.129    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.415     1.544 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.544    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.751     4.296 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.296    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.527     4.822    
                         clock uncertainty            0.062     4.884    
                         output delay                 1.000     5.884    
  -------------------------------------------------------------------
                         required time                         -5.884    
                         arrival time                           7.493    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by spi_clk  {rise@3.000ns fall@6.000ns period=6.000ns})
  Path Group:             spi_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -3.000ns  (spi_clk rise@3.000ns - clk_tx_clk_core rise@6.000ns)
  Data Path Delay:        2.900ns  (logic 2.900ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -1.000ns
  Clock Path Skew:        3.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 4.296 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.405ns = ( 4.595 - 6.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      6.000     6.000 r  
    AA3                                               0.000     6.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     6.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     6.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     8.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458     1.606 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476     3.082    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.195 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.400     4.595    dac_spi_i0/clk_tx
    OLOGIC_X0Y130        FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y130        FDRE (Prop_fdre_C_Q)         0.383     4.978 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.000     4.978    dac_cs_n_o
    E15                  OBUF (Prop_obuf_I_O)         2.517     7.495 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     7.495    dac_cs_n_pin
    E15                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    3.000     3.000 r  
    AA3                                               0.000     3.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     4.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     5.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -2.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -0.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -0.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.572     1.129    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.415     1.544 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     1.544    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         2.751     4.296 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.296    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
                         clock pessimism              0.527     4.822    
                         clock uncertainty            0.062     4.884    
                         output delay                 1.000     5.884    
  -------------------------------------------------------------------
                         required time                         -5.884    
                         arrival time                           7.495    
  -------------------------------------------------------------------
                         slack                                  1.611    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_clk_core
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 1.859ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.804    -0.433    samp_gen_i0/clk_tx
    OLOGIC_X0Y104        FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        FDRE (Prop_fdre_C_Q)         0.221    -0.212 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.000    -0.212    led_o[6]
    M17                  OBUF (Prop_obuf_I_O)         1.638     1.426 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     1.426    led_pins[6]
    M17                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.443ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.843ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.804    -0.433    samp_gen_i0/clk_tx
    OLOGIC_X0Y103        FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.221    -0.212 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.000    -0.212    led_o[5]
    L18                  OBUF (Prop_obuf_I_O)         1.622     1.410 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     1.410    led_pins[5]
    L18                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 1.839ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.803    -0.434    samp_gen_i0/clk_tx
    OLOGIC_X0Y106        FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.221    -0.213 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.000    -0.213    led_o[4]
    K16                  OBUF (Prop_obuf_I_O)         1.618     1.405 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     1.405    led_pins[4]
    K16                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            txd_pin
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 1.844ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.797    -0.440    lb_ctl_i0/clk_tx
    OLOGIC_X0Y117        FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        FDRE (Prop_fdre_C_Q)         0.221    -0.219 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.000    -0.219    txd_o
    F20                  OBUF (Prop_obuf_I_O)         1.623     1.404 r  OBUF_txd/O
                         net (fo=0)                   0.000     1.404    txd_pin
    F20                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.404    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 1.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.805    -0.432    samp_gen_i0/clk_tx
    OLOGIC_X0Y101        FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        FDRE (Prop_fdre_C_Q)         0.221    -0.211 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.000    -0.211    led_o[7]
    K18                  OBUF (Prop_obuf_I_O)         1.601     1.390 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     1.390    led_pins[7]
    K18                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 1.431ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.808    -0.429    samp_gen_i0/clk_tx
    OLOGIC_X0Y64         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         FDRE (Prop_fdre_C_Q)         0.221    -0.208 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.000    -0.208    led_o[3]
    J26                  OBUF (Prop_obuf_I_O)         1.210     1.002 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     1.002    led_pins[3]
    J26                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 1.420ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.811    -0.426    samp_gen_i0/clk_tx
    OLOGIC_X0Y61         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.221    -0.205 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.000    -0.205    led_o[2]
    G21                  OBUF (Prop_obuf_I_O)         1.199     0.994 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     0.994    led_pins[2]
    G21                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -0.994    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.862ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 1.417ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.811    -0.426    samp_gen_i0/clk_tx
    OLOGIC_X0Y62         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y62         FDRE (Prop_fdre_C_Q)         0.221    -0.205 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.000    -0.205    led_o[1]
    H21                  OBUF (Prop_obuf_I_O)         1.196     0.992 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     0.992    led_pins[1]
    H21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  4.862    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Max at Fast Process Corner
  Requirement:            6.000ns  (virtual_clock rise@6.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 1.415ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 6.000 - 6.000 ) 
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.811    -0.426    samp_gen_i0/clk_tx
    OLOGIC_X0Y59         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.221    -0.205 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.000    -0.205    led_o[0]
    H24                  OBUF (Prop_obuf_I_O)         1.194     0.989 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     0.989    led_pins[0]
    H24                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      6.000     6.000 r  
                         ideal clock network latency
                                                      0.000     6.000    
                         clock pessimism              0.000     6.000    
                         clock uncertainty           -0.147     5.853    
                         output delay                -0.000     5.853    
  -------------------------------------------------------------------
                         required time                          5.853    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  4.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[0]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 1.157ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    samp_gen_i0/clk_tx
    OLOGIC_X0Y59         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192    -0.233 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.000    -0.233    led_o[0]
    H24                  OBUF (Prop_obuf_I_O)         0.965     0.732 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     0.732    led_pins[0]
    H24                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[1]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 1.160ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    samp_gen_i0/clk_tx
    OLOGIC_X0Y62         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y62         FDRE (Prop_fdre_C_Q)         0.192    -0.233 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.000    -0.233    led_o[1]
    H21                  OBUF (Prop_obuf_I_O)         0.968     0.735 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     0.735    led_pins[1]
    H21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[2]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 1.162ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.601    -0.425    samp_gen_i0/clk_tx
    OLOGIC_X0Y61         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192    -0.233 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.000    -0.233    led_o[2]
    G21                  OBUF (Prop_obuf_I_O)         0.970     0.737 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     0.737    led_pins[2]
    G21                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[3]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 1.173ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.599    -0.427    samp_gen_i0/clk_tx
    OLOGIC_X0Y64         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         FDRE (Prop_fdre_C_Q)         0.192    -0.235 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.000    -0.235    led_o[3]
    J26                  OBUF (Prop_obuf_I_O)         0.981     0.746 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     0.746    led_pins[3]
    J26                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[7]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 1.504ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.589    -0.437    samp_gen_i0/clk_tx
    OLOGIC_X0Y101        FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        FDRE (Prop_fdre_C_Q)         0.192    -0.245 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.000    -0.245    led_o[7]
    K18                  OBUF (Prop_obuf_I_O)         1.312     1.067 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     1.067    led_pins[7]
    K18                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            txd_pin
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 1.526ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.583    -0.443    lb_ctl_i0/clk_tx
    OLOGIC_X0Y117        FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        FDRE (Prop_fdre_C_Q)         0.192    -0.251 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.000    -0.251    txd_o
    F20                  OBUF (Prop_obuf_I_O)         1.334     1.083 r  OBUF_txd/O
                         net (fo=0)                   0.000     1.083    txd_pin
    F20                                                               r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[4]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 1.521ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.588    -0.438    samp_gen_i0/clk_tx
    OLOGIC_X0Y106        FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        FDRE (Prop_fdre_C_Q)         0.192    -0.246 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.000    -0.246    led_o[4]
    K16                  OBUF (Prop_obuf_I_O)         1.329     1.083 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     1.083    led_pins[4]
    K16                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[5]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 1.525ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.589    -0.437    samp_gen_i0/clk_tx
    OLOGIC_X0Y103        FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        FDRE (Prop_fdre_C_Q)         0.192    -0.245 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.000    -0.245    led_o[5]
    L18                  OBUF (Prop_obuf_I_O)         1.333     1.088 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     1.088    led_pins[5]
    L18                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            led_pins[6]
                            (output port clocked by virtual_clock  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             virtual_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - clk_tx_clk_core rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 1.541ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.589    -0.437    samp_gen_i0/clk_tx
    OLOGIC_X0Y104        FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        FDRE (Prop_fdre_C_Q)         0.192    -0.245 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.000    -0.245    led_o[6]
    M17                  OBUF (Prop_obuf_I_O)         1.349     1.104 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     1.104    led_pins[6]
    M17                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.147     0.147    
                         output delay                 0.500     0.647    
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.457    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rx_clk_core

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 0.991ns (25.944%)  route 2.830ns (74.056%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.952     2.890    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.053     2.943 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.878     3.821    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.542    -1.263    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.821ns  (logic 0.991ns (25.944%)  route 2.830ns (74.056%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.952     2.890    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.053     2.943 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.878     3.821    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.542    -1.263    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.016ns  (logic 0.938ns (31.110%)  route 2.078ns (68.890%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  IBUF_rst_i0/O
                         net (fo=4, routed)           2.078     3.016    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X16Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.483    -1.322    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X16Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.136ns (12.239%)  route 0.975ns (87.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 r  IBUF_rst_i0/O
                         net (fo=4, routed)           0.975     1.111    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X16Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.823    -0.414    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X16Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.164ns (11.157%)  route 1.306ns (88.843%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 f  IBUF_rst_i0/O
                         net (fo=4, routed)           0.912     1.048    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.028     1.076 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.394     1.470    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.852    -0.385    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.164ns (11.157%)  route 1.306ns (88.843%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 f  IBUF_rst_i0/O
                         net (fo=4, routed)           0.912     1.048    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.028     1.076 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.394     1.470    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.852    -0.385    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_tx_clk_core
  To Clock:  clk_rx_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.147ns (26.245%)  route 0.413ns (73.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.751    -0.486    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.147    -0.339 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.413     0.074    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X14Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.603    -0.423    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X14Y49         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.507ns  (logic 0.226ns (44.569%)  route 0.281ns (55.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.226    -1.290 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.281    -1.009    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.466%)  route 0.294ns (56.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.226    -1.290 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.294    -0.996    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.226ns (43.219%)  route 0.297ns (56.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.226    -1.290 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.297    -0.993    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.248ns (47.155%)  route 0.278ns (52.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.248    -1.268 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.278    -0.990    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X15Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.533ns  (logic 0.248ns (46.535%)  route 0.285ns (53.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.288    -1.517    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X14Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.248    -1.269 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.285    -0.984    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.595ns  (logic 0.216ns (36.287%)  route 0.379ns (63.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X15Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.216    -1.300 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.379    -0.921    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.226ns (37.560%)  route 0.376ns (62.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.226    -1.290 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376    -0.914    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.248ns (39.743%)  route 0.376ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.248    -1.268 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.376    -0.892    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.644ns  (logic 0.248ns (38.493%)  route 0.396ns (61.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.248    -1.268 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.396    -0.872    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X16Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.401    -2.042    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X16Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.248ns (38.206%)  route 0.401ns (61.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X12Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.248    -1.268 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.401    -0.867    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_samp

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.560ns  (logic 0.991ns (27.850%)  route 2.568ns (72.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.952     2.890    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.053     2.943 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.616     3.560    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743    -2.062    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079    -1.983 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721    -1.262    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.560ns  (logic 0.991ns (27.850%)  route 2.568ns (72.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.952     2.890    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.053     2.943 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.616     3.560    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743    -2.062    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079    -1.983 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721    -1.262    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.164ns (12.045%)  route 1.197ns (87.955%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 f  IBUF_rst_i0/O
                         net (fo=4, routed)           0.912     1.048    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.028     1.076 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.285     1.361    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.164ns (12.045%)  route 1.197ns (87.955%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 f  IBUF_rst_i0/O
                         net (fo=4, routed)           0.912     1.048    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.028     1.076 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.285     1.361    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_tx_clk_core

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.991ns (26.734%)  route 2.717ns (73.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.952     2.890    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.053     2.943 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.765     3.708    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544    -1.261    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.708ns  (logic 0.991ns (26.734%)  route 2.717ns (73.266%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.952     2.890    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.053     2.943 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.765     3.708    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544    -1.261    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.630ns  (logic 0.938ns (35.675%)  route 1.692ns (64.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  IBUF_rst_i0/O
                         net (fo=4, routed)           1.692     2.630    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X9Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.288    -1.517    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X9Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.136ns (14.829%)  route 0.781ns (85.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 r  IBUF_rst_i0/O
                         net (fo=4, routed)           0.781     0.917    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X9Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.751    -0.486    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X9Y53          FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.164ns (11.565%)  route 1.254ns (88.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 f  IBUF_rst_i0/O
                         net (fo=4, routed)           0.912     1.048    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.028     1.076 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.342     1.418    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.164ns (11.565%)  route 1.254ns (88.435%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.136     0.136 f  IBUF_rst_i0/O
                         net (fo=4, routed)           0.912     1.048    clk_gen_i0/reset
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.028     1.076 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.342     1.418    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_rx_clk_core
  To Clock:  clk_tx_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.124ns (19.330%)  route 0.517ns (80.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.823    -0.414    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X17Y47         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.124    -0.290 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.517     0.228    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X12Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.550    -0.476    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X12Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.496ns  (logic 0.216ns (43.555%)  route 0.280ns (56.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X13Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.216    -1.300 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.280    -1.020    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.216ns (43.380%)  route 0.282ns (56.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.216    -1.300 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.282    -1.018    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.500ns  (logic 0.197ns (39.388%)  route 0.303ns (60.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X13Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.197    -1.319 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.303    -1.016    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.512ns  (logic 0.226ns (44.125%)  route 0.286ns (55.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.226    -1.290 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.286    -1.004    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X14Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.401    -2.042    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.248ns (45.907%)  route 0.292ns (54.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X14Y52         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.248    -1.268 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.292    -0.976    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X14Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.401    -2.042    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y53         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.581ns  (logic 0.197ns (33.911%)  route 0.384ns (66.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.197    -1.319 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.384    -0.935    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.197ns (33.459%)  route 0.392ns (66.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.197    -1.319 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.392    -0.927    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.216ns (35.256%)  route 0.397ns (64.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.216    -1.300 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.397    -0.903    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.197ns (29.499%)  route 0.471ns (70.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.197    -1.319 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471    -0.848    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X15Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y51         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.216ns (31.927%)  route 0.461ns (68.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    -1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.289    -1.516    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X15Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.216    -1.300 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.461    -0.839    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     1.033     1.033 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.230     2.263    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.382    -5.119 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.556    -3.563    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -3.443 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.402    -2.041    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X14Y50         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_tx_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            spi_clk_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core fall edge)
                                                      3.000     3.000 f  
    AA3                                               0.000     3.000 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     3.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     3.471 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     4.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872     1.152 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581     1.733    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.763 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.794     2.557    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.221     2.778 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000     2.778    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         1.617     4.396 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     4.396    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            spi_clk_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.520ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.893    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.468    -1.575 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.523    -1.052    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.580    -0.446    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_tx
    OLOGIC_X0Y128        ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y128        ODDR (Prop_oddr_C_Q)         0.192    -0.254 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.000    -0.254    spi_clk_o
    G17                  OBUF (Prop_obuf_I_O)         1.328     1.074 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     1.074    spi_clk_pin
    G17                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.030ns (2.183%)  route 1.344ns (97.817%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      2.500     2.500 f  
    AA3                                               0.000     2.500 f  clk_pin_p (IN)
                         net (fo=0)                   0.000     2.500    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     2.971 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     3.524    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.872     0.652 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.581     1.233    clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.263 f  clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.763     2.026    clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.965ns  (logic 0.113ns (3.811%)  route 2.852ns (96.189%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.376    -1.429    clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_rx_clk_core

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 0.053ns (1.852%)  route 2.809ns (98.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.931     1.931    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.053     1.984 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.878     2.862    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.542    -1.263    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 0.053ns (1.852%)  route 2.809ns (98.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.931     1.931    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.053     1.984 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.878     2.862    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         1.542    -1.263    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.028ns (2.056%)  route 1.334ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.940     0.940    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.028     0.968 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.394     1.362    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.852    -0.385    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_rx_clk_core  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.028ns (2.056%)  route 1.334ns (97.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.940     0.940    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.028     0.968 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.394     1.362    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X4Y39          FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=357, routed)         0.852    -0.385    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X4Y39          FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_samp

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.600ns  (logic 0.053ns (2.038%)  route 2.547ns (97.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.931     1.931    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.053     1.984 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.616     2.600    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743    -2.062    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079    -1.983 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721    -1.262    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.600ns  (logic 0.053ns (2.038%)  route 2.547ns (97.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.931     1.931    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.053     1.984 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.616     2.600    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.743    -2.062    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.079    -1.983 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.721    -1.262    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.028ns (2.234%)  route 1.225ns (97.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.940     0.940    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.028     0.968 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.285     1.253    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@96.000ns period=192.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.028ns (2.234%)  route 1.225ns (97.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.940     0.940    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.028     0.968 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.285     1.253    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X4Y44          FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.328    -0.909    clk_gen_i0/clk_tx
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.045    -0.864 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.481    -0.383    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X4Y44          FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_tx_clk_core

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.053ns (1.928%)  route 2.696ns (98.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.931     1.931    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.053     1.984 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.765     2.749    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544    -1.261    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 0.053ns (1.928%)  route 2.696ns (98.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.931     1.931    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.053     1.984 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.765     2.749    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.149     2.064    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.458    -4.394 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.476    -2.918    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -2.805 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         1.544    -1.261    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.028ns (2.138%)  route 1.282ns (97.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.940     0.940    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.028     0.968 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.342     1.310    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_tx_clk_core  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.028ns (2.138%)  route 1.282ns (97.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.940     0.940    clk_gen_i0/clock_locked
    SLICE_X10Y49         LUT2 (Prop_lut2_I1_O)        0.028     0.968 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.342     1.310    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X1Y43          FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_clk_core rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.024    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.872    -1.848 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.581    -1.267    clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.237 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=248, routed)         0.855    -0.382    rst_gen_i0/reset_bridge_clk_tx_i0/clk_tx
    SLICE_X1Y43          FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





