Simulator report for laba5
Tue Nov 27 22:14:53 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 223 nodes    ;
; Simulation Coverage         ;      62.56 % ;
; Total Number of Transitions ; 3912         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; laba5.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      62.56 % ;
; Total nodes checked                                 ; 223          ;
; Total output ports checked                          ; 227          ;
; Total output ports with complete 1/0-value coverage ; 142          ;
; Total output ports with no 1/0-value coverage       ; 60           ;
; Total output ports with no 1-value coverage         ; 72           ;
; Total output ports with no 0-value coverage         ; 73           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                               ; Output Port Name                                                                                                           ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+
; |laba5|busy_bus                                                                                                         ; |laba5|busy_bus                                                                                                            ; pin_out          ;
; |laba5|inst32                                                                                                           ; |laba5|inst32                                                                                                              ; out0             ;
; |laba5|inst33                                                                                                           ; |laba5|inst33                                                                                                              ; out0             ;
; |laba5|clk                                                                                                              ; |laba5|clk                                                                                                                 ; out              ;
; |laba5|dataIn0[4]                                                                                                       ; |laba5|dataIn0[4]                                                                                                          ; out              ;
; |laba5|dataIn1[4]                                                                                                       ; |laba5|dataIn1[4]                                                                                                          ; out              ;
; |laba5|dataIn2[4]                                                                                                       ; |laba5|dataIn2[4]                                                                                                          ; out              ;
; |laba5|dataIn3[4]                                                                                                       ; |laba5|dataIn3[4]                                                                                                          ; out              ;
; |laba5|inst34                                                                                                           ; |laba5|inst34                                                                                                              ; out0             ;
; |laba5|bus_provision_In[3]                                                                                              ; |laba5|bus_provision_In[3]                                                                                                 ; pin_out          ;
; |laba5|bus_provision_In[2]                                                                                              ; |laba5|bus_provision_In[2]                                                                                                 ; pin_out          ;
; |laba5|bus_provision_In[1]                                                                                              ; |laba5|bus_provision_In[1]                                                                                                 ; pin_out          ;
; |laba5|bus_provision_In[0]                                                                                              ; |laba5|bus_provision_In[0]                                                                                                 ; pin_out          ;
; |laba5|kek0[1]                                                                                                          ; |laba5|kek0[1]                                                                                                             ; pin_out          ;
; |laba5|kek0[0]                                                                                                          ; |laba5|kek0[0]                                                                                                             ; pin_out          ;
; |laba5|gdfx_temp1[1]                                                                                                    ; |laba5|gdfx_temp1[1]                                                                                                       ; out0             ;
; |laba5|gdfx_temp1[0]                                                                                                    ; |laba5|gdfx_temp1[0]                                                                                                       ; out0             ;
; |laba5|kek1[1]                                                                                                          ; |laba5|kek1[1]                                                                                                             ; pin_out          ;
; |laba5|kek1[0]                                                                                                          ; |laba5|kek1[0]                                                                                                             ; pin_out          ;
; |laba5|kek2[1]                                                                                                          ; |laba5|kek2[1]                                                                                                             ; pin_out          ;
; |laba5|kek2[0]                                                                                                          ; |laba5|kek2[0]                                                                                                             ; pin_out          ;
; |laba5|kek3[1]                                                                                                          ; |laba5|kek3[1]                                                                                                             ; pin_out          ;
; |laba5|kek3[0]                                                                                                          ; |laba5|kek3[0]                                                                                                             ; pin_out          ;
; |laba5|outAddress[1]                                                                                                    ; |laba5|outAddress[1]                                                                                                       ; pin_out          ;
; |laba5|outAddress[0]                                                                                                    ; |laba5|outAddress[0]                                                                                                       ; pin_out          ;
; |laba5|gdfx_temp0[1]                                                                                                    ; |laba5|gdfx_temp0[1]                                                                                                       ; out0             ;
; |laba5|gdfx_temp0[0]                                                                                                    ; |laba5|gdfx_temp0[0]                                                                                                       ; out0             ;
; |laba5|outData[1]                                                                                                       ; |laba5|outData[1]                                                                                                          ; pin_out          ;
; |laba5|outData[0]                                                                                                       ; |laba5|outData[0]                                                                                                          ; pin_out          ;
; |laba5|request_bus[3]                                                                                                   ; |laba5|request_bus[3]                                                                                                      ; pin_out          ;
; |laba5|request_bus[2]                                                                                                   ; |laba5|request_bus[2]                                                                                                      ; pin_out          ;
; |laba5|request_bus[1]                                                                                                   ; |laba5|request_bus[1]                                                                                                      ; pin_out          ;
; |laba5|request_bus[0]                                                                                                   ; |laba5|request_bus[0]                                                                                                      ; pin_out          ;
; |laba5|slave3[0]                                                                                                        ; |laba5|slave3[0]                                                                                                           ; pin_out          ;
; |laba5|Slave:inst17|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]     ; |laba5|Slave:inst17|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]        ; out0             ;
; |laba5|Slave:inst17|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                           ; |laba5|Slave:inst17|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |laba5|Slave:inst15|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]     ; |laba5|Slave:inst15|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]        ; out0             ;
; |laba5|Slave:inst14|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]     ; |laba5|Slave:inst14|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0]        ; out0             ;
; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[3][1]                                                             ; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[3][1]                                                                ; out0             ;
; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[2][1]                                                             ; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[2][1]                                                                ; out0             ;
; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[1][1]                                                             ; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[1][1]                                                                ; out0             ;
; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[0][1]                                                             ; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[0][1]                                                                ; out0             ;
; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[3][1]                                                             ; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[3][1]                                                                ; out0             ;
; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[2][1]                                                             ; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[2][1]                                                                ; out0             ;
; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[1][1]                                                             ; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[1][1]                                                                ; out0             ;
; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[0][1]                                                             ; |laba5|lpm_or0:inst23|lpm_or:lpm_or_component|or_node[0][1]                                                                ; out0             ;
; |laba5|Arbitr:inst7|inst13                                                                                              ; |laba5|Arbitr:inst7|inst13                                                                                                 ; out0             ;
; |laba5|Arbitr:inst7|inst17                                                                                              ; |laba5|Arbitr:inst7|inst17                                                                                                 ; regout           ;
; |laba5|Arbitr:inst7|inst14                                                                                              ; |laba5|Arbitr:inst7|inst14                                                                                                 ; out0             ;
; |laba5|Arbitr:inst7|inst                                                                                                ; |laba5|Arbitr:inst7|inst                                                                                                   ; out0             ;
; |laba5|Arbitr:inst7|inst15                                                                                              ; |laba5|Arbitr:inst7|inst15                                                                                                 ; out0             ;
; |laba5|Arbitr:inst7|inst6                                                                                               ; |laba5|Arbitr:inst7|inst6                                                                                                  ; out0             ;
; |laba5|Arbitr:inst7|inst11                                                                                              ; |laba5|Arbitr:inst7|inst11                                                                                                 ; out0             ;
; |laba5|Arbitr:inst7|inst16                                                                                              ; |laba5|Arbitr:inst7|inst16                                                                                                 ; out0             ;
; |laba5|Arbitr:inst7|inst7                                                                                               ; |laba5|Arbitr:inst7|inst7                                                                                                  ; out0             ;
; |laba5|Arbitr:inst7|inst12                                                                                              ; |laba5|Arbitr:inst7|inst12                                                                                                 ; out0             ;
; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[3]                                                     ; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[3]                                                        ; regout           ;
; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                     ; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                        ; regout           ;
; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[1]                                                     ; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[1]                                                        ; regout           ;
; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[0]                                                     ; |laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[0]                                                        ; regout           ;
; |laba5|Master:inst|inst34                                                                                               ; |laba5|Master:inst|inst34                                                                                                  ; out0             ;
; |laba5|Master:inst|inst31                                                                                               ; |laba5|Master:inst|inst31                                                                                                  ; regout           ;
; |laba5|Master:inst|inst32                                                                                               ; |laba5|Master:inst|inst32                                                                                                  ; regout           ;
; |laba5|Master:inst|inst33                                                                                               ; |laba5|Master:inst|inst33                                                                                                  ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]            ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]               ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]            ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]               ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]           ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]              ; out0             ;
; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0     ; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0        ; sumout           ;
; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0     ; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0~COUT   ; cout             ;
; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1     ; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1        ; sumout           ;
; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[1]   ; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[1]                 ; regout           ;
; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[0]   ; |laba5|Master:inst|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]                 ; regout           ;
; |laba5|Master:inst|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |laba5|Master:inst|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1              ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1                 ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout                ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout                   ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1              ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1                 ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout                ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout                   ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1              ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1                 ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout                ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout                   ; out0             ;
; |laba5|Master:inst11|inst34                                                                                             ; |laba5|Master:inst11|inst34                                                                                                ; out0             ;
; |laba5|Master:inst11|inst33                                                                                             ; |laba5|Master:inst11|inst33                                                                                                ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]         ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]            ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]         ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]            ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]         ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]            ; out0             ;
; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0   ; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0      ; sumout           ;
; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0   ; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1   ; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1      ; sumout           ;
; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[1] ; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[1]               ; regout           ;
; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[0] ; |laba5|Master:inst11|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]               ; regout           ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0            ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout              ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0            ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0               ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout              ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout                 ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1            ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1               ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout              ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout                 ; out0             ;
; |laba5|Master:inst12|inst34                                                                                             ; |laba5|Master:inst12|inst34                                                                                                ; out0             ;
; |laba5|Master:inst12|inst31                                                                                             ; |laba5|Master:inst12|inst31                                                                                                ; regout           ;
; |laba5|Master:inst12|inst32                                                                                             ; |laba5|Master:inst12|inst32                                                                                                ; regout           ;
; |laba5|Master:inst12|inst33                                                                                             ; |laba5|Master:inst12|inst33                                                                                                ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]          ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]             ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]         ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]            ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]         ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]            ; out0             ;
; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0   ; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0      ; sumout           ;
; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0   ; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1   ; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1      ; sumout           ;
; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[1] ; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[1]               ; regout           ;
; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[0] ; |laba5|Master:inst12|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]               ; regout           ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1            ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1               ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout              ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1            ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1               ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout              ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout                 ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0            ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0               ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout              ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout                 ; out0             ;
; |laba5|Master:inst13|inst34                                                                                             ; |laba5|Master:inst13|inst34                                                                                                ; out0             ;
; |laba5|Master:inst13|inst31                                                                                             ; |laba5|Master:inst13|inst31                                                                                                ; regout           ;
; |laba5|Master:inst13|inst32                                                                                             ; |laba5|Master:inst13|inst32                                                                                                ; regout           ;
; |laba5|Master:inst13|inst33                                                                                             ; |laba5|Master:inst13|inst33                                                                                                ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]         ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]            ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]         ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]            ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]         ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]            ; out0             ;
; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0   ; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0      ; sumout           ;
; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0   ; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1   ; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_comb_bita1      ; sumout           ;
; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[1] ; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[1]               ; regout           ;
; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|counter_reg_bit1a[0] ; |laba5|Master:inst13|lpm_counter1:inst36|lpm_counter:lpm_counter_component|cntr_4ai:auto_generated|safe_q[0]               ; regout           ;
; |laba5|Master:inst13|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                         ; |laba5|Master:inst13|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                            ; out              ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0            ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0               ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout              ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout                 ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0            ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0               ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout              ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout                 ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0            ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0               ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout              ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout                 ; out0             ;
; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0              ; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0                 ; out0             ;
; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2              ; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2                 ; out0             ;
; |laba5|Master:inst11|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0            ; |laba5|Master:inst11|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0               ; out0             ;
; |laba5|Master:inst11|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1            ; |laba5|Master:inst11|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1               ; out0             ;
; |laba5|Master:inst11|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2            ; |laba5|Master:inst11|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2               ; out0             ;
; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0            ; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0               ; out0             ;
; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2            ; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2               ; out0             ;
; |laba5|Master:inst13|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0            ; |laba5|Master:inst13|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~0               ; out0             ;
; |laba5|Master:inst13|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1            ; |laba5|Master:inst13|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1               ; out0             ;
; |laba5|Master:inst13|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2            ; |laba5|Master:inst13|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~2               ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                       ; Output Port Name                                                                                                ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+
; |laba5|dataIn0[3]                                                                                               ; |laba5|dataIn0[3]                                                                                               ; out              ;
; |laba5|dataIn0[2]                                                                                               ; |laba5|dataIn0[2]                                                                                               ; out              ;
; |laba5|dataIn0[1]                                                                                               ; |laba5|dataIn0[1]                                                                                               ; out              ;
; |laba5|dataIn0[0]                                                                                               ; |laba5|dataIn0[0]                                                                                               ; out              ;
; |laba5|dataIn1[3]                                                                                               ; |laba5|dataIn1[3]                                                                                               ; out              ;
; |laba5|dataIn1[2]                                                                                               ; |laba5|dataIn1[2]                                                                                               ; out              ;
; |laba5|dataIn1[1]                                                                                               ; |laba5|dataIn1[1]                                                                                               ; out              ;
; |laba5|dataIn1[0]                                                                                               ; |laba5|dataIn1[0]                                                                                               ; out              ;
; |laba5|dataIn2[3]                                                                                               ; |laba5|dataIn2[3]                                                                                               ; out              ;
; |laba5|dataIn2[2]                                                                                               ; |laba5|dataIn2[2]                                                                                               ; out              ;
; |laba5|dataIn2[1]                                                                                               ; |laba5|dataIn2[1]                                                                                               ; out              ;
; |laba5|dataIn2[0]                                                                                               ; |laba5|dataIn2[0]                                                                                               ; out              ;
; |laba5|dataIn3[3]                                                                                               ; |laba5|dataIn3[3]                                                                                               ; out              ;
; |laba5|dataIn3[2]                                                                                               ; |laba5|dataIn3[2]                                                                                               ; out              ;
; |laba5|dataIn3[1]                                                                                               ; |laba5|dataIn3[1]                                                                                               ; out              ;
; |laba5|dataIn3[0]                                                                                               ; |laba5|dataIn3[0]                                                                                               ; out              ;
; |laba5|slave0[1]                                                                                                ; |laba5|slave0[1]                                                                                                ; pin_out          ;
; |laba5|slave0[0]                                                                                                ; |laba5|slave0[0]                                                                                                ; pin_out          ;
; |laba5|slave1[0]                                                                                                ; |laba5|slave1[0]                                                                                                ; pin_out          ;
; |laba5|slave2[1]                                                                                                ; |laba5|slave2[1]                                                                                                ; pin_out          ;
; |laba5|slave2[0]                                                                                                ; |laba5|slave2[0]                                                                                                ; pin_out          ;
; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |laba5|Slave:inst15|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |laba5|Slave:inst15|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |laba5|Slave:inst14|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                   ; |laba5|Slave:inst14|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                   ; out              ;
; |laba5|Slave:inst14|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |laba5|Slave:inst14|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[1][1]                                                     ; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[1][1]                                                     ; out0             ;
; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[0][1]                                                     ; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[0][1]                                                     ; out0             ;
; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[3][1]                                                     ; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[3][1]                                                     ; out0             ;
; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[2][1]                                                     ; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[2][1]                                                     ; out0             ;
; |laba5|Master:inst|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                   ; |laba5|Master:inst|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                   ; out              ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]   ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]   ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]   ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]   ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]   ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]   ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]   ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]   ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]   ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]   ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0      ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0      ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0      ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0      ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0      ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0      ; out0             ;
; |laba5|Master:inst11|inst31                                                                                     ; |laba5|Master:inst11|inst31                                                                                     ; regout           ;
; |laba5|Master:inst11|inst32                                                                                     ; |laba5|Master:inst11|inst32                                                                                     ; regout           ;
; |laba5|Master:inst11|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |laba5|Master:inst11|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]  ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]  ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]  ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]  ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] ; out0             ;
; |laba5|Master:inst11|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |laba5|Master:inst11|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1    ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1    ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1    ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1    ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0    ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0    ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1] ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1] ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]  ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]  ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1] ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1] ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0    ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0    ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0    ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0    ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1    ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1    ; out0             ;
; |laba5|Master:inst13|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                 ; |laba5|Master:inst13|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |laba5|Master:inst13|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |laba5|Master:inst13|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]  ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]  ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]  ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]  ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1] ; out0             ;
; |laba5|Master:inst13|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                 ; |laba5|Master:inst13|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1    ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1    ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1    ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1    ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1    ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1    ; out0             ;
; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1      ; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1      ; out0             ;
; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1    ; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1    ; out0             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+
; |laba5|dataIn0[3]                                                                                                   ; |laba5|dataIn0[3]                                                                                                   ; out              ;
; |laba5|dataIn0[2]                                                                                                   ; |laba5|dataIn0[2]                                                                                                   ; out              ;
; |laba5|dataIn0[1]                                                                                                   ; |laba5|dataIn0[1]                                                                                                   ; out              ;
; |laba5|dataIn0[0]                                                                                                   ; |laba5|dataIn0[0]                                                                                                   ; out              ;
; |laba5|dataIn1[3]                                                                                                   ; |laba5|dataIn1[3]                                                                                                   ; out              ;
; |laba5|dataIn1[2]                                                                                                   ; |laba5|dataIn1[2]                                                                                                   ; out              ;
; |laba5|dataIn1[1]                                                                                                   ; |laba5|dataIn1[1]                                                                                                   ; out              ;
; |laba5|dataIn1[0]                                                                                                   ; |laba5|dataIn1[0]                                                                                                   ; out              ;
; |laba5|dataIn2[3]                                                                                                   ; |laba5|dataIn2[3]                                                                                                   ; out              ;
; |laba5|dataIn2[2]                                                                                                   ; |laba5|dataIn2[2]                                                                                                   ; out              ;
; |laba5|dataIn2[1]                                                                                                   ; |laba5|dataIn2[1]                                                                                                   ; out              ;
; |laba5|dataIn2[0]                                                                                                   ; |laba5|dataIn2[0]                                                                                                   ; out              ;
; |laba5|dataIn3[3]                                                                                                   ; |laba5|dataIn3[3]                                                                                                   ; out              ;
; |laba5|dataIn3[2]                                                                                                   ; |laba5|dataIn3[2]                                                                                                   ; out              ;
; |laba5|dataIn3[1]                                                                                                   ; |laba5|dataIn3[1]                                                                                                   ; out              ;
; |laba5|dataIn3[0]                                                                                                   ; |laba5|dataIn3[0]                                                                                                   ; out              ;
; |laba5|slave1[1]                                                                                                    ; |laba5|slave1[1]                                                                                                    ; pin_out          ;
; |laba5|slave2[1]                                                                                                    ; |laba5|slave2[1]                                                                                                    ; pin_out          ;
; |laba5|slave2[0]                                                                                                    ; |laba5|slave2[0]                                                                                                    ; pin_out          ;
; |laba5|slave3[1]                                                                                                    ; |laba5|slave3[1]                                                                                                    ; pin_out          ;
; |laba5|Slave:inst17|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |laba5|Slave:inst17|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                       ; out              ;
; |laba5|Slave:inst16|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0] ; |laba5|Slave:inst16|lpm_compare3:inst|lpm_compare:lpm_compare_component|cmpr_9ig:auto_generated|aneb_result_wire[0] ; out0             ;
; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                       ; out              ;
; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |laba5|Slave:inst16|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                       ; out              ;
; |laba5|Slave:inst15|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |laba5|Slave:inst15|lpm_bustri3:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                       ; out              ;
; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[1][1]                                                         ; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[1][1]                                                         ; out0             ;
; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[0][1]                                                         ; |laba5|lpm_or0:inst22|lpm_or:lpm_or_component|or_node[0][1]                                                         ; out0             ;
; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[3][1]                                                         ; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[3][1]                                                         ; out0             ;
; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[2][1]                                                         ; |laba5|lpm_or0:inst21|lpm_or:lpm_or_component|or_node[2][1]                                                         ; out0             ;
; |laba5|Master:inst|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |laba5|Master:inst|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                       ; out              ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]       ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]       ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]       ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]       ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]       ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]       ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]       ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]       ; out0             ;
; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]       ; |laba5|Master:inst|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]       ; out0             ;
; |laba5|Master:inst|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |laba5|Master:inst|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                       ; out              ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0          ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0          ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0          ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0          ; out0             ;
; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0          ; |laba5|Master:inst|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0          ; out0             ;
; |laba5|Master:inst11|inst31                                                                                         ; |laba5|Master:inst11|inst31                                                                                         ; regout           ;
; |laba5|Master:inst11|inst32                                                                                         ; |laba5|Master:inst11|inst32                                                                                         ; regout           ;
; |laba5|Master:inst11|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |laba5|Master:inst11|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                     ; out              ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]      ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]      ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]      ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]      ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]     ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]     ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]     ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]     ; out0             ;
; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]     ; |laba5|Master:inst11|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]     ; out0             ;
; |laba5|Master:inst11|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |laba5|Master:inst11|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                     ; out              ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1        ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1        ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1        ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1        ; out0             ;
; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0        ; |laba5|Master:inst11|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~0        ; out0             ;
; |laba5|Master:inst12|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |laba5|Master:inst12|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[1]                                     ; out              ;
; |laba5|Master:inst12|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |laba5|Master:inst12|lpm_bustri3:inst39|lpm_bustri:lpm_bustri_component|dout[0]                                     ; out              ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]     ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]     ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]     ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[1]     ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]      ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]      ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]     ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2]     ; out0             ;
; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]     ; |laba5|Master:inst12|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[1]     ; out0             ;
; |laba5|Master:inst12|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |laba5|Master:inst12|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[1]                                     ; out              ;
; |laba5|Master:inst12|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |laba5|Master:inst12|lpm_bustri3:inst38|lpm_bustri:lpm_bustri_component|dout[0]                                     ; out              ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0        ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~0        ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0        ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~0        ; out0             ;
; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1        ; |laba5|Master:inst12|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1        ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]     ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2]     ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]      ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2]      ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]      ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[1]      ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]     ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]     ; out0             ;
; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]     ; |laba5|Master:inst13|lpm_decode0:inst13|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[1]     ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1        ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n0_mux_dataout~1        ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1        ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l1_w0_n1_mux_dataout~1        ; out0             ;
; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1        ; |laba5|Master:inst13|lpm_mux0:inst10|lpm_mux:lpm_mux_component|mux_54e:auto_generated|l2_w0_n0_mux_dataout~1        ; out0             ;
; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1          ; |laba5|Master:inst|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1          ; out0             ;
; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1        ; |laba5|Master:inst12|lpm_add_sub0:inst35|lpm_add_sub:lpm_add_sub_component|add_sub_8lh:auto_generated|op_1~1        ; out0             ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 27 22:14:52 2018
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off laba5 -c laba5
Info: Using vector source file "D:/QuartusProjects/lr5/laba5.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of laba5.vwf called laba5.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register "|laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 20.0 ns on register "|laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 30.0 ns on register "|laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 40.0 ns on register "|laba5|Arbitr:inst7|lpm_dff1:inst21|lpm_ff:lpm_ff_component|dffs[3]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      62.56 %
Info: Number of transitions in simulation is 3912
Info: Vector file laba5.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Tue Nov 27 22:14:53 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


