INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'DEBUG_RAM' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'DEBUG_RAM'...
WARNING:sim - A core named 'DEBUG_RAM' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'DEBUG_RAM'...
Delivering associated files for 'DEBUG_RAM'...
Delivering EJava files for 'DEBUG_RAM'...
Generating implementation netlist for 'DEBUG_RAM'...
INFO:sim - Pre-processing HDL files for 'DEBUG_RAM'...
Running synthesis for 'DEBUG_RAM'
Running ngcbuild...
Writing VHO instantiation template for 'DEBUG_RAM'...
Writing VHDL behavioral simulation model for 'DEBUG_RAM'...
WARNING:sim - Overwriting existing file
   Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'DEBUG_RAM'...
Generating metadata file...
Regenerating ISE project file for 'DEBUG_RAM'...
Generating ISE project...
XCO file found: DEBUG_RAM.xco
XMDF file found: DEBUG_RAM_xmdf.tcl
Adding Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.asy -view all -origin_type
imported
Adding Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.ngc -view all -origin_type
created
Checking file "Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.ngc" for project
device match ...
File "Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.ngc" device information
matches project device.
Adding Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.sym -view all -origin_type
imported
Adding Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/Xilinx/Lab04/ipcore_dir/tmp/_cg/DEBUG_RAM.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/DEBUG_RAM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'DEBUG_RAM'.
