/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [12:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire [22:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  reg [17:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  reg [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  reg [3:0] celloutsig_1_17z;
  wire [16:0] celloutsig_1_18z;
  reg [6:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  reg [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~((celloutsig_0_7z[1] | celloutsig_0_5z) & celloutsig_0_6z[3]);
  assign celloutsig_0_39z = ~((celloutsig_0_31z[2] | celloutsig_0_30z) & celloutsig_0_34z[0]);
  assign celloutsig_0_4z = ~((celloutsig_0_1z[0] | celloutsig_0_2z) & in_data[83]);
  assign celloutsig_1_4z = ~((in_data[100] | celloutsig_1_0z[16]) & celloutsig_1_3z[3]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z[12] | celloutsig_1_1z[0]) & celloutsig_1_4z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_1z[0]) & celloutsig_0_2z);
  assign celloutsig_0_9z = ~((celloutsig_0_4z | in_data[41]) & celloutsig_0_3z[16]);
  assign celloutsig_0_11z = ~((celloutsig_0_4z | celloutsig_0_10z[5]) & celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_0z[3] | celloutsig_0_2z) & celloutsig_0_1z[3]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[0] | celloutsig_0_0z[1]) & celloutsig_0_0z[0]);
  assign celloutsig_0_21z = ~((celloutsig_0_19z[1] | celloutsig_0_17z[5]) & celloutsig_0_3z[12]);
  assign celloutsig_0_27z = ~((celloutsig_0_5z | celloutsig_0_21z) & celloutsig_0_22z[1]);
  assign celloutsig_0_31z = { celloutsig_0_17z[8:2], celloutsig_0_27z, celloutsig_0_20z } & { celloutsig_0_28z[3:2], celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[188:169] & in_data[128:109];
  assign celloutsig_1_1z = celloutsig_1_0z[19:6] & in_data[150:137];
  assign celloutsig_1_14z = celloutsig_1_1z[5:3] & celloutsig_1_3z[4:2];
  assign celloutsig_1_18z = { celloutsig_1_10z[3:2], celloutsig_1_3z, celloutsig_1_6z } & { celloutsig_1_17z[2:0], celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_6z = celloutsig_0_3z[19:11] & { celloutsig_0_3z[17:13], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z[12:5], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } & { celloutsig_0_6z[5:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[54:51];
  assign celloutsig_0_12z = { celloutsig_0_3z[20:16], celloutsig_0_4z, celloutsig_0_0z } & { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_10z[8:2], celloutsig_0_1z, celloutsig_0_5z } & { celloutsig_0_3z[17:12], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_18z = celloutsig_0_15z[7:5] & in_data[6:4];
  assign celloutsig_0_19z = { celloutsig_0_3z[18:16], celloutsig_0_5z } & { celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_6z[7:4], celloutsig_0_19z } & { celloutsig_0_10z[9:6], celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[90:87] % { 1'h1, in_data[30:28] };
  assign celloutsig_0_3z = { in_data[47:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z[3:1], in_data[0] };
  assign celloutsig_0_34z = celloutsig_0_0z % { 1'h1, celloutsig_0_24z[5:3] };
  assign celloutsig_0_40z = { celloutsig_0_15z[10:6], celloutsig_0_30z } % { 1'h1, celloutsig_0_19z, celloutsig_0_14z };
  assign celloutsig_1_13z = celloutsig_1_0z[19:15] % { 1'h1, celloutsig_1_3z[11:9], celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_11z[3:0], celloutsig_1_10z } % { 1'h1, celloutsig_1_1z[5:2], celloutsig_1_14z };
  assign celloutsig_0_16z = celloutsig_0_7z[14:10] % { 1'h1, celloutsig_0_7z[9:7], celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_15z[8:0], celloutsig_0_2z } % { 1'h1, celloutsig_0_16z[2:0], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_10z[10:9], celloutsig_0_18z } % { 1'h1, celloutsig_0_19z[1:0], celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_22z = celloutsig_0_7z[14:9] % { 1'h1, celloutsig_0_16z[0], celloutsig_0_19z };
  assign celloutsig_0_28z = { celloutsig_0_6z[3:2], celloutsig_0_4z, celloutsig_0_24z } % { 1'h1, celloutsig_0_12z };
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 14'h0000;
    else if (clkin_data[32]) celloutsig_1_3z = celloutsig_1_0z[19:6];
  always_latch
    if (clkin_data[96]) celloutsig_1_10z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_10z = in_data[183:180];
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_11z = { in_data[172:168], celloutsig_1_4z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_17z = celloutsig_1_13z[3:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_18z[9:6], celloutsig_1_14z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_7z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_7z = { celloutsig_0_3z[20:7], celloutsig_0_1z };
  assign { out_data[144:128], out_data[102:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
