#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x144e07230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144e17940 .scope module, "simple_mac_test" "simple_mac_test" 3 4;
 .timescale -9 -12;
v0x144e073a0_0 .var "a", 15 0;
v0x144e268d0_0 .var "b", 15 0;
v0x144e26980_0 .var "c", 31 0;
v0x144e26a40_0 .var "clk", 0 0;
v0x144e26ae0_0 .var "ready", 0 0;
v0x144e26bc0_0 .var "result", 31 0;
v0x144e26c70_0 .var "rst_n", 0 0;
v0x144e26d10_0 .var "valid", 0 0;
E_0x144e07af0 .event posedge, v0x144e26a40_0;
E_0x144e07f10 .event anyedge, v0x144e26ae0_0;
E_0x144e077d0/0 .event negedge, v0x144e26c70_0;
E_0x144e077d0/1 .event posedge, v0x144e26a40_0;
E_0x144e077d0 .event/or E_0x144e077d0/0, E_0x144e077d0/1;
    .scope S_0x144e17940;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x144e073a0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x144e268d0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144e26980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e26d10_0, 0, 1;
    %end;
    .thread T_0, $init;
    .scope S_0x144e17940;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e26a40_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x144e17940;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x144e26a40_0;
    %inv;
    %store/vec4 v0x144e26a40_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x144e17940;
T_3 ;
    %wait E_0x144e077d0;
    %load/vec4 v0x144e26c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144e26bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144e26ae0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x144e26d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x144e073a0_0;
    %pad/u 32;
    %load/vec4 v0x144e268d0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x144e26980_0;
    %add;
    %assign/vec4 v0x144e26bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144e26ae0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144e26ae0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x144e17940;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e26c70_0, 0, 1;
    %vpi_call/w 3 40 "$display", "Starting simple MAC RTL test..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e26c70_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144e07af0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144e26c70_0, 0, 1;
    %vpi_call/w 3 46 "$display", "Reset released" {0 0 0};
    %pushi/vec4 2, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144e07af0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x144e073a0_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x144e268d0_0, 0, 16;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x144e26980_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144e26d10_0, 0, 1;
    %wait E_0x144e07af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e26d10_0, 0, 1;
T_4.4 ;
    %load/vec4 v0x144e26ae0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.5, 6;
    %wait E_0x144e07f10;
    %jmp T_4.4;
T_4.5 ;
    %wait E_0x144e07af0;
    %load/vec4 v0x144e26bc0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %vpi_call/w 3 62 "$display", "\342\234\205 Test 1 PASSED: 2 * 3 + 4 = %0d", v0x144e26bc0_0 {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call/w 3 64 "$display", "\342\235\214 Test 1 FAILED: Expected 10, got %0d", v0x144e26bc0_0 {0 0 0};
T_4.7 ;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144e07af0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x144e073a0_0, 0, 16;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x144e268d0_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x144e26980_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144e26d10_0, 0, 1;
    %wait E_0x144e07af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e26d10_0, 0, 1;
T_4.10 ;
    %load/vec4 v0x144e26ae0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.11, 6;
    %wait E_0x144e07f10;
    %jmp T_4.10;
T_4.11 ;
    %wait E_0x144e07af0;
    %load/vec4 v0x144e26bc0_0;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_4.12, 4;
    %vpi_call/w 3 81 "$display", "\342\234\205 Test 2 PASSED: 5 * 7 + 1 = %0d", v0x144e26bc0_0 {0 0 0};
    %jmp T_4.13;
T_4.12 ;
    %vpi_call/w 3 83 "$display", "\342\235\214 Test 2 FAILED: Expected 36, got %0d", v0x144e26bc0_0 {0 0 0};
T_4.13 ;
    %pushi/vec4 2, 0, 32;
T_4.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.15, 5;
    %jmp/1 T_4.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144e07af0;
    %jmp T_4.14;
T_4.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x144e073a0_0, 0, 16;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x144e268d0_0, 0, 16;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x144e26980_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144e26d10_0, 0, 1;
    %wait E_0x144e07af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144e26d10_0, 0, 1;
T_4.16 ;
    %load/vec4 v0x144e26ae0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.17, 6;
    %wait E_0x144e07f10;
    %jmp T_4.16;
T_4.17 ;
    %wait E_0x144e07af0;
    %load/vec4 v0x144e26bc0_0;
    %cmpi/e 50, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %vpi_call/w 3 100 "$display", "\342\234\205 Test 3 PASSED: 0 * 100 + 50 = %0d", v0x144e26bc0_0 {0 0 0};
    %jmp T_4.19;
T_4.18 ;
    %vpi_call/w 3 102 "$display", "\342\235\214 Test 3 FAILED: Expected 50, got %0d", v0x144e26bc0_0 {0 0 0};
T_4.19 ;
    %pushi/vec4 10, 0, 32;
T_4.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.21, 5;
    %jmp/1 T_4.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x144e07af0;
    %jmp T_4.20;
T_4.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 106 "$display", "Simple MAC RTL test completed successfully!" {0 0 0};
    %vpi_call/w 3 107 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x144e17940;
T_5 ;
    %delay 10000000, 0;
    %vpi_call/w 3 113 "$display", "ERROR: Test timeout!" {0 0 0};
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x144e17940;
T_6 ;
    %vpi_call/w 3 119 "$dumpfile", "simple_mac_test.vcd" {0 0 0};
    %vpi_call/w 3 120 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144e17940 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "simple_mac_test.sv";
