#ifndef OMAP3_H
#define OMAP3_H

#define UART1_PHYS_BASE 0x4806a000
#define UART2_PHYS_BASE 0x4806c000
#define UART3_PHYS_BASE 0x49020000

#define UART_RBR_OFFSET 0x00
#define UART_THR_OFFSET 0x00
#define UART_DLL_OFFSET 0x00
#define UART_IER_OFFSET 0x04
#define UART_DLH_OFFSET 0x04
#define UART_IIR_OFFSET 0x08
#define UART_FCR_OFFSET 0x08
#define UART_LCR_OFFSET 0x0C
#define UART_MCR_OFFSET 0x10
#define UART_LSR_OFFSET 0x14
#define UART_MSR_OFFSET 0x18
#define UART_SCR_OFFSET 0x1C

/* Line Status Register */
#define UART_DRS_MASK  0x01 /* DataRxStat */
#define UART_ORE_MASK  0x02 /* OverRunErr */
#define UART_PE_MASK   0x04 /* ParErr */
#define UART_FE_MASK   0x08 /* FrameErr */
#define UART_BI_MASK   0x10 /* BI */
#define UART_THRE_MASK 0x20 /* THRE */
#define UART_TE_MASK   0x40 /* TxEmpty */
#define UART_RFE_MASK  0x80 /* RxFIFOErr */

#define GPTIMER1 0x48318000
#define GPTIMER2 0x49032000
#define GPTIMER3 0x49034000
#define GPTIMER4 0x49036000
#define GPTIMER5 0x49038000
#define GPTIMER6 0x4903A000
#define GPTIMER7 0x4903C000
#define GPTIMER8 0x4903E000
#define GPTIMER9 0x49040000
#define GPTIMER10 0x48086000
#define GPTIMER11 0x48088000

#define TISR 0x018 // timer interrupt status
#define TIER 0x01C // timer interrupt enable
#define TCLR 0x024 // timer control register
#define TCCR 0x028 // this is where the time is
#define TLDR 0x02C // timer load register (loads this on overflow)

#define GPIO1_BASE 0x48310000
#define GPIO2_BASE 0x40950000
#define GPIO3_BASE 0x40952000
#define GPIO4_BASE 0x40954000
#define GPIO5_BASE 0x40956000
#define GPIO6_BASE 0x40958000
#define GPIO_REVISION_OFFSET 0x000
#define GPIO_SYSCONFIG_OFFSET 0x010
#define GPIO_SYSSTATUS_OFFSET 0x014
#define GPIO_IRQSTATUS1_OFFSET 0x018
#define GPIO_IRQENABLE1_OFFSET 0x01C
#define GPIO_WAKEUPENABLE_OFFSET 0x020
#define GPIO_IRQSTATUS2_OFFSET 0x028
#define GPIO_IRQENABLE2_OFFSET 0x02C
#define GPIO_CTRL_OFFSET 0x030
#define GPIO_OE_OFFSET 0x034
#define GPIO_DATAIN_OFFSET 0x038
#define GPIO_DATAOUT_OFFSET 0x03C

/* ethernet chips mapped by U-Boot */
#define ETH1_BASE 0x2C000000
#define ETH1_GPMC_SLOT 5
#define ETH2_BASE 0x2B000000
#define ETH2_GPMC_SLOT 4
#define ETH_ID_REV_OFFSET 0x50
#define ETH_IRQ_CFG_OFFSET 0x54
#define ETH_INT_STS_OFFSET 0x58
#define ETH_INT_EN_OFFSET 0x5C
#define ETH_RESERVED_OFFSET 0x60
#define ETH_BYTE_TEST_OFFSET 0x64
#define ETH_FIFO_INT_OFFSET 0x68
#define ETH_RX_CFG_OFFSET 0x6C
#define ETH_TX_CFG_OFFSET 0x70
#define ETH_HW_CFG_OFFSET 0x74
#define ETH_RX_DP_CTL_OFFSET 0x78
#define ETH_RX_FIFO_INF_OFFSET 0x7C
#define ETH_TX_FIFO_INF_OFFSET 0x80
#define ETH_PMT_CTRL_OFFSET 0x84
#define ETH_GPIO_CFG_OFFSET 0x88
#define ETH_GPT_CFG_OFFSET 0x8C
#define ETH_GPT_CNT_OFFSET 0x90

/* Watchdot Timer */
#define WDT2_PHYS_BASE 0x48314000

#define WISR 0x018
#define WIER 0x01C
#define WCLR 0x024
#define WCCR 0x028
#define WLDR 0x02C
#define WTGR 0x030
#define WWPS 0x034
#define WSPR 0x048

#define W_PEND_WSPR_MASK 0x10
#define W_PEND_WTGR_MASK 0x08

#endif
