	component q_sys is
		port (
			clk_clk                                      : in  std_logic                     := 'X';             -- clk
			in_fifo_used_external_connection_export      : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			in_port_data_external_connection_export      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			in_port_dig_error_external_connection_export : in  std_logic_vector(19 downto 0) := (others => 'X'); -- export
			in_port_ec_flags_external_connection_export  : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- export
			in_port_freq_cnt_external_connection_export  : in  std_logic_vector(15 downto 0) := (others => 'X'); -- export
			out_port_batnum_external_connection_export   : out std_logic_vector(9 downto 0);                     -- export
			out_port_ctrl_external_connection_export     : out std_logic_vector(7 downto 0);                     -- export
			out_port_lut_adr_external_connection_export  : out std_logic_vector(10 downto 0);                    -- export
			out_port_lut_data_external_connection_export : out std_logic_vector(31 downto 0);                    -- export
			out_port_prodnum_external_connection_export  : out std_logic_vector(9 downto 0);                     -- export
			reset_reset_n                                : in  std_logic                     := 'X';             -- reset_n
			uart_0_external_connection_rxd               : in  std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd               : out std_logic                                         -- txd
		);
	end component q_sys;

