
*** Running vivado
    with args -log top_level_microblaze_mcs_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_microblaze_mcs_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level_microblaze_mcs_0_0.tcl -notrace
Command: synth_design -top top_level_microblaze_mcs_0_0 -part xczu29dr-ffvf1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu29dr'
INFO: [Common 17-86] Your Synthesis license expires in 26 day(s)
INFO: [Device 21-403] Loading part xczu29dr-ffvf1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 256 
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1471.742 ; gain = 178.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level_microblaze_mcs_0_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/synth/top_level_microblaze_mcs_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_04f1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_dlmb_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_04f1_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_04f1_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (2#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_dlmb_0' (3#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/synth/bd_04f1_dlmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_04f1_dlmb_0' has 25 connections declared, but only 24 given [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:121]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_dlmb_cntlr_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_04f1_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_04f1_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask' (4#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (5#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (6#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_dlmb_cntlr_0' (7#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_4/synth/bd_04f1_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_ilmb_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_04f1_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_04f1_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (7#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_ilmb_0' (8#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/synth/bd_04f1_ilmb_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_04f1_ilmb_0' has 25 connections declared, but only 24 given [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:169]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_ilmb_cntlr_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_04f1_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_04f1_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_16_pselect_mask__parameterized0' (8#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (8#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (8#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_ilmb_cntlr_0' (9#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_5/synth/bd_04f1_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_iomodule_0_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/synth/bd_04f1_iomodule_0_0.vhd:79]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 8 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 16 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8386' bound to instance 'U0' of component 'iomodule' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/synth/bd_04f1_iomodule_0_0.vhd:278]
INFO: [Synth 8-638] synthesizing module 'iomodule' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 8 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 16 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8877]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8892]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8219' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8920]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_pselect_mask' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_pselect_mask' (10#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8234]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 8 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 16 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6763' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 1 - type: integer 
	Parameter C_GPO1_SIZE bound to: 8 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 1 - type: integer 
	Parameter C_GPO2_SIZE bound to: 16 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (11#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7653]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7676]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I1' of component 'PIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7714]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (12#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3946]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I2' of component 'PIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7752]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I3' of component 'PIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7790]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3916' bound to instance 'PIT_I4' of component 'PIT_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7828]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 8 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 8 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (13#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 16 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7874]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 1 - type: integer 
	Parameter C_GPO_SIZE bound to: 16 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized1' (13#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7893]
INFO: [Synth 8-638] synthesizing module 'GPO_Module__parameterized3' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module__parameterized3' (13#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7912]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7934]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (14#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7964]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:7979]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8020]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_4_MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_4_MB_FDR' (15#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3812]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (16#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:3072]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (17#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:6968]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (18#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/18fc/hdl/iomodule_v3_1_vh_rfs.vhd:8589]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_iomodule_0_0' (19#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/synth/bd_04f1_iomodule_0_0.vhd:79]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_lmb_bram_I_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_04f1_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_04f1_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     24.490494 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_04f1_lmb_bram_I_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_lmb_bram_I_0' (30#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_6/synth/bd_04f1_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_04f1_lmb_bram_I_0' has 16 connections declared, but only 14 given [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:231]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_mdm_0_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_04f1_mdm_0_0.vhd:94]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:12316' bound to instance 'U0' of component 'MDM' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_04f1_mdm_0_0.vhd:1699]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15475]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15542]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (31#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15764]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (32#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:5478' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:15844]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:7619]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_FDRE' (33#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:2847' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:10066]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3475]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (34#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3485]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (35#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3674]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E' (36#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3691]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' (36#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3760]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' (36#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3777]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' (36#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3936]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4174]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4175]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4188]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4189]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4200]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_FDRSE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:898]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_FDRSE' (37#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4325]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_SRL_FIFO' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_MUXCY_XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:954]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_MUXCY_XORCY' (38#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_XORCY' (39#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized3' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized3' (39#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_SRL_FIFO' (40#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:4347]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (41#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (42#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (43#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (43#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (43#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (43#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (44#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (45#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (46#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (47#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_mdm_0_0' (48#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/synth/bd_04f1_mdm_0_0.vhd:94]
WARNING: [Synth 8-7023] instance 'mdm_0' of module 'bd_04f1_mdm_0_0' has 30 connections declared, but only 29 given [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:246]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_microblaze_I_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_04f1_microblaze_I_0.vhd:130]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_04f1_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 1 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 1 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 1 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd:162743' bound to instance 'U0' of component 'MicroBlaze' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_04f1_microblaze_I_0.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_microblaze_I_0' (102#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/synth/bd_04f1_microblaze_I_0.vhd:130]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_04f1_microblaze_I_0' has 66 connections declared, but only 57 given [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:278]
INFO: [Synth 8-638] synthesizing module 'bd_04f1_rst_0_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_04f1_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_04f1_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:77925' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:77925]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (103#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp_diablo.v:77925]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (104#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (105#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (106#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (107#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (108#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_04f1_rst_0_0' (109#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/synth/bd_04f1_rst_0_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_04f1_rst_0_0' has 10 connections declared, but only 9 given [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:336]
INFO: [Synth 8-6157] synthesizing module 'bd_04f1_xlconcat_0_0' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_8/synth/bd_04f1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (110#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_04f1_xlconcat_0_0' (111#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_8/synth/bd_04f1_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_04f1' (112#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/synth/bd_04f1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'top_level_microblaze_mcs_0_0' (113#1) [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/synth/top_level_microblaze_mcs_0_0.v:60]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design microblaze_v11_0_1_mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design microblaze_v11_0_1_mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design microblaze_v11_0_1_mb_sync_bit has unconnected port Scan_En
WARNING: [Synth 8-3331] design microblaze_v11_0_1_mb_sync_bit__parameterized1 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design microblaze_v11_0_1_mb_sync_bit__parameterized1 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design microblaze_v11_0_1_mb_sync_bit__parameterized1 has unconnected port Scan_En
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[255]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[254]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[253]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[252]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[251]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[250]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[249]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[248]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[247]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[246]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[245]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[244]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[243]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[242]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[241]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[240]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[239]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[238]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[237]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[236]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[235]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[234]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[233]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[232]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[231]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[230]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[229]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[228]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[227]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[226]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[225]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[224]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[223]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[222]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[221]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[220]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[219]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[218]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[217]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[216]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[215]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[214]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[213]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[212]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[211]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[210]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[209]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[208]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[207]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[206]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:23 ; elapsed = 00:01:29 . Memory (MB): peak = 1857.613 ; gain = 564.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 1857.613 ; gain = 564.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:30 . Memory (MB): peak = 1857.613 ; gain = 564.742
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 486 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/top_level_microblaze_mcs_0_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_04f1_microblaze_I_0.xdc] for cell 'inst/microblaze_I/U0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_04f1_microblaze_I_0.xdc] for cell 'inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_0/bd_04f1_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_microblaze_mcs_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_microblaze_mcs_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0_board.xdc] for cell 'inst/rst_0/U0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0_board.xdc] for cell 'inst/rst_0/U0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0.xdc] for cell 'inst/rst_0/U0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_1/bd_04f1_rst_0_0.xdc] for cell 'inst/rst_0/U0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_04f1_ilmb_0.xdc] for cell 'inst/ilmb/U0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_2/bd_04f1_ilmb_0.xdc] for cell 'inst/ilmb/U0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_04f1_dlmb_0.xdc] for cell 'inst/dlmb/U0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_3/bd_04f1_dlmb_0.xdc] for cell 'inst/dlmb/U0'
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_04f1_mdm_0_0.xdc] for cell 'inst/mdm_0/U0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_04f1_mdm_0_0.xdc] for cell 'inst/mdm_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_7/bd_04f1_mdm_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_microblaze_mcs_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_microblaze_mcs_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/bd_04f1_iomodule_0_0_board.xdc] for cell 'inst/iomodule_0/U0'
Finished Parsing XDC File [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ip/top_level_microblaze_mcs_0_0/bd_0/ip/ip_9/bd_04f1_iomodule_0_0_board.xdc] for cell 'inst/iomodule_0/U0'
Parsing XDC File [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_microblaze_mcs_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_microblaze_mcs_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1956.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 396 instances were transformed.
  BUFG => BUFGCE: 1 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 45 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 9 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1956.539 ; gain = 0.000
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 1956.539 ; gain = 663.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu29dr-ffvf1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 1956.539 ; gain = 663.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/microblaze_I/U0. (constraint file  C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for inst/rst_0/U0. (constraint file  C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for inst/ilmb/U0. (constraint file  C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for inst/dlmb/U0. (constraint file  C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 63).
Applied set_property DONT_TOUCH = true for inst/mdm_0/U0. (constraint file  C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for inst/iomodule_0/U0. (constraint file  C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/microblaze_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/rst_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/lmb_bram_I. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/mdm_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/iomodule_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:45 . Memory (MB): peak = 1956.539 ; gain = 663.668
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/james/fpga_projects/rfsoc_test/rfsoc_test.srcs/sources_1/bd/top_level/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:51 . Memory (MB): peak = 1956.539 ; gain = 663.668
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I2'
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I3'
INFO: [Synth 8-223] decloning instance 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I1' (FIT_Module) to 'inst/iomodule_0/U0/IOModule_Core_I1/FIT_I4'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 68    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 504   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 14    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 264   
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GPO_Module 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module GPO_Module__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module intr_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module iomodule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mdm_v3_2_16_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module microblaze_v11_0_1_mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 86    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 50    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module microblaze_v11_0_1_mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module microblaze_v11_0_1_mb_sync_bit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[0]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[1]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[2]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[3]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[4]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[5]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[6]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[7]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[8]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[9]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[10]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[11]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[12]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[13]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[14]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[15]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[16]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[17]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[18]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[19]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[20]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[21]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[22]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[23]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[24]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[25]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[26]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[27]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[28]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[29]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[30]' (FDR) to 'inst/iomodule_0/U0/IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/INTC_CISR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/iomodule_0/U0/\IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native )
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mdm_0/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mdm_0/U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/mdm_0/U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Reverse_Mem_Access_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Take_Exc_2nd_cycle_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\MicroBlaze_Core_I/Area.Core/trace_pc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/microblaze_I/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:00 . Memory (MB): peak = 1956.539 ; gain = 663.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst/microblaze_I/U0/Reset' to pin 'inst/rst_0/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:59 ; elapsed = 00:02:13 . Memory (MB): peak = 2116.988 ; gain = 824.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:15 . Memory (MB): peak = 2156.945 ; gain = 864.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:16 . Memory (MB): peak = 2166.121 ; gain = 873.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:18 . Memory (MB): peak = 2167.746 ; gain = 874.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:18 . Memory (MB): peak = 2167.746 ; gain = 874.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:18 . Memory (MB): peak = 2167.746 ; gain = 874.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:18 . Memory (MB): peak = 2167.746 ; gain = 874.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:19 . Memory (MB): peak = 2167.746 ; gain = 874.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:19 . Memory (MB): peak = 2167.746 ; gain = 874.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_3 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                                | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                                | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                 | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BSCANE2   |     1|
|2     |BUFG      |     1|
|3     |LUT1      |    15|
|4     |LUT2      |   108|
|5     |LUT3      |   124|
|6     |LUT4      |   289|
|7     |LUT5      |   137|
|8     |LUT6      |   208|
|9     |LUT6_2    |    97|
|10    |MULT_AND  |     2|
|11    |MUXCY_L   |    88|
|12    |MUXF7     |    35|
|13    |RAM32X1D  |    64|
|14    |RAMB36E2  |    32|
|15    |SRL16     |     1|
|16    |SRL16E    |     1|
|17    |SRL16E_10 |     2|
|18    |SRL16E_2  |     1|
|19    |SRL16E_3  |     1|
|20    |SRL16E_4  |     1|
|21    |SRL16E_5  |    75|
|22    |SRL16E_6  |     1|
|23    |SRL16E_7  |     1|
|24    |SRL16E_8  |     1|
|25    |SRL16E_9  |     2|
|26    |SRLC16E   |     8|
|27    |XORCY     |    58|
|28    |FD        |    32|
|29    |FDCE      |   262|
|30    |FDC_1     |     1|
|31    |FDE       |    47|
|32    |FDPE      |     7|
|33    |FDR       |     9|
|34    |FDRE      |  1043|
|35    |FDRE_1    |     1|
|36    |FDS       |     5|
|37    |FDSE      |    26|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                                                               |Module                                            |Cells |
+------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                                                                    |                                                  |  2787|
|2     |  inst                                                                                                 |bd_04f1                                           |  2787|
|3     |    dlmb                                                                                               |bd_04f1_dlmb_0                                    |    37|
|4     |      U0                                                                                               |lmb_v10                                           |    37|
|5     |    dlmb_cntlr                                                                                         |bd_04f1_dlmb_cntlr_0                              |     8|
|6     |      U0                                                                                               |lmb_bram_if_cntlr                                 |     8|
|7     |    ilmb                                                                                               |bd_04f1_ilmb_0                                    |     1|
|8     |      U0                                                                                               |lmb_v10__parameterized1                           |     1|
|9     |    ilmb_cntlr                                                                                         |bd_04f1_ilmb_cntlr_0                              |     8|
|10    |      U0                                                                                               |lmb_bram_if_cntlr__parameterized1                 |     8|
|11    |    iomodule_0                                                                                         |bd_04f1_iomodule_0_0                              |    72|
|12    |      U0                                                                                               |iomodule                                          |    72|
|13    |        IOModule_Core_I1                                                                               |Iomodule_core                                     |    27|
|14    |          GPO_I1                                                                                       |GPO_Module                                        |    10|
|15    |          GPO_I2                                                                                       |GPO_Module__parameterized1                        |    17|
|16    |    lmb_bram_I                                                                                         |bd_04f1_lmb_bram_I_0                              |    56|
|17    |      U0                                                                                               |blk_mem_gen_v8_4_3                                |    56|
|18    |        inst_blk_mem_gen                                                                               |blk_mem_gen_v8_4_3_synth                          |    56|
|19    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                       |blk_mem_gen_top                                   |    56|
|20    |            \valid.cstr                                                                                |blk_mem_gen_generic_cstr                          |    56|
|21    |              \ramloop[0].ram.r                                                                        |blk_mem_gen_prim_width                            |     1|
|22    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper                          |     1|
|23    |              \ramloop[10].ram.r                                                                       |blk_mem_gen_prim_width__parameterized9            |     1|
|24    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized9          |     1|
|25    |              \ramloop[11].ram.r                                                                       |blk_mem_gen_prim_width__parameterized10           |     1|
|26    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized10         |     1|
|27    |              \ramloop[12].ram.r                                                                       |blk_mem_gen_prim_width__parameterized11           |     1|
|28    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized11         |     1|
|29    |              \ramloop[13].ram.r                                                                       |blk_mem_gen_prim_width__parameterized12           |     1|
|30    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized12         |     1|
|31    |              \ramloop[14].ram.r                                                                       |blk_mem_gen_prim_width__parameterized13           |     1|
|32    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized13         |     1|
|33    |              \ramloop[15].ram.r                                                                       |blk_mem_gen_prim_width__parameterized14           |     1|
|34    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized14         |     1|
|35    |              \ramloop[16].ram.r                                                                       |blk_mem_gen_prim_width__parameterized15           |     1|
|36    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized15         |     1|
|37    |              \ramloop[17].ram.r                                                                       |blk_mem_gen_prim_width__parameterized16           |     1|
|38    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized16         |     1|
|39    |              \ramloop[18].ram.r                                                                       |blk_mem_gen_prim_width__parameterized17           |     1|
|40    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized17         |     1|
|41    |              \ramloop[19].ram.r                                                                       |blk_mem_gen_prim_width__parameterized18           |     1|
|42    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized18         |     1|
|43    |              \ramloop[1].ram.r                                                                        |blk_mem_gen_prim_width__parameterized0            |     1|
|44    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized0          |     1|
|45    |              \ramloop[20].ram.r                                                                       |blk_mem_gen_prim_width__parameterized19           |     1|
|46    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized19         |     1|
|47    |              \ramloop[21].ram.r                                                                       |blk_mem_gen_prim_width__parameterized20           |     1|
|48    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized20         |     1|
|49    |              \ramloop[22].ram.r                                                                       |blk_mem_gen_prim_width__parameterized21           |     1|
|50    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized21         |     1|
|51    |              \ramloop[23].ram.r                                                                       |blk_mem_gen_prim_width__parameterized22           |     1|
|52    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized22         |     1|
|53    |              \ramloop[24].ram.r                                                                       |blk_mem_gen_prim_width__parameterized23           |     1|
|54    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized23         |     1|
|55    |              \ramloop[25].ram.r                                                                       |blk_mem_gen_prim_width__parameterized24           |     1|
|56    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized24         |     1|
|57    |              \ramloop[26].ram.r                                                                       |blk_mem_gen_prim_width__parameterized25           |     1|
|58    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized25         |     1|
|59    |              \ramloop[27].ram.r                                                                       |blk_mem_gen_prim_width__parameterized26           |     1|
|60    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized26         |     1|
|61    |              \ramloop[28].ram.r                                                                       |blk_mem_gen_prim_width__parameterized27           |     1|
|62    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized27         |     1|
|63    |              \ramloop[29].ram.r                                                                       |blk_mem_gen_prim_width__parameterized28           |     1|
|64    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized28         |     1|
|65    |              \ramloop[2].ram.r                                                                        |blk_mem_gen_prim_width__parameterized1            |     1|
|66    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized1          |     1|
|67    |              \ramloop[30].ram.r                                                                       |blk_mem_gen_prim_width__parameterized29           |     1|
|68    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized29         |     1|
|69    |              \ramloop[31].ram.r                                                                       |blk_mem_gen_prim_width__parameterized30           |    25|
|70    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized30         |     7|
|71    |              \ramloop[3].ram.r                                                                        |blk_mem_gen_prim_width__parameterized2            |     1|
|72    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized2          |     1|
|73    |              \ramloop[4].ram.r                                                                        |blk_mem_gen_prim_width__parameterized3            |     1|
|74    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized3          |     1|
|75    |              \ramloop[5].ram.r                                                                        |blk_mem_gen_prim_width__parameterized4            |     1|
|76    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized4          |     1|
|77    |              \ramloop[6].ram.r                                                                        |blk_mem_gen_prim_width__parameterized5            |     1|
|78    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized5          |     1|
|79    |              \ramloop[7].ram.r                                                                        |blk_mem_gen_prim_width__parameterized6            |     1|
|80    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized6          |     1|
|81    |              \ramloop[8].ram.r                                                                        |blk_mem_gen_prim_width__parameterized7            |     1|
|82    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized7          |     1|
|83    |              \ramloop[9].ram.r                                                                        |blk_mem_gen_prim_width__parameterized8            |     1|
|84    |                \prim_noinit.ram                                                                       |blk_mem_gen_prim_wrapper__parameterized8          |     1|
|85    |    mdm_0                                                                                              |bd_04f1_mdm_0_0                                   |   396|
|86    |      U0                                                                                               |MDM                                               |   396|
|87    |        MDM_Core_I1                                                                                    |MDM_Core                                          |   323|
|88    |          JTAG_CONTROL_I                                                                               |JTAG_CONTROL                                      |   268|
|89    |            \Use_BSCAN.FDC_I                                                                           |MB_FDC_1                                          |    44|
|90    |            \Use_BSCAN.SYNC_FDRE                                                                       |MB_FDRE_1                                         |     5|
|91    |            \Use_Config_SRL16E.SRL16E_1                                                                |mdm_v3_2_16_MB_SRL16E                             |     1|
|92    |            \Use_Config_SRL16E.SRL16E_2                                                                |mdm_v3_2_16_MB_SRL16E__parameterized0             |     1|
|93    |            \Use_ID_SRL16E.SRL16E_ID_1                                                                 |mdm_v3_2_16_MB_SRL16E__parameterized1             |     1|
|94    |            \Use_ID_SRL16E.SRL16E_ID_2                                                                 |mdm_v3_2_16_MB_SRL16E__parameterized2             |     4|
|95    |            \Use_UART.Ext_BRK_FDRSE                                                                    |mdm_v3_2_16_MB_FDRSE                              |     2|
|96    |            \Use_UART.RX_FIFO_I                                                                        |mdm_v3_2_16_SRL_FIFO                              |    30|
|97    |              \Addr_Counters[0].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_856                           |     2|
|98    |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_857                    |     2|
|99    |              \Addr_Counters[1].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_858                           |     2|
|100   |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_859                    |     2|
|101   |              \Addr_Counters[2].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_860                           |     7|
|102   |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_861                    |     2|
|103   |              \Addr_Counters[3].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_862                           |     2|
|104   |              \Addr_Counters[3].No_MuxCY.XORCY_I                                                       |mdm_v3_2_16_MB_XORCY_863                          |     1|
|105   |              \FIFO_RAM[0].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_864         |     1|
|106   |              \FIFO_RAM[1].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_865         |     1|
|107   |              \FIFO_RAM[2].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_866         |     1|
|108   |              \FIFO_RAM[3].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_867         |     1|
|109   |              \FIFO_RAM[4].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_868         |     1|
|110   |              \FIFO_RAM[5].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_869         |     1|
|111   |              \FIFO_RAM[6].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_870         |     1|
|112   |              \FIFO_RAM[7].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_871         |     1|
|113   |            \Use_UART.TX_FIFO_I                                                                        |mdm_v3_2_16_SRL_FIFO_842                          |    36|
|114   |              \Addr_Counters[0].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_843                           |     2|
|115   |              \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY                        |     2|
|116   |              \Addr_Counters[1].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_844                           |     2|
|117   |              \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_845                    |     2|
|118   |              \Addr_Counters[2].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_846                           |     7|
|119   |              \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                                                   |mdm_v3_2_16_MB_MUXCY_XORCY_847                    |     2|
|120   |              \Addr_Counters[3].FDRE_I                                                                 |mdm_v3_2_16_MB_FDRE_848                           |     2|
|121   |              \Addr_Counters[3].No_MuxCY.XORCY_I                                                       |mdm_v3_2_16_MB_XORCY                              |     1|
|122   |              \FIFO_RAM[0].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3             |     2|
|123   |              \FIFO_RAM[1].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_849         |     2|
|124   |              \FIFO_RAM[2].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_850         |     2|
|125   |              \FIFO_RAM[3].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_851         |     2|
|126   |              \FIFO_RAM[4].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_852         |     1|
|127   |              \FIFO_RAM[5].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_853         |     1|
|128   |              \FIFO_RAM[6].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_854         |     1|
|129   |              \FIFO_RAM[7].D16.SRL16E_I                                                                |mdm_v3_2_16_MB_SRL16E__parameterized3_855         |     2|
|130   |          \Use_Uart.TX_Buffer_Empty_FDRE                                                               |mdm_v3_2_16_MB_FDRE                               |     1|
|131   |        \No_Dbg_Reg_Access.BUFG_DRCK                                                                   |MB_BUFG                                           |     1|
|132   |        \Use_AXI_IPIF.AXI_LITE_IPIF_I                                                                  |axi_lite_ipif                                     |    62|
|133   |          I_SLAVE_ATTACHMENT                                                                           |slave_attachment                                  |    62|
|134   |            I_DECODER                                                                                  |address_decoder                                   |    35|
|135   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |pselect_f                                         |     1|
|136   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                           |pselect_f__parameterized1                         |     1|
|137   |        \Use_E2.BSCAN_I                                                                                |MB_BSCANE2                                        |    10|
|138   |    microblaze_I                                                                                       |bd_04f1_microblaze_I_0                            |  2144|
|139   |      U0                                                                                               |MicroBlaze                                        |  2144|
|140   |        MicroBlaze_Core_I                                                                              |MicroBlaze_Core                                   |  1810|
|141   |          \Area.Core                                                                                   |MicroBlaze_Area                                   |  1802|
|142   |            Byte_Doublet_Handle_I                                                                      |Byte_Doublet_Handle                               |    36|
|143   |              \Not_Using_Long.BYTE_0_1_I                                                               |MB_LUT6_2__parameterized8                         |     1|
|144   |              \Not_Using_Long.BYTE_2_3_I                                                               |MB_LUT6_2__parameterized10                        |     1|
|145   |              \Not_Using_Long.LOW_ADDR_OUT_LUT6                                                        |MB_LUT6_2__parameterized12                        |     1|
|146   |              \Not_Using_Long.byte_selects_i_INST                                                      |MB_LUT6_2__parameterized6                         |     1|
|147   |              \Not_Using_Long.low_addr_i_INST                                                          |MB_LUT6_2__parameterized4                         |     1|
|148   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                            |     8|
|149   |                \GEN4_LOOP[0].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_834                    |     1|
|150   |                \GEN4_LOOP[1].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_835                    |     1|
|151   |                \GEN4_LOOP[2].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_836                    |     1|
|152   |                \GEN4_LOOP[3].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_837                    |     1|
|153   |                \GEN4_LOOP[4].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_838                    |     1|
|154   |                \GEN4_LOOP[5].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_839                    |     1|
|155   |                \GEN4_LOOP[6].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_840                    |     1|
|156   |                \GEN4_LOOP[7].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized16_841                    |     1|
|157   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_830                    |     1|
|158   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_831                    |     1|
|159   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_832                    |     1|
|160   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized16_833                    |     1|
|161   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I              |microblaze_v11_0_1_MB_LUT3__parameterized4        |     1|
|162   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_RIGHT_I             |MB_LUT2                                           |    17|
|163   |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized14                        |     1|
|164   |            Data_Flow_I                                                                                |Data_Flow                                         |   635|
|165   |              ALU_I                                                                                    |ALU                                               |   101|
|166   |                \No_Carry_Decoding.CarryIn_MUXCY                                                       |microblaze_v11_0_1_MB_MUXCY_735                   |     1|
|167   |                \No_Carry_Decoding.alu_carry_select_LUT                                                |microblaze_v11_0_1_MB_LUT3__parameterized3        |     1|
|168   |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |ALU_Bit__parameterized2                           |     6|
|169   |                  \Last_Bit.I_ALU_LUT_2                                                                |MB_LUT4__parameterized13                          |     1|
|170   |                  \Last_Bit.I_ALU_LUT_V5                                                               |microblaze_v11_0_1_MB_LUT6                        |     1|
|171   |                  \Last_Bit.MULT_AND_I                                                                 |microblaze_v11_0_1_MB_MULT_AND_827                |     1|
|172   |                  \Last_Bit.MUXCY_XOR_I                                                                |microblaze_v11_0_1_MB_MUXCY_XORCY_828             |     2|
|173   |                  \Last_Bit.Pre_MUXCY_I                                                                |microblaze_v11_0_1_MB_MUXCY_829                   |     1|
|174   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |ALU_Bit                                           |     3|
|175   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_825                     |     1|
|176   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_826             |     2|
|177   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |ALU_Bit_736                                       |     3|
|178   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_823                     |     1|
|179   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_824             |     2|
|180   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |ALU_Bit_737                                       |     3|
|181   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_821                     |     1|
|182   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_822             |     2|
|183   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |ALU_Bit_738                                       |     3|
|184   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_819                     |     1|
|185   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_820             |     2|
|186   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |ALU_Bit_739                                       |     3|
|187   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_817                     |     1|
|188   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_818             |     2|
|189   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |ALU_Bit_740                                       |     3|
|190   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_815                     |     1|
|191   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_816             |     2|
|192   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |ALU_Bit_741                                       |     3|
|193   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_813                     |     1|
|194   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_814             |     2|
|195   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |ALU_Bit_742                                       |     3|
|196   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_811                     |     1|
|197   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_812             |     2|
|198   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |ALU_Bit_743                                       |     3|
|199   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_809                     |     1|
|200   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_810             |     2|
|201   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |ALU_Bit_744                                       |     3|
|202   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_807                     |     1|
|203   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_808             |     2|
|204   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |ALU_Bit_745                                       |     3|
|205   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_805                     |     1|
|206   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_806             |     2|
|207   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |ALU_Bit_746                                       |     3|
|208   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_803                     |     1|
|209   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_804             |     2|
|210   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |ALU_Bit_747                                       |     3|
|211   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_801                     |     1|
|212   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_802             |     2|
|213   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |ALU_Bit_748                                       |     3|
|214   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_799                     |     1|
|215   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_800             |     2|
|216   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |ALU_Bit_749                                       |     3|
|217   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_797                     |     1|
|218   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_798             |     2|
|219   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |ALU_Bit_750                                       |     3|
|220   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_795                     |     1|
|221   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_796             |     2|
|222   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |ALU_Bit_751                                       |     3|
|223   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_793                     |     1|
|224   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_794             |     2|
|225   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |ALU_Bit_752                                       |     3|
|226   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_791                     |     1|
|227   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_792             |     2|
|228   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |ALU_Bit_753                                       |     3|
|229   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_789                     |     1|
|230   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_790             |     2|
|231   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |ALU_Bit_754                                       |     3|
|232   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_787                     |     1|
|233   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_788             |     2|
|234   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |ALU_Bit_755                                       |     3|
|235   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_785                     |     1|
|236   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_786             |     2|
|237   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |ALU_Bit_756                                       |     3|
|238   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_783                     |     1|
|239   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_784             |     2|
|240   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |ALU_Bit_757                                       |     3|
|241   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_781                     |     1|
|242   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_782             |     2|
|243   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |ALU_Bit_758                                       |     3|
|244   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_779                     |     1|
|245   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_780             |     2|
|246   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |ALU_Bit_759                                       |     3|
|247   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_777                     |     1|
|248   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_778             |     2|
|249   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |ALU_Bit_760                                       |     3|
|250   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_775                     |     1|
|251   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_776             |     2|
|252   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |ALU_Bit_761                                       |     3|
|253   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_773                     |     1|
|254   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_774             |     2|
|255   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |ALU_Bit_762                                       |     3|
|256   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_771                     |     1|
|257   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_772             |     2|
|258   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |ALU_Bit_763                                       |     3|
|259   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_769                     |     1|
|260   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_770             |     2|
|261   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |ALU_Bit_764                                       |     3|
|262   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_767                     |     1|
|263   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_768             |     2|
|264   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |ALU_Bit_765                                       |     3|
|265   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2                         |     1|
|266   |                  \Not_Last_Bit.MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_766             |     2|
|267   |              MSR_Reg_I                                                                                |MSR_Reg                                           |     7|
|268   |                \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit                                       |     2|
|269   |                  MSR_I                                                                                |microblaze_v11_0_1_MB_FDRSE_734                   |     2|
|270   |                \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_730                                   |     3|
|271   |                  MSR_I                                                                                |microblaze_v11_0_1_MB_FDRSE_733                   |     3|
|272   |                \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_731                                   |     2|
|273   |                  MSR_I                                                                                |microblaze_v11_0_1_MB_FDRSE_732                   |     2|
|274   |              Operand_Select_I                                                                         |Operand_Select                                    |   149|
|275   |                \OpSelect_Bits[0].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized12               |     6|
|276   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_726                                     |     1|
|277   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_727                    |     1|
|278   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_728                    |     1|
|279   |                  Op2_DFF                                                                              |MB_FDE_729                                        |     3|
|280   |                \OpSelect_Bits[10].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10               |     4|
|281   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_722                                     |     1|
|282   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_723                    |     1|
|283   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_724                    |     1|
|284   |                  Op2_DFF                                                                              |MB_FDE_725                                        |     1|
|285   |                \OpSelect_Bits[11].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_578           |     4|
|286   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_718                                     |     1|
|287   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_719                    |     1|
|288   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_720                    |     1|
|289   |                  Op2_DFF                                                                              |MB_FDE_721                                        |     1|
|290   |                \OpSelect_Bits[12].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_579           |     4|
|291   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_714                                     |     1|
|292   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_715                    |     1|
|293   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_716                    |     1|
|294   |                  Op2_DFF                                                                              |MB_FDE_717                                        |     1|
|295   |                \OpSelect_Bits[13].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_580           |     4|
|296   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_710                                     |     1|
|297   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_711                    |     1|
|298   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_712                    |     1|
|299   |                  Op2_DFF                                                                              |MB_FDE_713                                        |     1|
|300   |                \OpSelect_Bits[14].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_581           |     4|
|301   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_706                                     |     1|
|302   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_707                    |     1|
|303   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_708                    |     1|
|304   |                  Op2_DFF                                                                              |MB_FDE_709                                        |     1|
|305   |                \OpSelect_Bits[15].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_582           |     4|
|306   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_702                                     |     1|
|307   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_703                    |     1|
|308   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_704                    |     1|
|309   |                  Op2_DFF                                                                              |MB_FDE_705                                        |     1|
|310   |                \OpSelect_Bits[16].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8                |     5|
|311   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_698                                     |     1|
|312   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_699                    |     2|
|313   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_700                    |     1|
|314   |                  Op2_DFF                                                                              |MB_FDE_701                                        |     1|
|315   |                \OpSelect_Bits[17].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_583            |     4|
|316   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_694                                     |     1|
|317   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_695                    |     1|
|318   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_696                    |     1|
|319   |                  Op2_DFF                                                                              |MB_FDE_697                                        |     1|
|320   |                \OpSelect_Bits[18].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_584            |     4|
|321   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_690                                     |     1|
|322   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_691                    |     1|
|323   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_692                    |     1|
|324   |                  Op2_DFF                                                                              |MB_FDE_693                                        |     1|
|325   |                \OpSelect_Bits[19].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_585            |     4|
|326   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_686                                     |     1|
|327   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_687                    |     1|
|328   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_688                    |     1|
|329   |                  Op2_DFF                                                                              |MB_FDE_689                                        |     1|
|330   |                \OpSelect_Bits[1].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_586           |     4|
|331   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_682                                     |     1|
|332   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_683                    |     1|
|333   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_684                    |     1|
|334   |                  Op2_DFF                                                                              |MB_FDE_685                                        |     1|
|335   |                \OpSelect_Bits[20].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_587            |     4|
|336   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_678                                     |     1|
|337   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_679                    |     1|
|338   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_680                    |     1|
|339   |                  Op2_DFF                                                                              |MB_FDE_681                                        |     1|
|340   |                \OpSelect_Bits[21].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_588            |     4|
|341   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_674                                     |     1|
|342   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_675                    |     1|
|343   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_676                    |     1|
|344   |                  Op2_DFF                                                                              |MB_FDE_677                                        |     1|
|345   |                \OpSelect_Bits[22].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_589            |     4|
|346   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_670                                     |     1|
|347   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_671                    |     1|
|348   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_672                    |     1|
|349   |                  Op2_DFF                                                                              |MB_FDE_673                                        |     1|
|350   |                \OpSelect_Bits[23].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_590            |     4|
|351   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_666                                     |     1|
|352   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_667                    |     1|
|353   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_668                    |     1|
|354   |                  Op2_DFF                                                                              |MB_FDE_669                                        |     1|
|355   |                \OpSelect_Bits[24].Operand_Select_Bit_I                                                |Operand_Select_Bit                                |     5|
|356   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_662                                     |     1|
|357   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_663                    |     2|
|358   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_664                    |     1|
|359   |                  Op2_DFF                                                                              |MB_FDE_665                                        |     1|
|360   |                \OpSelect_Bits[25].Operand_Select_Bit_I                                                |Operand_Select_Bit_591                            |     4|
|361   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_658                                     |     1|
|362   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_659                    |     1|
|363   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_660                    |     1|
|364   |                  Op2_DFF                                                                              |MB_FDE_661                                        |     1|
|365   |                \OpSelect_Bits[26].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized6                |     4|
|366   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_654                                     |     1|
|367   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_655                    |     1|
|368   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_656                    |     1|
|369   |                  Op2_DFF                                                                              |MB_FDE_657                                        |     1|
|370   |                \OpSelect_Bits[27].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized4                |     4|
|371   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_650                                     |     1|
|372   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_651                    |     1|
|373   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_652                    |     1|
|374   |                  Op2_DFF                                                                              |MB_FDE_653                                        |     1|
|375   |                \OpSelect_Bits[28].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized2                |     4|
|376   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_646                                     |     1|
|377   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_647                    |     1|
|378   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_648                    |     1|
|379   |                  Op2_DFF                                                                              |MB_FDE_649                                        |     1|
|380   |                \OpSelect_Bits[29].Operand_Select_Bit_I                                                |Operand_Select_Bit_592                            |     4|
|381   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_642                                     |     1|
|382   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_643                    |     1|
|383   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_644                    |     1|
|384   |                  Op2_DFF                                                                              |MB_FDE_645                                        |     1|
|385   |                \OpSelect_Bits[2].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_593           |     4|
|386   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_638                                     |     1|
|387   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_639                    |     1|
|388   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_640                    |     1|
|389   |                  Op2_DFF                                                                              |MB_FDE_641                                        |     1|
|390   |                \OpSelect_Bits[30].Operand_Select_Bit_I                                                |Operand_Select_Bit_594                            |     5|
|391   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_634                                     |     1|
|392   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_635                    |     1|
|393   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_636                    |     2|
|394   |                  Op2_DFF                                                                              |MB_FDE_637                                        |     1|
|395   |                \OpSelect_Bits[31].Operand_Select_Bit_I                                                |Operand_Select_Bit_595                            |     4|
|396   |                  \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_630                                     |     1|
|397   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_631                    |     1|
|398   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_632                    |     1|
|399   |                  Op2_DFF                                                                              |MB_FDE_633                                        |     1|
|400   |                \OpSelect_Bits[3].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_596           |     4|
|401   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_626                                     |     1|
|402   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_627                    |     1|
|403   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_628                    |     1|
|404   |                  Op2_DFF                                                                              |MB_FDE_629                                        |     1|
|405   |                \OpSelect_Bits[4].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_597           |     4|
|406   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_622                                     |     1|
|407   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_623                    |     1|
|408   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_624                    |     1|
|409   |                  Op2_DFF                                                                              |MB_FDE_625                                        |     1|
|410   |                \OpSelect_Bits[5].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_598           |     4|
|411   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_618                                     |     1|
|412   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_619                    |     1|
|413   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_620                    |     1|
|414   |                  Op2_DFF                                                                              |MB_FDE_621                                        |     1|
|415   |                \OpSelect_Bits[6].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_599           |     4|
|416   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_614                                     |     1|
|417   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_615                    |     1|
|418   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_616                    |     1|
|419   |                  Op2_DFF                                                                              |MB_FDE_617                                        |     1|
|420   |                \OpSelect_Bits[7].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_600           |     4|
|421   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_610                                     |     1|
|422   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_611                    |     1|
|423   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_612                    |     1|
|424   |                  Op2_DFF                                                                              |MB_FDE_613                                        |     1|
|425   |                \OpSelect_Bits[8].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_601           |     4|
|426   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_606                                     |     1|
|427   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_607                    |     1|
|428   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_608                    |     1|
|429   |                  Op2_DFF                                                                              |MB_FDE_609                                        |     1|
|430   |                \OpSelect_Bits[9].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_602           |     4|
|431   |                  \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2                                         |     1|
|432   |                  Op1_DFF                                                                              |microblaze_v11_0_1_MB_FDRE_603                    |     1|
|433   |                  Op1_Reg_DFF                                                                          |microblaze_v11_0_1_MB_FDRE_604                    |     1|
|434   |                  Op2_DFF                                                                              |MB_FDE_605                                        |     1|
|435   |              PC_Module_I                                                                              |PC_Module                                         |   108|
|436   |                \Not_All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                           |PC_Bit                                            |     6|
|437   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_572             |     1|
|438   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_573                      |     1|
|439   |                  PC_EX_DFF                                                                            |MB_FDE_574                                        |     1|
|440   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_575                  |     1|
|441   |                  SUM_I                                                                                |MB_LUT4__parameterized21_576                      |     1|
|442   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_577                    |     1|
|443   |                \Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                           |PC_Bit_477                                        |     7|
|444   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_566             |     2|
|445   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_567                      |     1|
|446   |                  PC_EX_DFF                                                                            |MB_FDE_568                                        |     1|
|447   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_569                  |     1|
|448   |                  SUM_I                                                                                |MB_LUT4__parameterized21_570                      |     1|
|449   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_571                    |     1|
|450   |                \Not_All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                           |PC_Bit_478                                        |     7|
|451   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_560             |     2|
|452   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_561                      |     1|
|453   |                  PC_EX_DFF                                                                            |MB_FDE_562                                        |     1|
|454   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_563                  |     1|
|455   |                  SUM_I                                                                                |MB_LUT4__parameterized21_564                      |     1|
|456   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_565                    |     1|
|457   |                \Not_All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                           |PC_Bit_479                                        |     7|
|458   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_554             |     2|
|459   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_555                      |     1|
|460   |                  PC_EX_DFF                                                                            |MB_FDE_556                                        |     1|
|461   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_557                  |     1|
|462   |                  SUM_I                                                                                |MB_LUT4__parameterized21_558                      |     1|
|463   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_559                    |     1|
|464   |                \Not_All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                           |PC_Bit_480                                        |     7|
|465   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_548             |     2|
|466   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_549                      |     1|
|467   |                  PC_EX_DFF                                                                            |MB_FDE_550                                        |     1|
|468   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_551                  |     1|
|469   |                  SUM_I                                                                                |MB_LUT4__parameterized21_552                      |     1|
|470   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_553                    |     1|
|471   |                \Not_All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                           |PC_Bit_481                                        |     7|
|472   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_542             |     2|
|473   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_543                      |     1|
|474   |                  PC_EX_DFF                                                                            |MB_FDE_544                                        |     1|
|475   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_545                  |     1|
|476   |                  SUM_I                                                                                |MB_LUT4__parameterized21_546                      |     1|
|477   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_547                    |     1|
|478   |                \Not_All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                           |PC_Bit_482                                        |     7|
|479   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_536             |     2|
|480   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_537                      |     1|
|481   |                  PC_EX_DFF                                                                            |MB_FDE_538                                        |     1|
|482   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_539                  |     1|
|483   |                  SUM_I                                                                                |MB_LUT4__parameterized21_540                      |     1|
|484   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_541                    |     1|
|485   |                \Not_All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                           |PC_Bit_483                                        |     7|
|486   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_530             |     2|
|487   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_531                      |     1|
|488   |                  PC_EX_DFF                                                                            |MB_FDE_532                                        |     1|
|489   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_533                  |     1|
|490   |                  SUM_I                                                                                |MB_LUT4__parameterized21_534                      |     1|
|491   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_535                    |     1|
|492   |                \Not_All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                           |PC_Bit_484                                        |     7|
|493   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_524             |     2|
|494   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_525                      |     1|
|495   |                  PC_EX_DFF                                                                            |MB_FDE_526                                        |     1|
|496   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_527                  |     1|
|497   |                  SUM_I                                                                                |MB_LUT4__parameterized21_528                      |     1|
|498   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_529                    |     1|
|499   |                \Not_All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                           |PC_Bit_485                                        |     8|
|500   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_518             |     2|
|501   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_519                      |     1|
|502   |                  PC_EX_DFF                                                                            |MB_FDE_520                                        |     1|
|503   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_521                  |     2|
|504   |                  SUM_I                                                                                |MB_LUT4__parameterized21_522                      |     1|
|505   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_523                    |     1|
|506   |                \Not_All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                           |PC_Bit_486                                        |     8|
|507   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_512             |     2|
|508   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_513                      |     1|
|509   |                  PC_EX_DFF                                                                            |MB_FDE_514                                        |     1|
|510   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_515                  |     2|
|511   |                  SUM_I                                                                                |MB_LUT4__parameterized21_516                      |     1|
|512   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_517                    |     1|
|513   |                \Not_All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                           |PC_Bit_487                                        |     8|
|514   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_506             |     2|
|515   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_507                      |     1|
|516   |                  PC_EX_DFF                                                                            |MB_FDE_508                                        |     1|
|517   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_509                  |     2|
|518   |                  SUM_I                                                                                |MB_LUT4__parameterized21_510                      |     1|
|519   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_511                    |     1|
|520   |                \Not_All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                           |PC_Bit_488                                        |     8|
|521   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_500             |     2|
|522   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_501                      |     1|
|523   |                  PC_EX_DFF                                                                            |MB_FDE_502                                        |     1|
|524   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_503                  |     2|
|525   |                  SUM_I                                                                                |MB_LUT4__parameterized21_504                      |     1|
|526   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_505                    |     1|
|527   |                \Not_All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                           |PC_Bit_489                                        |     7|
|528   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_494             |     2|
|529   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23_495                      |     1|
|530   |                  PC_EX_DFF                                                                            |MB_FDE_496                                        |     1|
|531   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_497                  |     1|
|532   |                  SUM_I                                                                                |MB_LUT4__parameterized21_498                      |     1|
|533   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_499                    |     1|
|534   |                \Not_All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                           |PC_Bit_490                                        |     7|
|535   |                  MUXCY_XOR_I                                                                          |microblaze_v11_0_1_MB_MUXCY_XORCY_491             |     2|
|536   |                  NewPC_Mux                                                                            |MB_LUT4__parameterized23                          |     1|
|537   |                  PC_EX_DFF                                                                            |MB_FDE                                            |     1|
|538   |                  PC_OF_Buffer                                                                         |microblaze_v11_0_1_MB_SRL16E_492                  |     1|
|539   |                  SUM_I                                                                                |MB_LUT4__parameterized21                          |     1|
|540   |                  \Set_DFF.PC_IF_DFF                                                                   |microblaze_v11_0_1_MB_FDSE_493                    |     1|
|541   |              Register_File_I                                                                          |Register_File                                     |    64|
|542   |                \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                         |Register_File_Bit                                 |     2|
|543   |                  RegFile_X1                                                                           |MB_RAM32X1D_475                                   |     1|
|544   |                  RegFile_X2                                                                           |MB_RAM32X1D_476                                   |     1|
|545   |                \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                        |Register_File_Bit_383                             |     2|
|546   |                  RegFile_X1                                                                           |MB_RAM32X1D_473                                   |     1|
|547   |                  RegFile_X2                                                                           |MB_RAM32X1D_474                                   |     1|
|548   |                \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                        |Register_File_Bit_384                             |     2|
|549   |                  RegFile_X1                                                                           |MB_RAM32X1D_471                                   |     1|
|550   |                  RegFile_X2                                                                           |MB_RAM32X1D_472                                   |     1|
|551   |                \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                        |Register_File_Bit_385                             |     2|
|552   |                  RegFile_X1                                                                           |MB_RAM32X1D_469                                   |     1|
|553   |                  RegFile_X2                                                                           |MB_RAM32X1D_470                                   |     1|
|554   |                \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                        |Register_File_Bit_386                             |     2|
|555   |                  RegFile_X1                                                                           |MB_RAM32X1D_467                                   |     1|
|556   |                  RegFile_X2                                                                           |MB_RAM32X1D_468                                   |     1|
|557   |                \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                        |Register_File_Bit_387                             |     2|
|558   |                  RegFile_X1                                                                           |MB_RAM32X1D_465                                   |     1|
|559   |                  RegFile_X2                                                                           |MB_RAM32X1D_466                                   |     1|
|560   |                \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                        |Register_File_Bit_388                             |     2|
|561   |                  RegFile_X1                                                                           |MB_RAM32X1D_463                                   |     1|
|562   |                  RegFile_X2                                                                           |MB_RAM32X1D_464                                   |     1|
|563   |                \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                        |Register_File_Bit_389                             |     2|
|564   |                  RegFile_X1                                                                           |MB_RAM32X1D_461                                   |     1|
|565   |                  RegFile_X2                                                                           |MB_RAM32X1D_462                                   |     1|
|566   |                \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                        |Register_File_Bit_390                             |     2|
|567   |                  RegFile_X1                                                                           |MB_RAM32X1D_459                                   |     1|
|568   |                  RegFile_X2                                                                           |MB_RAM32X1D_460                                   |     1|
|569   |                \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                        |Register_File_Bit_391                             |     2|
|570   |                  RegFile_X1                                                                           |MB_RAM32X1D_457                                   |     1|
|571   |                  RegFile_X2                                                                           |MB_RAM32X1D_458                                   |     1|
|572   |                \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                        |Register_File_Bit_392                             |     2|
|573   |                  RegFile_X1                                                                           |MB_RAM32X1D_455                                   |     1|
|574   |                  RegFile_X2                                                                           |MB_RAM32X1D_456                                   |     1|
|575   |                \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                         |Register_File_Bit_393                             |     2|
|576   |                  RegFile_X1                                                                           |MB_RAM32X1D_453                                   |     1|
|577   |                  RegFile_X2                                                                           |MB_RAM32X1D_454                                   |     1|
|578   |                \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                        |Register_File_Bit_394                             |     2|
|579   |                  RegFile_X1                                                                           |MB_RAM32X1D_451                                   |     1|
|580   |                  RegFile_X2                                                                           |MB_RAM32X1D_452                                   |     1|
|581   |                \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                        |Register_File_Bit_395                             |     2|
|582   |                  RegFile_X1                                                                           |MB_RAM32X1D_449                                   |     1|
|583   |                  RegFile_X2                                                                           |MB_RAM32X1D_450                                   |     1|
|584   |                \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                        |Register_File_Bit_396                             |     2|
|585   |                  RegFile_X1                                                                           |MB_RAM32X1D_447                                   |     1|
|586   |                  RegFile_X2                                                                           |MB_RAM32X1D_448                                   |     1|
|587   |                \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                        |Register_File_Bit_397                             |     2|
|588   |                  RegFile_X1                                                                           |MB_RAM32X1D_445                                   |     1|
|589   |                  RegFile_X2                                                                           |MB_RAM32X1D_446                                   |     1|
|590   |                \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                        |Register_File_Bit_398                             |     2|
|591   |                  RegFile_X1                                                                           |MB_RAM32X1D_443                                   |     1|
|592   |                  RegFile_X2                                                                           |MB_RAM32X1D_444                                   |     1|
|593   |                \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                        |Register_File_Bit_399                             |     2|
|594   |                  RegFile_X1                                                                           |MB_RAM32X1D_441                                   |     1|
|595   |                  RegFile_X2                                                                           |MB_RAM32X1D_442                                   |     1|
|596   |                \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                        |Register_File_Bit_400                             |     2|
|597   |                  RegFile_X1                                                                           |MB_RAM32X1D_439                                   |     1|
|598   |                  RegFile_X2                                                                           |MB_RAM32X1D_440                                   |     1|
|599   |                \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                        |Register_File_Bit_401                             |     2|
|600   |                  RegFile_X1                                                                           |MB_RAM32X1D_437                                   |     1|
|601   |                  RegFile_X2                                                                           |MB_RAM32X1D_438                                   |     1|
|602   |                \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                        |Register_File_Bit_402                             |     2|
|603   |                  RegFile_X1                                                                           |MB_RAM32X1D_435                                   |     1|
|604   |                  RegFile_X2                                                                           |MB_RAM32X1D_436                                   |     1|
|605   |                \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                        |Register_File_Bit_403                             |     2|
|606   |                  RegFile_X1                                                                           |MB_RAM32X1D_433                                   |     1|
|607   |                  RegFile_X2                                                                           |MB_RAM32X1D_434                                   |     1|
|608   |                \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                         |Register_File_Bit_404                             |     2|
|609   |                  RegFile_X1                                                                           |MB_RAM32X1D_431                                   |     1|
|610   |                  RegFile_X2                                                                           |MB_RAM32X1D_432                                   |     1|
|611   |                \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                        |Register_File_Bit_405                             |     2|
|612   |                  RegFile_X1                                                                           |MB_RAM32X1D_429                                   |     1|
|613   |                  RegFile_X2                                                                           |MB_RAM32X1D_430                                   |     1|
|614   |                \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                        |Register_File_Bit_406                             |     2|
|615   |                  RegFile_X1                                                                           |MB_RAM32X1D_427                                   |     1|
|616   |                  RegFile_X2                                                                           |MB_RAM32X1D_428                                   |     1|
|617   |                \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                         |Register_File_Bit_407                             |     2|
|618   |                  RegFile_X1                                                                           |MB_RAM32X1D_425                                   |     1|
|619   |                  RegFile_X2                                                                           |MB_RAM32X1D_426                                   |     1|
|620   |                \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                         |Register_File_Bit_408                             |     2|
|621   |                  RegFile_X1                                                                           |MB_RAM32X1D_423                                   |     1|
|622   |                  RegFile_X2                                                                           |MB_RAM32X1D_424                                   |     1|
|623   |                \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                         |Register_File_Bit_409                             |     2|
|624   |                  RegFile_X1                                                                           |MB_RAM32X1D_421                                   |     1|
|625   |                  RegFile_X2                                                                           |MB_RAM32X1D_422                                   |     1|
|626   |                \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                         |Register_File_Bit_410                             |     2|
|627   |                  RegFile_X1                                                                           |MB_RAM32X1D_419                                   |     1|
|628   |                  RegFile_X2                                                                           |MB_RAM32X1D_420                                   |     1|
|629   |                \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                         |Register_File_Bit_411                             |     2|
|630   |                  RegFile_X1                                                                           |MB_RAM32X1D_417                                   |     1|
|631   |                  RegFile_X2                                                                           |MB_RAM32X1D_418                                   |     1|
|632   |                \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                         |Register_File_Bit_412                             |     2|
|633   |                  RegFile_X1                                                                           |MB_RAM32X1D_415                                   |     1|
|634   |                  RegFile_X2                                                                           |MB_RAM32X1D_416                                   |     1|
|635   |                \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                         |Register_File_Bit_413                             |     2|
|636   |                  RegFile_X1                                                                           |MB_RAM32X1D                                       |     1|
|637   |                  RegFile_X2                                                                           |MB_RAM32X1D_414                                   |     1|
|638   |              Result_Mux_I                                                                             |Result_Mux                                        |    98|
|639   |                \Result_Mux_Bits[0].Result_Mux_Bit_I                                                   |Result_Mux_Bit                                    |     3|
|640   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_380    |     1|
|641   |                  EX_Result_DFF                                                                        |MB_FD_381                                         |     1|
|642   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_382                      |     1|
|643   |                \Result_Mux_Bits[10].Result_Mux_Bit_I                                                  |Result_Mux_Bit_259                                |     3|
|644   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_377    |     1|
|645   |                  EX_Result_DFF                                                                        |MB_FD_378                                         |     1|
|646   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_379                      |     1|
|647   |                \Result_Mux_Bits[11].Result_Mux_Bit_I                                                  |Result_Mux_Bit_260                                |     3|
|648   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_374    |     1|
|649   |                  EX_Result_DFF                                                                        |MB_FD_375                                         |     1|
|650   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_376                      |     1|
|651   |                \Result_Mux_Bits[12].Result_Mux_Bit_I                                                  |Result_Mux_Bit_261                                |     3|
|652   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_371    |     1|
|653   |                  EX_Result_DFF                                                                        |MB_FD_372                                         |     1|
|654   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_373                      |     1|
|655   |                \Result_Mux_Bits[13].Result_Mux_Bit_I                                                  |Result_Mux_Bit_262                                |     3|
|656   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_368    |     1|
|657   |                  EX_Result_DFF                                                                        |MB_FD_369                                         |     1|
|658   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_370                      |     1|
|659   |                \Result_Mux_Bits[14].Result_Mux_Bit_I                                                  |Result_Mux_Bit_263                                |     3|
|660   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_365    |     1|
|661   |                  EX_Result_DFF                                                                        |MB_FD_366                                         |     1|
|662   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_367                      |     1|
|663   |                \Result_Mux_Bits[15].Result_Mux_Bit_I                                                  |Result_Mux_Bit_264                                |     3|
|664   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_362    |     1|
|665   |                  EX_Result_DFF                                                                        |MB_FD_363                                         |     1|
|666   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_364                      |     1|
|667   |                \Result_Mux_Bits[16].Result_Mux_Bit_I                                                  |Result_Mux_Bit_265                                |     3|
|668   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_359    |     1|
|669   |                  EX_Result_DFF                                                                        |MB_FD_360                                         |     1|
|670   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_361                      |     1|
|671   |                \Result_Mux_Bits[17].Result_Mux_Bit_I                                                  |Result_Mux_Bit_266                                |     3|
|672   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_356    |     1|
|673   |                  EX_Result_DFF                                                                        |MB_FD_357                                         |     1|
|674   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_358                      |     1|
|675   |                \Result_Mux_Bits[18].Result_Mux_Bit_I                                                  |Result_Mux_Bit_267                                |     3|
|676   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_353    |     1|
|677   |                  EX_Result_DFF                                                                        |MB_FD_354                                         |     1|
|678   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_355                      |     1|
|679   |                \Result_Mux_Bits[19].Result_Mux_Bit_I                                                  |Result_Mux_Bit_268                                |     3|
|680   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_350    |     1|
|681   |                  EX_Result_DFF                                                                        |MB_FD_351                                         |     1|
|682   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_352                      |     1|
|683   |                \Result_Mux_Bits[1].Result_Mux_Bit_I                                                   |Result_Mux_Bit_269                                |     3|
|684   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_347    |     1|
|685   |                  EX_Result_DFF                                                                        |MB_FD_348                                         |     1|
|686   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_349                      |     1|
|687   |                \Result_Mux_Bits[20].Result_Mux_Bit_I                                                  |Result_Mux_Bit_270                                |     3|
|688   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_344    |     1|
|689   |                  EX_Result_DFF                                                                        |MB_FD_345                                         |     1|
|690   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_346                      |     1|
|691   |                \Result_Mux_Bits[21].Result_Mux_Bit_I                                                  |Result_Mux_Bit_271                                |     3|
|692   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_341    |     1|
|693   |                  EX_Result_DFF                                                                        |MB_FD_342                                         |     1|
|694   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_343                      |     1|
|695   |                \Result_Mux_Bits[22].Result_Mux_Bit_I                                                  |Result_Mux_Bit_272                                |     3|
|696   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_338    |     1|
|697   |                  EX_Result_DFF                                                                        |MB_FD_339                                         |     1|
|698   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_340                      |     1|
|699   |                \Result_Mux_Bits[23].Result_Mux_Bit_I                                                  |Result_Mux_Bit_273                                |     3|
|700   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_335    |     1|
|701   |                  EX_Result_DFF                                                                        |MB_FD_336                                         |     1|
|702   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_337                      |     1|
|703   |                \Result_Mux_Bits[24].Result_Mux_Bit_I                                                  |Result_Mux_Bit_274                                |     3|
|704   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_332    |     1|
|705   |                  EX_Result_DFF                                                                        |MB_FD_333                                         |     1|
|706   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_334                      |     1|
|707   |                \Result_Mux_Bits[25].Result_Mux_Bit_I                                                  |Result_Mux_Bit_275                                |     3|
|708   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_329    |     1|
|709   |                  EX_Result_DFF                                                                        |MB_FD_330                                         |     1|
|710   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_331                      |     1|
|711   |                \Result_Mux_Bits[26].Result_Mux_Bit_I                                                  |Result_Mux_Bit_276                                |     3|
|712   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_326    |     1|
|713   |                  EX_Result_DFF                                                                        |MB_FD_327                                         |     1|
|714   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_328                      |     1|
|715   |                \Result_Mux_Bits[27].Result_Mux_Bit_I                                                  |Result_Mux_Bit_277                                |     3|
|716   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_323    |     1|
|717   |                  EX_Result_DFF                                                                        |MB_FD_324                                         |     1|
|718   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_325                      |     1|
|719   |                \Result_Mux_Bits[28].Result_Mux_Bit_I                                                  |Result_Mux_Bit_278                                |     4|
|720   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_320    |     1|
|721   |                  EX_Result_DFF                                                                        |MB_FD_321                                         |     2|
|722   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_322                      |     1|
|723   |                \Result_Mux_Bits[29].Result_Mux_Bit_I                                                  |Result_Mux_Bit_279                                |     4|
|724   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_317    |     1|
|725   |                  EX_Result_DFF                                                                        |MB_FD_318                                         |     2|
|726   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_319                      |     1|
|727   |                \Result_Mux_Bits[2].Result_Mux_Bit_I                                                   |Result_Mux_Bit_280                                |     3|
|728   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_314    |     1|
|729   |                  EX_Result_DFF                                                                        |MB_FD_315                                         |     1|
|730   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_316                      |     1|
|731   |                \Result_Mux_Bits[30].Result_Mux_Bit_I                                                  |Result_Mux_Bit_281                                |     3|
|732   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_311    |     1|
|733   |                  EX_Result_DFF                                                                        |MB_FD_312                                         |     1|
|734   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_313                      |     1|
|735   |                \Result_Mux_Bits[31].Result_Mux_Bit_I                                                  |Result_Mux_Bit_282                                |     3|
|736   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_308    |     1|
|737   |                  EX_Result_DFF                                                                        |MB_FD_309                                         |     1|
|738   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_310                      |     1|
|739   |                \Result_Mux_Bits[3].Result_Mux_Bit_I                                                   |Result_Mux_Bit_283                                |     3|
|740   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_305    |     1|
|741   |                  EX_Result_DFF                                                                        |MB_FD_306                                         |     1|
|742   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_307                      |     1|
|743   |                \Result_Mux_Bits[4].Result_Mux_Bit_I                                                   |Result_Mux_Bit_284                                |     3|
|744   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_302    |     1|
|745   |                  EX_Result_DFF                                                                        |MB_FD_303                                         |     1|
|746   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_304                      |     1|
|747   |                \Result_Mux_Bits[5].Result_Mux_Bit_I                                                   |Result_Mux_Bit_285                                |     3|
|748   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_299    |     1|
|749   |                  EX_Result_DFF                                                                        |MB_FD_300                                         |     1|
|750   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_301                      |     1|
|751   |                \Result_Mux_Bits[6].Result_Mux_Bit_I                                                   |Result_Mux_Bit_286                                |     3|
|752   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_296    |     1|
|753   |                  EX_Result_DFF                                                                        |MB_FD_297                                         |     1|
|754   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_298                      |     1|
|755   |                \Result_Mux_Bits[7].Result_Mux_Bit_I                                                   |Result_Mux_Bit_287                                |     3|
|756   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_293    |     1|
|757   |                  EX_Result_DFF                                                                        |MB_FD_294                                         |     1|
|758   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_295                      |     1|
|759   |                \Result_Mux_Bits[8].Result_Mux_Bit_I                                                   |Result_Mux_Bit_288                                |     3|
|760   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0_290    |     1|
|761   |                  EX_Result_DFF                                                                        |MB_FD_291                                         |     1|
|762   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19_292                      |     1|
|763   |                \Result_Mux_Bits[9].Result_Mux_Bit_I                                                   |Result_Mux_Bit_289                                |     3|
|764   |                  Data_Shift_Mux                                                                       |microblaze_v11_0_1_MB_LUT6__parameterized0        |     1|
|765   |                  EX_Result_DFF                                                                        |MB_FD                                             |     1|
|766   |                  Mul_ALU_Mux                                                                          |MB_LUT4__parameterized19                          |     1|
|767   |              Shift_Logic_Module_I                                                                     |Shift_Logic_Module                                |    96|
|768   |                \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit                                   |     3|
|769   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_256                      |     1|
|770   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_257                      |     1|
|771   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_258                   |     1|
|772   |                \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_135                               |     3|
|773   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_253                      |     1|
|774   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_254                      |     1|
|775   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_255                   |     1|
|776   |                \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_136                               |     3|
|777   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_250                      |     1|
|778   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_251                      |     1|
|779   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_252                   |     1|
|780   |                \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_137                               |     3|
|781   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_247                      |     1|
|782   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_248                      |     1|
|783   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_249                   |     1|
|784   |                \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_138                               |     3|
|785   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_244                      |     1|
|786   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_245                      |     1|
|787   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_246                   |     1|
|788   |                \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_139                               |     3|
|789   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_241                      |     1|
|790   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_242                      |     1|
|791   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_243                   |     1|
|792   |                \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_140                               |     3|
|793   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_238                      |     1|
|794   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_239                      |     1|
|795   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_240                   |     1|
|796   |                \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_141                               |     3|
|797   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_235                      |     1|
|798   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_236                      |     1|
|799   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_237                   |     1|
|800   |                \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_142                               |     3|
|801   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_232                      |     1|
|802   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_233                      |     1|
|803   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_234                   |     1|
|804   |                \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_143                               |     3|
|805   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_229                      |     1|
|806   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_230                      |     1|
|807   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_231                   |     1|
|808   |                \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_144                               |     3|
|809   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_226                      |     1|
|810   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_227                      |     1|
|811   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_228                   |     1|
|812   |                \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_145                               |     3|
|813   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_223                      |     1|
|814   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_224                      |     1|
|815   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_225                   |     1|
|816   |                \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_146                               |     3|
|817   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_220                      |     1|
|818   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_221                      |     1|
|819   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_222                   |     1|
|820   |                \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_147                               |     3|
|821   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_217                      |     1|
|822   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_218                      |     1|
|823   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_219                   |     1|
|824   |                \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_148                               |     3|
|825   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_214                      |     1|
|826   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_215                      |     1|
|827   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_216                   |     1|
|828   |                \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_149                               |     3|
|829   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_211                      |     1|
|830   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_212                      |     1|
|831   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_213                   |     1|
|832   |                \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_150                               |     3|
|833   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_208                      |     1|
|834   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_209                      |     1|
|835   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_210                   |     1|
|836   |                \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_151                               |     3|
|837   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_205                      |     1|
|838   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_206                      |     1|
|839   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_207                   |     1|
|840   |                \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_152                               |     3|
|841   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_202                      |     1|
|842   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_203                      |     1|
|843   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_204                   |     1|
|844   |                \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_153                               |     3|
|845   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_199                      |     1|
|846   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_200                      |     1|
|847   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_201                   |     1|
|848   |                \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_154                               |     3|
|849   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_196                      |     1|
|850   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_197                      |     1|
|851   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_198                   |     1|
|852   |                \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_155                               |     3|
|853   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_193                      |     1|
|854   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_194                      |     1|
|855   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_195                   |     1|
|856   |                \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_156                               |     3|
|857   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_190                      |     1|
|858   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_191                      |     1|
|859   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_192                   |     1|
|860   |                \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_157                               |     3|
|861   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_187                      |     1|
|862   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_188                      |     1|
|863   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_189                   |     1|
|864   |                \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_158                               |     3|
|865   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_184                      |     1|
|866   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_185                      |     1|
|867   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_186                   |     1|
|868   |                \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_159                               |     3|
|869   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_181                      |     1|
|870   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_182                      |     1|
|871   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_183                   |     1|
|872   |                \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_160                               |     3|
|873   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_178                      |     1|
|874   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_179                      |     1|
|875   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_180                   |     1|
|876   |                \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_161                               |     3|
|877   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_175                      |     1|
|878   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_176                      |     1|
|879   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_177                   |     1|
|880   |                \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_162                               |     3|
|881   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_172                      |     1|
|882   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_173                      |     1|
|883   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_174                   |     1|
|884   |                \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_163                               |     3|
|885   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_169                      |     1|
|886   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_170                      |     1|
|887   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_171                   |     1|
|888   |                \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_164                               |     3|
|889   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15_166                      |     1|
|890   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17_167                      |     1|
|891   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7_168                   |     1|
|892   |                \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_165                               |     3|
|893   |                  Logic_LUT                                                                            |MB_LUT4__parameterized15                          |     1|
|894   |                  Shift_LUT                                                                            |MB_LUT4__parameterized17                          |     1|
|895   |                  Shift_Logic_Mux                                                                      |microblaze_v11_0_1_MB_MUXF7                       |     1|
|896   |              Zero_Detect_I                                                                            |Zero_Detect                                       |    12|
|897   |                Part_Of_Zero_Carry_Start                                                               |microblaze_v11_0_1_MB_MUXCY_128                   |     1|
|898   |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_129                   |     1|
|899   |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_130                   |     1|
|900   |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_131                   |     1|
|901   |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_132                   |     1|
|902   |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_133                   |     1|
|903   |                \Zero_Detecting[6].I_Part_Of_Zero_Detect                                               |microblaze_v11_0_1_MB_MUXCY_134                   |     1|
|904   |            Decode_I                                                                                   |Decode                                            |   406|
|905   |              PreFetch_Buffer_I                                                                        |PreFetch_Buffer                                   |   166|
|906   |                \Buffer_DFFs[1].FDS_I                                                                  |MB_FDS                                            |     2|
|907   |                \Buffer_DFFs[1].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY                 |     1|
|908   |                \Buffer_DFFs[2].FDS_I                                                                  |MB_FDS_93                                         |     2|
|909   |                \Buffer_DFFs[2].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_94              |     2|
|910   |                \Buffer_DFFs[3].FDS_I                                                                  |MB_FDS_95                                         |     1|
|911   |                \Buffer_DFFs[3].MUXCY_XOR_I                                                            |microblaze_v11_0_1_MB_MUXCY_XORCY_96              |     2|
|912   |                \PreFetch_Buffers[0].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E                      |     6|
|913   |                \PreFetch_Buffers[10].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_97                   |     2|
|914   |                \PreFetch_Buffers[11].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_98                   |     3|
|915   |                \PreFetch_Buffers[12].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_99                   |     3|
|916   |                \PreFetch_Buffers[13].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_100                  |     4|
|917   |                \PreFetch_Buffers[14].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_101                  |     3|
|918   |                \PreFetch_Buffers[15].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_102                  |     1|
|919   |                \PreFetch_Buffers[16].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_103                  |    34|
|920   |                \PreFetch_Buffers[17].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_104                  |     4|
|921   |                \PreFetch_Buffers[18].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_105                  |     2|
|922   |                \PreFetch_Buffers[19].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_106                  |     2|
|923   |                \PreFetch_Buffers[1].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_107                  |     7|
|924   |                \PreFetch_Buffers[20].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_108                  |     2|
|925   |                \PreFetch_Buffers[21].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_109                  |     2|
|926   |                \PreFetch_Buffers[22].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_110                  |     2|
|927   |                \PreFetch_Buffers[23].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_111                  |     3|
|928   |                \PreFetch_Buffers[24].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_112                  |     2|
|929   |                \PreFetch_Buffers[25].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_113                  |     2|
|930   |                \PreFetch_Buffers[26].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_114                  |     3|
|931   |                \PreFetch_Buffers[27].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_115                  |     3|
|932   |                \PreFetch_Buffers[28].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_116                  |     2|
|933   |                \PreFetch_Buffers[29].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_117                  |     2|
|934   |                \PreFetch_Buffers[2].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_118                  |     5|
|935   |                \PreFetch_Buffers[30].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_119                  |     2|
|936   |                \PreFetch_Buffers[31].SRL16E_I                                                         |microblaze_v11_0_1_MB_SRL16E_120                  |     4|
|937   |                \PreFetch_Buffers[3].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_121                  |     4|
|938   |                \PreFetch_Buffers[4].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_122                  |    17|
|939   |                \PreFetch_Buffers[5].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_123                  |    11|
|940   |                \PreFetch_Buffers[6].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_124                  |     2|
|941   |                \PreFetch_Buffers[7].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_125                  |     2|
|942   |                \PreFetch_Buffers[8].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_126                  |     2|
|943   |                \PreFetch_Buffers[9].SRL16E_I                                                          |microblaze_v11_0_1_MB_SRL16E_127                  |     3|
|944   |                of_valid_FDR_I                                                                         |microblaze_v11_0_1_MB_FDR                         |     9|
|945   |              \Using_FPGA.ALU_Carry_FDRE                                                               |microblaze_v11_0_1_MB_FDRE                        |     1|
|946   |              \Using_FPGA.ALU_Carry_MUXCY                                                              |microblaze_v11_0_1_MB_MUXCY_60                    |     1|
|947   |              \Using_FPGA.ALU_OP0_FDRE                                                                 |microblaze_v11_0_1_MB_FDRE_61                     |     1|
|948   |              \Using_FPGA.ALU_OP1_FDRE                                                                 |microblaze_v11_0_1_MB_FDRE_62                     |     1|
|949   |              \Using_FPGA.Correct_Carry_MUXCY                                                          |microblaze_v11_0_1_MB_MUXCY_63                    |     3|
|950   |              \Using_FPGA.Ext_NM_BRK_FDRSE                                                             |microblaze_v11_0_1_MB_FDRSE_64                    |     3|
|951   |              \Using_FPGA.Force1_FDRE                                                                  |microblaze_v11_0_1_MB_FDRE_65                     |     1|
|952   |              \Using_FPGA.Force2_FDRE                                                                  |microblaze_v11_0_1_MB_FDRE_66                     |     1|
|953   |              \Using_FPGA.Force_Val1_FDRE                                                              |microblaze_v11_0_1_MB_FDRE_67                     |     1|
|954   |              \Using_FPGA.Force_Val2_FDRSE                                                             |microblaze_v11_0_1_MB_FDRSE_68                    |     1|
|955   |              \Using_FPGA.I_correct_Carry_Select                                                       |MB_LUT4__parameterized9                           |     1|
|956   |              \Using_FPGA.Intr_Carry_MUXCY                                                             |microblaze_v11_0_1_MB_MUXCY_69                    |     1|
|957   |              \Using_FPGA.MULT_AND_I                                                                   |microblaze_v11_0_1_MB_MULT_AND                    |     1|
|958   |              \Using_FPGA.MUXCY_JUMP_CARRY                                                             |microblaze_v11_0_1_MB_MUXCY_70                    |     1|
|959   |              \Using_FPGA.MUXCY_JUMP_CARRY2                                                            |microblaze_v11_0_1_MB_MUXCY_71                    |     1|
|960   |              \Using_FPGA.MUXCY_JUMP_CARRY3                                                            |microblaze_v11_0_1_MB_MUXCY_72                    |     8|
|961   |              \Using_FPGA.New_Carry_MUXCY                                                              |microblaze_v11_0_1_MB_MUXCY_73                    |     2|
|962   |              \Using_FPGA.OpSel1_SPR_Select_LUT_1                                                      |MB_LUT4__parameterized1                           |     1|
|963   |              \Using_FPGA.OpSel1_SPR_Select_LUT_2                                                      |MB_LUT4__parameterized3                           |     1|
|964   |              \Using_FPGA.OpSel1_SPR_Select_LUT_3                                                      |microblaze_v11_0_1_MB_LUT3                        |     1|
|965   |              \Using_FPGA.OpSel1_SPR_Select_LUT_4                                                      |microblaze_v11_0_1_MB_LUT3__parameterized0        |     1|
|966   |              \Using_FPGA.Reg_Test_Equal_FDSE                                                          |microblaze_v11_0_1_MB_FDSE                        |     1|
|967   |              \Using_FPGA.Reg_Test_Equal_N_FDRE                                                        |microblaze_v11_0_1_MB_FDRE_74                     |     1|
|968   |              \Using_FPGA.Res_Forward1_LUT1                                                            |MB_LUT4__parameterized5                           |     1|
|969   |              \Using_FPGA.Res_Forward1_LUT2                                                            |MB_LUT4__parameterized5_75                        |     1|
|970   |              \Using_FPGA.Res_Forward1_LUT3                                                            |microblaze_v11_0_1_MB_LUT3__parameterized1        |     1|
|971   |              \Using_FPGA.Res_Forward1_LUT4                                                            |MB_LUT4__parameterized7                           |     1|
|972   |              \Using_FPGA.Res_Forward2_LUT1                                                            |MB_LUT4__parameterized5_76                        |     1|
|973   |              \Using_FPGA.Res_Forward2_LUT2                                                            |MB_LUT4__parameterized5_77                        |     1|
|974   |              \Using_FPGA.Res_Forward2_LUT3                                                            |microblaze_v11_0_1_MB_LUT3__parameterized1_78     |     1|
|975   |              \Using_FPGA.Res_Forward2_LUT4                                                            |MB_LUT4__parameterized7_79                        |     1|
|976   |              \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                          |microblaze_v11_0_1_MB_FDRE_80                     |     1|
|977   |              \Using_FPGA.Use_Reg_Neg_S_FDRE                                                           |microblaze_v11_0_1_MB_FDRE_81                     |     1|
|978   |              \Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                                      |microblaze_v11_0_1_MB_MUXCY_82                    |     1|
|979   |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                                       |microblaze_v11_0_1_MB_MUXCY_83                    |     2|
|980   |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                                       |microblaze_v11_0_1_MB_MUXCY_84                    |     2|
|981   |              \Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                                       |microblaze_v11_0_1_MB_MUXCY_85                    |    14|
|982   |              \Using_FPGA.clean_iReady_MuxCY                                                           |microblaze_v11_0_1_MB_MUXCY_86                    |     1|
|983   |              \Using_FPGA.force_di1_LUT3                                                               |microblaze_v11_0_1_MB_LUT3__parameterized2        |     1|
|984   |              \Using_FPGA.force_di2_LUT4                                                               |MB_LUT4__parameterized11                          |     1|
|985   |              \Using_FPGA.force_jump1_LUT3                                                             |microblaze_v11_0_1_MB_LUT3__parameterized2_87     |     1|
|986   |              \Using_FPGA.force_jump2_LUT4                                                             |MB_LUT4__parameterized3_88                        |     1|
|987   |              \Using_FPGA.iFetch_MuxCY_1                                                               |microblaze_v11_0_1_MB_MUXCY_89                    |     1|
|988   |              \Using_FPGA.iFetch_MuxCY_2                                                               |microblaze_v11_0_1_MB_MUXCY_90                    |     5|
|989   |              \Using_FPGA.iFetch_MuxCY_3                                                               |microblaze_v11_0_1_MB_MUXCY_91                    |     2|
|990   |              \Using_FPGA.of_PipeRun_MuxCY_1                                                           |microblaze_v11_0_1_MB_MUXCY_92                    |    13|
|991   |              \Using_FPGA.of_PipeRun_Select_LUT5                                                       |MB_LUT5                                           |     1|
|992   |              \Using_FPGA.of_PipeRun_without_dready_LUT5                                               |MB_LUT5__parameterized1                           |     2|
|993   |              write_Reg_I_LUT                                                                          |MB_LUT4                                           |     2|
|994   |            \Implement_Debug_Logic.Master_Core.Debug_Area                                              |Debug                                             |   434|
|995   |              \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                                 |microblaze_v11_0_1_MB_FDRSE                       |     7|
|996   |              \Area_Debug_Control.Stop_CPU_FDRSE                                                       |microblaze_v11_0_1_MB_FDRSE_18                    |     4|
|997   |              \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                               |microblaze_v11_0_1_MB_FDRSE_19                    |    40|
|998   |              \Serial_Dbg_Intf.SRL16E_1                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized0      |     1|
|999   |              \Serial_Dbg_Intf.SRL16E_2                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized1      |     1|
|1000  |              \Serial_Dbg_Intf.SRL16E_3                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized4      |     1|
|1001  |              \Serial_Dbg_Intf.SRL16E_4                                                                |microblaze_v11_0_1_MB_SRL16E__parameterized5      |     6|
|1002  |              \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_20   |     1|
|1003  |              \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_21   |     1|
|1004  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized2      |     1|
|1005  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized3      |     3|
|1006  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_22   |     1|
|1007  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_23   |     1|
|1008  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized2_24   |     1|
|1009  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized3_25   |     2|
|1010  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_26   |     1|
|1011  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                   |microblaze_v11_0_1_MB_SRL16E__parameterized1_27   |     1|
|1012  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |microblaze_v11_0_1_mb_sync_bit__parameterized0    |     1|
|1013  |              \Serial_Dbg_Intf.sync_dbg_hit                                                            |microblaze_v11_0_1_mb_sync_vec                    |     1|
|1014  |                \sync_bits[0].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit__parameterized0_59 |     1|
|1015  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                         |microblaze_v11_0_1_mb_sync_bit__parameterized1    |     2|
|1016  |              \Serial_Dbg_Intf.sync_pause                                                              |microblaze_v11_0_1_mb_sync_bit__parameterized0_28 |     2|
|1017  |              \Serial_Dbg_Intf.sync_running_clock                                                      |microblaze_v11_0_1_mb_sync_bit__parameterized0_29 |     1|
|1018  |              \Serial_Dbg_Intf.sync_sample                                                             |microblaze_v11_0_1_mb_sync_vec__parameterized0    |    30|
|1019  |                \sync_bits[0].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_49                 |     3|
|1020  |                \sync_bits[1].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_50                 |     3|
|1021  |                \sync_bits[2].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_51                 |     5|
|1022  |                \sync_bits[3].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_52                 |     3|
|1023  |                \sync_bits[4].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_53                 |     3|
|1024  |                \sync_bits[5].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_54                 |     3|
|1025  |                \sync_bits[6].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_55                 |     3|
|1026  |                \sync_bits[7].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_56                 |     3|
|1027  |                \sync_bits[8].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_57                 |     2|
|1028  |                \sync_bits[9].sync_bit                                                                 |microblaze_v11_0_1_mb_sync_bit_58                 |     2|
|1029  |              \Serial_Dbg_Intf.sync_sleep                                                              |microblaze_v11_0_1_mb_sync_bit__parameterized0_30 |     1|
|1030  |              \Serial_Dbg_Intf.sync_stop_CPU                                                           |microblaze_v11_0_1_mb_sync_bit__parameterized0_31 |     1|
|1031  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |address_hit                                       |    21|
|1032  |                \Compare[0].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY                       |     1|
|1033  |                \Compare[0].SRLC16E_I                                                                  |MB_SRLC16E                                        |     4|
|1034  |                \Compare[1].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_34                    |     1|
|1035  |                \Compare[1].SRLC16E_I                                                                  |MB_SRLC16E_35                                     |     1|
|1036  |                \Compare[2].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_36                    |     1|
|1037  |                \Compare[2].SRLC16E_I                                                                  |MB_SRLC16E_37                                     |     1|
|1038  |                \Compare[3].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_38                    |     1|
|1039  |                \Compare[3].SRLC16E_I                                                                  |MB_SRLC16E_39                                     |     1|
|1040  |                \Compare[4].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_40                    |     1|
|1041  |                \Compare[4].SRLC16E_I                                                                  |MB_SRLC16E_41                                     |     1|
|1042  |                \Compare[5].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_42                    |     1|
|1043  |                \Compare[5].SRLC16E_I                                                                  |MB_SRLC16E_43                                     |     1|
|1044  |                \Compare[6].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_44                    |     1|
|1045  |                \Compare[6].SRLC16E_I                                                                  |MB_SRLC16E_45                                     |     1|
|1046  |                \Compare[7].MUXCY_I                                                                    |microblaze_v11_0_1_MB_MUXCY_46                    |     1|
|1047  |                \Compare[7].SRLC16E_I                                                                  |MB_SRLC16E_47                                     |     1|
|1048  |                \The_First_BreakPoints.MUXCY_Post                                                      |microblaze_v11_0_1_MB_MUXCY_48                    |     2|
|1049  |              sync_trig_ack_in_0                                                                       |microblaze_v11_0_1_mb_sync_bit__parameterized1_32 |     2|
|1050  |              sync_trig_out_0                                                                          |microblaze_v11_0_1_mb_sync_bit__parameterized1_33 |     2|
|1051  |            \Using_Ext_Databus.DAXI_Interface_I1                                                       |DAXI_interface                                    |   140|
|1052  |            instr_mux_I1                                                                               |instr_mux                                         |    16|
|1053  |              \Mux_LD.LD_inst                                                                          |mux_bus                                           |    16|
|1054  |                \Mux_Loop[0].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16                        |     1|
|1055  |                \Mux_Loop[10].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_3                      |     1|
|1056  |                \Mux_Loop[11].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_4                      |     1|
|1057  |                \Mux_Loop[12].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_5                      |     1|
|1058  |                \Mux_Loop[13].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_6                      |     1|
|1059  |                \Mux_Loop[14].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_7                      |     1|
|1060  |                \Mux_Loop[15].I_MUX_LUT6                                                               |MB_LUT6_2__parameterized16_8                      |     1|
|1061  |                \Mux_Loop[1].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_9                      |     1|
|1062  |                \Mux_Loop[2].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_10                     |     1|
|1063  |                \Mux_Loop[3].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_11                     |     1|
|1064  |                \Mux_Loop[4].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_12                     |     1|
|1065  |                \Mux_Loop[5].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_13                     |     1|
|1066  |                \Mux_Loop[6].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_14                     |     1|
|1067  |                \Mux_Loop[7].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_15                     |     1|
|1068  |                \Mux_Loop[8].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_16                     |     1|
|1069  |                \Mux_Loop[9].I_MUX_LUT6                                                                |MB_LUT6_2__parameterized16_17                     |     1|
|1070  |          Reset_DFF                                                                                    |microblaze_v11_0_1_mb_sync_bit                    |     2|
|1071  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                             |microblaze_v11_0_1_mb_sync_bit_1                  |     2|
|1072  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                             |microblaze_v11_0_1_mb_sync_bit_2                  |     2|
|1073  |    rst_0                                                                                              |bd_04f1_rst_0_0                                   |    65|
|1074  |      U0                                                                                               |proc_sys_reset                                    |    65|
|1075  |        EXT_LPF                                                                                        |lpf                                               |    22|
|1076  |          \ACTIVE_HIGH_AUX.ACT_HI_AUX                                                                  |cdc_sync                                          |     5|
|1077  |          \ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                  |cdc_sync_0                                        |     6|
|1078  |        SEQ                                                                                            |sequence_psr                                      |    38|
|1079  |          SEQ_COUNTER                                                                                  |upcnt_n                                           |    13|
|1080  |    xlconcat_0                                                                                         |bd_04f1_xlconcat_0_0                              |     0|
+------+-------------------------------------------------------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:19 . Memory (MB): peak = 2167.746 ; gain = 874.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16066 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:02:06 . Memory (MB): peak = 2167.746 ; gain = 775.949
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:02:19 . Memory (MB): peak = 2167.746 ; gain = 874.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 441 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'top_level_microblaze_mcs_0_0'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2236.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 275 instances were transformed.
  (CARRY4) => CARRY8: 15 instances
  BUFG => BUFGCE: 1 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 47 instances
  FDR => FDRE: 9 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
523 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:31 . Memory (MB): peak = 2236.715 ; gain = 1837.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2236.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/top_level_microblaze_mcs_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_level_microblaze_mcs_0_0, cache-ID = c8da2f88d4cd2e97
INFO: [Coretcl 2-1174] Renamed 1079 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2236.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/james/fpga_projects/rfsoc_test/rfsoc_test.runs/top_level_microblaze_mcs_0_0_synth_1/top_level_microblaze_mcs_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_microblaze_mcs_0_0_utilization_synth.rpt -pb top_level_microblaze_mcs_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 11:54:43 2019...
