# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 579.5 0.000128 1024 0.27 420 137216 20.5223 8.4432 88.6043 261.417 379.178 379.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 579.5 0.000128 1024 0.27 420 135936 20.5695 8.4296 99.7292 259.996 388.918 389.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 579.5 0.000128 1024 0.27 420 135680 20.6997 8.45398 104.268 261.439 395.055 395.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 579.5 0.000128 1024 0.27 420 135168 20.5427 8.40752 96.5041 259.847 385.495 385.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 579.5 0.000128 1024 0.27 420 137600 20.6795 8.49891 99.3552 262.081 390.809 390.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 579.5 0.000128 1024 0.27 420 136192 20.4961 8.41728 101.561 260.112 390.776 390.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 579.5 0.000128 1024 0.27 420 134400 20.4333 8.36198 101.08 257.998 388.074 388.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 579.5 0.000128 1024 0.27 420 135168 20.3638 8.3633 98.0049 258.734 385.658 385.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 579.5 0.000128 1024 0.27 420 129024 20.6867 8.2552 95.0107 255.857 380.008 380.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 579.5 0.000128 1024 0.27 420 134400 20.4441 8.36976 105.853 258.142 393.002 393.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 579.5 0.000128 1024 0.27 420 131072 20.0712 8.14541 120.758 253.638 402.806 402.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 579.5 0.000128 1024 0.27 420 137216 20.5608 8.43914 140.623 261.134 430.945 431.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 579.5 0.000128 1024 0.27 420 136960 20.6699 8.46042 139.618 261.146 430.091 430.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 579.5 0.000128 1024 0.27 420 136704 20.7232 8.46848 137.327 262.065 428.78 428.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 579.5 0.000128 1024 0.27 420 136192 20.5611 8.41779 88.4941 260.029 377.691 377.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 579.5 0.000128 1024 0.27 420 137216 20.5377 8.43872 90.7601 261.169 381.099 381.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 579.5 0.000128 1024 0.27 420 135936 20.5699 8.42138 102.731 259.809 391.725 391.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 579.5 0.000128 1024 0.27 420 135680 20.6512 8.45549 100.239 261.416 390.959 391.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 579.5 0.000128 1024 0.27 420 135168 20.5439 8.40294 106.737 259.858 395.741 395.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 579.5 0.000128 1024 0.27 420 137600 20.7116 8.49235 107.417 262.332 399.142 399.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 579.5 0.000128 1024 0.27 420 136192 20.4773 8.41846 107.392 259.828 396.307 396.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 579.5 0.000128 1024 0.27 420 134400 20.4528 8.35482 104.537 258.055 391.593 391.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 579.5 0.000128 1024 0.27 420 135168 20.3691 8.35629 101.292 258.759 388.97 389.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 579.5 0.000128 1024 0.27 420 129024 20.6781 8.25171 112.182 255.858 397.153 397.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 579.5 0.000128 1024 0.27 420 134400 20.4514 8.37021 116.699 258.114 403.826 403.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 579.5 0.000128 1024 0.27 420 131072 20.0732 8.14378 103.89 253.188 385.488 385.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 579.5 0.000128 1024 0.27 420 135168 20.7686 8.44499 132.631 261.131 423.169 423.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 579.5 0.000128 1024 0.27 420 135680 20.7342 8.46029 143.738 261.135 434.257 434.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 579.5 0.000128 1024 0.27 420 135168 20.9266 8.46877 128.817 262.085 420.495 420.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 579.5 0.000128 1024 0.27 420 134400 20.6951 8.42253 86.6538 260.005 375.966 376.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 579.5 0.000128 1024 0.27 420 135168 20.7121 8.44256 87.8187 261.121 378.29 378.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 579.5 0.000128 1024 0.27 420 133632 20.7783 8.51258 107.185 260.005 396.675 396.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 579.5 0.000128 1024 0.27 420 133632 20.7393 8.42378 74.9879 260.121 364.464 364.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 579.5 0.000128 1024 0.27 420 135680 20.6575 8.45347 103.435 261.233 393.97 394.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 579.5 0.000128 1024 0.27 420 133120 20.9517 8.448 72.0805 261.285 362.958 363.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 579.5 0.000128 1024 0.27 420 132096 21.5585 8.40499 94.4919 259.843 384.494 384.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 579.5 0.000128 1024 0.27 420 129024 20.6759 8.26672 67.8712 255.852 352.856 353.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 579.5 0.000128 1024 0.27 420 134400 21.0252 8.49853 101.265 262.072 393.053 393.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 579.5 0.000128 1024 0.27 420 128000 21.1829 8.36179 68.1823 257.963 355.879 356.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 579.5 0.000128 1024 0.27 420 132608 20.8615 8.41421 126.86 259.889 416.225 416.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 579.5 0.000128 1024 0.27 420 129024 21.2542 8.40781 82.1294 260.246 372.231 372.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 579.5 0.000128 1024 0.27 420 130560 20.8505 8.35782 120.124 257.834 407.359 407.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 579.5 0.000128 1024 0.27 420 130560 20.8459 8.36182 81.9333 258.217 369.549 369.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 579.5 0.000128 1024 0.27 420 131072 20.8132 8.36637 117.966 258.729 406.073 406.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 579.5 0.000128 1024 0.27 420 122880 21.0074 9.40826 74.5597 253.223 358.388 358.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 579.5 0.000128 1024 0.27 420 129024 20.6837 8.25485 102.063 255.849 387.04 387.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 579.5 0.000128 1024 0.27 420 122880 20.3183 7.95763 68.1058 248.112 344.695 344.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 579.5 0.000128 1024 0.27 420 128000 21.1727 8.35955 103.476 258.111 391.309 391.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 579.5 0.000128 1024 0.27 420 128000 21.156 8.36538 75.1484 258.409 363.273 363.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 579.5 0.000128 1024 0.27 432 136192 20.6759 8.43773 134.133 261.131 424.586 424.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 579.5 0.000128 1024 0.27 432 136960 20.6716 8.46218 133.035 261.369 423.738 423.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 579.5 0.000128 1024 0.27 432 136704 20.668 8.46877 87.0243 262.062 378.414 378.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 579.5 0.000128 1024 0.27 432 135168 20.6205 8.39885 120.28 260.03 409.523 409.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 579.5 0.000128 1024 0.27 432 134400 20.6677 8.42138 98.6714 260.031 387.988 388.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 579.5 0.000128 1024 0.27 432 132608 20.8787 8.41728 138.872 259.9 428.257 428.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 579.5 0.000128 1024 0.27 432 135168 20.7196 8.44118 97.3837 261.17 387.907 388.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 579.5 0.000128 1024 0.27 432 131072 20.8364 8.35789 64.0843 258.551 352.025 352.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 579.5 0.000128 1024 0.27 432 135936 20.5541 8.42509 106.418 259.82 395.413 395.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 579.5 0.000128 1024 0.27 432 133632 20.7399 8.42342 74.4272 259.955 363.74 363.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 579.5 0.000128 1024 0.27 432 135680 20.6529 8.45984 101.196 261.414 391.919 392.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 579.5 0.000128 1024 0.27 432 133120 20.9382 8.45261 72.036 261.517 363.135 363.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 579.5 0.000128 1024 0.27 432 135168 20.5458 8.40282 128.128 260.091 417.361 417.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 579.5 0.000128 1024 0.27 432 129024 20.676 8.25139 81.1878 255.849 366.152 366.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 579.5 0.000128 1024 0.27 432 137600 20.6879 8.50221 128.801 262.298 420.491 420.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 579.5 0.000128 1024 0.27 432 134400 20.443 8.36874 85.4238 258.164 372.597 372.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 579.5 0.000128 1024 0.27 432 132608 20.8582 8.41264 119.921 260.267 409.651 409.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 579.5 0.000128 1024 0.27 432 129024 21.2519 8.41114 78.4762 259.963 368.297 368.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 579.5 0.000128 1024 0.27 432 134400 20.4159 8.36195 119.406 257.821 406.194 406.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 579.5 0.000128 1024 0.27 432 130560 20.8487 8.35776 75.6504 258.227 363.272 363.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 579.5 0.000128 1024 0.27 432 131072 20.8297 8.36016 111.495 258.706 399.584 399.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 579.5 0.000128 1024 0.27 432 122880 21.0354 8.14938 71.1252 253.194 353.698 353.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 579.5 0.000128 1024 0.27 425 135168 20.7235 8.43766 148.722 261.382 439.456 439.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 579.5 0.000128 1024 0.27 425 134400 20.9501 8.46253 124.989 261.194 415.788 415.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 579.5 0.000128 1024 0.27 425 133120 21.0497 8.4521 119.537 261.231 410.462 410.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 579.5 0.000128 1024 0.27 425 135168 20.8365 8.47414 89.1028 261.826 380.43 380.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 579.5 0.000128 1024 0.27 425 132096 20.9636 8.40704 117.398 260.035 406.989 407.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 579.5 0.000128 1024 0.27 425 134400 20.675 8.42461 94.8852 260.032 384.209 384.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 579.5 0.000128 1024 0.27 425 132608 20.8924 8.41907 133.52 259.864 422.886 423.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 579.5 0.000128 1024 0.27 425 135168 20.7293 8.4439 99.2117 261.216 389.798 389.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 579.5 0.000128 1024 0.27 425 131072 20.8486 8.36006 65.7573 258.46 353.612 353.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 579.5 0.000128 1024 0.27 425 133632 20.7685 8.42752 104.444 260.028 393.859 394.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 579.5 0.000128 1024 0.27 425 133632 20.7615 8.4201 75.4093 259.905 364.682 364.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 579.5 0.000128 1024 0.27 425 133120 20.9556 8.45629 101.087 261.198 391.891 392.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 579.5 0.000128 1024 0.27 425 133120 20.95 8.6113 71.3618 261.513 362.628 362.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 579.5 0.000128 1024 0.27 425 132096 20.8609 8.41939 121.658 260.028 411.16 411.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 579.5 0.000128 1024 0.27 425 129024 20.6819 8.25549 80.3068 255.85 365.282 365.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 579.5 0.000128 1024 0.27 425 134400 21.0225 8.49485 123.288 262.295 415.296 415.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 579.5 0.000128 1024 0.27 425 128000 21.1826 8.36813 79.5808 257.917 367.243 367.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 579.5 0.000128 1024 0.27 425 132608 20.8579 8.41549 119.148 260.107 408.723 408.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 579.5 0.000128 1024 0.27 425 129024 21.2547 8.40909 75.8935 260.262 366.012 366.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 579.5 0.000128 1024 0.27 425 130560 20.8502 8.41946 112.543 257.825 399.827 399.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 579.5 0.000128 1024 0.27 425 130560 20.8535 8.3583 77.1371 257.975 364.513 364.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 579.5 0.000128 1024 0.27 425 131072 20.8206 8.76995 108.553 258.516 396.852 396.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 579.5 0.000128 1024 0.27 425 122880 21.0181 8.14851 72.1767 253.19 354.72 354.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 579.5 0.000128 1024 0.27 416 136192 20.6959 8.43958 118.508 261.377 409.226 409.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 579.5 0.000128 1024 0.27 416 135168 20.8209 8.43757 131.959 261.206 422.618 422.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 579.5 0.000128 1024 0.27 416 135680 20.7884 8.45942 123.351 261.122 413.925 414.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 579.5 0.000128 1024 0.27 416 135680 20.7209 8.45824 111.433 261.443 402.243 402.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 579.5 0.000128 1024 0.27 416 136704 20.6688 8.46848 89.9504 262.091 381.37 381.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 579.5 0.000128 1024 0.27 416 135168 20.6086 8.40339 119.268 259.843 408.317 408.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 579.5 0.000128 1024 0.27 416 134400 20.6837 8.42102 86.3568 259.8 375.456 375.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 579.5 0.000128 1024 0.27 416 132608 20.8897 8.41523 56.6474 259.841 345.991 346.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 579.5 0.000128 1024 0.27 416 134400 20.7631 8.42912 112.689 260.127 402.205 402.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 579.5 0.000128 1024 0.27 416 135168 20.7113 8.44266 88.5076 261.174 379.023 379.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 579.5 0.000128 1024 0.27 416 131072 20.8316 8.35792 59.5667 258.732 347.677 347.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 579.5 0.000128 1024 0.27 416 129024 20.6926 8.25683 49.1762 255.855 334.169 334.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 579.5 0.000128 1024 0.27 416 133632 20.7684 8.42342 123.058 260.056 412.5 412.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 579.5 0.000128 1024 0.27 416 133632 20.7401 8.41846 81.2902 260.152 370.794 370.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 579.5 0.000128 1024 0.27 416 131328 21.0931 8.43037 65.7311 260.189 355.636 355.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 579.5 0.000128 1024 0.27 416 135680 20.6491 8.45414 118.096 263.698 411.09 411.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 579.5 0.000128 1024 0.27 416 133120 20.9492 8.44608 78.9716 261.494 370.049 370.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 579.5 0.000128 1024 0.27 416 130560 20.8454 8.35709 64.0892 257.978 351.461 351.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 579.5 0.000128 1024 0.27 416 135168 20.5363 8.40419 110.675 260.034 399.837 399.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 579.5 0.000128 1024 0.27 416 129024 20.6988 8.2552 70.4992 256.099 355.745 355.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 579.5 0.000128 1024 0.27 416 129024 21.2595 8.41114 60.6022 260.293 350.755 350.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 579.5 0.000128 1024 0.27 416 134400 21.015 8.4936 109.608 262.09 401.395 401.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 579.5 0.000128 1024 0.27 416 128000 21.1837 8.36938 72.9874 257.967 360.696 360.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 579.5 0.000128 1024 0.27 416 124800 21.5956 8.3753 60.703 258.309 349.175 349.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 579.5 0.000128 1024 0.27 416 132608 20.8677 8.41581 103.876 260.056 393.403 393.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 579.5 0.000128 1024 0.27 416 129024 21.2533 8.40973 73.0331 260.202 363.092 363.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 579.5 0.000128 1024 0.27 416 129024 21.3094 8.43142 60.595 260.163 350.69 350.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 579.5 0.000128 1024 0.27 416 130560 20.8505 8.36403 102.316 257.83 389.554 389.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 579.5 0.000128 1024 0.27 416 130560 20.8503 8.3537 72.1086 258.088 359.583 359.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 579.5 0.000128 1024 0.27 416 115200 21.2143 7.96877 53.8049 247.843 331.018 331.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 579.5 0.000128 1024 0.27 416 131072 20.8227 8.36198 101.753 258.731 389.861 390.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 579.5 0.000128 1024 0.27 416 122880 21.0277 8.23955 66.3336 253.193 348.986 349.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 579.5 0.000128 1024 0.27 416 122880 20.3264 7.95296 61.7884 248.105 338.368 338.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 579.5 0.000128 1024 0.27 440 134144 20.9132 8.44083 124.608 261.135 415.291 415.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 579.5 0.000128 1024 0.27 440 133120 21.0337 8.44288 122.003 261.177 412.85 412.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 579.5 0.000128 1024 0.27 440 134400 20.9102 8.45878 143.362 261.081 434.005 434.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 579.5 0.000128 1024 0.27 440 133120 21.008 8.44979 127.832 261.194 418.671 418.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 579.5 0.000128 1024 0.27 440 130560 20.9279 8.35994 121.456 257.859 408.803 408.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 579.5 0.000128 1024 0.27 440 133632 21.0304 8.46867 87.3763 262.08 379.139 379.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 579.5 0.000128 1024 0.27 440 132096 20.9598 8.40256 112.425 260.094 402.079 402.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 579.5 0.000128 1024 0.27 440 129024 21.3758 8.44208 108.961 259.844 398.82 398.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 579.5 0.000128 1024 0.27 440 132608 20.899 8.41862 126.051 259.827 415.382 415.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 579.5 0.000128 1024 0.27 440 132608 20.8659 8.41059 78.5796 260.083 368.134 368.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 579.5 0.000128 1024 0.27 440 129024 21.3201 8.42957 160.338 259.939 450.223 450.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 579.5 0.000128 1024 0.27 440 133120 20.94 8.44032 117.58 261.174 408.327 408.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 579.5 0.000128 1024 0.27 440 131072 20.8275 8.35856 74.7521 258.728 362.859 363.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 579.5 0.000128 1024 0.27 440 129024 20.6941 8.25549 60.382 256.065 345.588 345.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 579.5 0.000128 1024 0.27 440 131328 21.4687 8.42957 118.08 260.409 408.806 408.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 579.5 0.000128 1024 0.27 440 129024 21.2659 8.42259 75.9102 260.083 365.873 366.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 579.5 0.000128 1024 0.27 440 131328 21.1056 8.43139 68.1246 260.226 358.077 358.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 579.5 0.000128 1024 0.27 440 129024 21.2594 8.41523 60.5023 260.091 350.454 350.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 579.5 0.000128 1024 0.27 440 133120 20.9564 8.45158 111.175 261.441 402.215 402.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 579.5 0.000128 1024 0.27 440 133120 20.9488 8.45005 77.4022 261.238 368.23 368.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 579.5 0.000128 1024 0.27 440 130560 20.8459 8.35699 63.8684 258.219 351.476 351.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 579.5 0.000128 1024 0.27 440 133120 21.0108 8.45187 65.2202 261.462 356.341 356.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 579.5 0.000128 1024 0.27 440 132096 20.8829 8.40304 106.294 260.041 395.81 395.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 579.5 0.000128 1024 0.27 440 129024 20.7044 8.25344 73.6657 255.893 358.713 358.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 579.5 0.000128 1024 0.27 440 129024 21.265 8.40909 61.6001 260.317 351.785 351.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 579.5 0.000128 1024 0.27 440 122880 20.3212 7.94816 55.0463 248.096 331.598 331.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 579.5 0.000128 1024 0.27 440 134400 21.0121 8.492 110.101 262.124 401.926 402.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 579.5 0.000128 1024 0.27 440 128000 21.188 8.36813 72.49 258.135 360.376 360.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 579.5 0.000128 1024 0.27 440 124800 21.6032 8.38656 63.9279 258.276 352.383 352.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 579.5 0.000128 1024 0.27 440 128000 21.183 8.36058 59.9955 258.44 348.163 348.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 579.5 0.000128 1024 0.27 432 133120 20.9495 8.44176 132.407 261.177 423.168 423.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 579.5 0.000128 1024 0.27 432 133120 21.0064 8.43776 129.476 261.168 420.282 420.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 579.5 0.000128 1024 0.27 432 132096 20.9102 8.40499 148.481 260.061 438.047 438.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 579.5 0.000128 1024 0.27 432 133120 21.0574 8.46486 126.305 261.145 417.174 417.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 579.5 0.000128 1024 0.27 432 133120 21.0548 8.45475 114.213 261.236 405.151 405.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 579.5 0.000128 1024 0.27 432 130560 20.9455 8.37965 107.504 257.816 394.838 394.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 579.5 0.000128 1024 0.27 432 133632 20.9954 8.51994 122.799 261.883 414.392 414.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 579.5 0.000128 1024 0.27 432 132096 20.8778 8.40272 75.8242 260.057 365.355 365.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 579.5 0.000128 1024 0.27 432 129024 21.2673 8.42746 149.416 259.916 439.218 439.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 579.5 0.000128 1024 0.27 432 129024 20.6922 8.25258 136.835 256.096 422.061 422.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 579.5 0.000128 1024 0.27 432 130816 21.118 8.42109 112.685 260.014 402.43 402.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 579.5 0.000128 1024 0.27 432 129024 21.2818 8.41523 70.522 259.856 360.27 360.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 579.5 0.000128 1024 0.27 432 129024 21.3419 8.43162 58.6231 260.182 348.771 348.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 579.5 0.000128 1024 0.27 432 129024 21.2773 8.40704 128.165 260.02 418.057 418.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 579.5 0.000128 1024 0.27 432 133120 20.9497 8.43981 108.803 261.172 399.557 399.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 579.5 0.000128 1024 0.27 432 131072 20.8371 8.36403 70.2351 258.739 358.367 358.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 579.5 0.000128 1024 0.27 432 129024 20.6897 8.25549 59.1214 255.848 344.114 344.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 579.5 0.000128 1024 0.27 432 122880 21.0423 8.14694 50.4443 253.383 333.206 333.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 579.5 0.000128 1024 0.27 432 131328 21.0452 8.42579 106.259 260.028 395.953 396.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 579.5 0.000128 1024 0.27 432 129024 21.2773 8.42138 74.691 260.132 364.715 364.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 579.5 0.000128 1024 0.27 432 131328 21.0905 8.4264 63.3747 260.037 353.122 353.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 579.5 0.000128 1024 0.27 432 129024 21.2713 8.40746 61.9355 260.343 352.15 352.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 579.5 0.000128 1024 0.27 432 133120 20.9519 8.448 104.216 261.376 395.185 395.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 579.5 0.000128 1024 0.27 432 133120 20.9485 8.44883 76.1479 261.518 367.259 367.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 579.5 0.000128 1024 0.27 432 130560 20.8593 8.35584 62.2499 258.145 349.816 349.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 579.5 0.000128 1024 0.27 432 133120 21.024 8.45446 60.921 261.514 352.112 352.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 579.5 0.000128 1024 0.27 450 132096 21.1102 8.43642 138.955 261.124 429.821 429.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 579.5 0.000128 1024 0.27 450 131072 21.2518 8.43776 133.161 261.175 424.217 424.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 579.5 0.000128 1024 0.27 450 129024 21.2706 8.40499 150.911 259.845 440.624 440.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 579.5 0.000128 1024 0.27 450 131840 21.2049 8.46522 128.312 261.183 419.356 419.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 579.5 0.000128 1024 0.27 450 130560 21.3528 8.45565 114.439 261.388 405.824 405.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 579.5 0.000128 1024 0.27 450 126720 21.4171 8.3601 108.369 258.06 396.398 396.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 579.5 0.000128 1024 0.27 450 128000 21.6038 8.44954 113.346 261.342 404.934 405.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 579.5 0.000128 1024 0.27 450 132096 21.1672 8.47053 121.993 262.059 413.878 414.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 579.5 0.000128 1024 0.27 450 129024 21.24 8.40704 73.5888 259.891 363.323 363.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 579.5 0.000128 1024 0.27 450 129024 21.2586 8.42131 149.309 260.087 439.271 439.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 579.5 0.000128 1024 0.27 450 122880 21.4322 8.26061 132.926 256.008 418.819 418.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 579.5 0.000128 1024 0.27 450 130816 21.1043 8.42138 112.234 259.791 401.741 401.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 579.5 0.000128 1024 0.27 450 129024 21.2681 8.42035 71.76 259.843 361.479 361.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 579.5 0.000128 1024 0.27 450 129024 21.3324 8.42957 58.8147 260.139 348.907 349.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 579.5 0.000128 1024 0.27 450 129024 21.298 8.6289 129.459 260.214 419.797 419.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 579.5 0.000128 1024 0.27 450 131072 21.1897 8.44115 109.003 261.372 400.193 400.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 579.5 0.000128 1024 0.27 450 126976 21.3249 8.35984 70.3491 258.676 358.898 359.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 579.5 0.000128 1024 0.27 450 122880 21.4197 8.25549 58.9207 256.094 344.882 345.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 579.5 0.000128 1024 0.27 450 122880 21.0431 8.14285 52.206 253.434 335.017 335.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 579.5 0.000128 1024 0.27 450 131328 21.0481 8.43382 112.026 259.813 401.509 401.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 579.5 0.000128 1024 0.27 450 129024 21.2666 8.42138 79.9492 260.147 369.974 370.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 579.5 0.000128 1024 0.27 450 131328 21.09 8.43152 66.6705 260.219 356.602 356.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 579.5 0.000128 1024 0.27 450 129024 21.2626 8.41245 62.3776 260.349 352.592 352.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 579.5 0.000128 1024 0.27 450 115200 21.222 7.96451 52.7943 248.071 330.242 330.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 579.5 0.000128 1024 0.27 450 130560 21.2469 8.44797 107.648 261.197 398.729 398.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 579.5 0.000128 1024 0.27 450 128000 21.5195 8.448 73.0452 261.522 364.724 364.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 579.5 0.000128 1024 0.27 450 122880 21.7243 8.35715 61.5121 258.194 349.974 350.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 579.5 0.000128 1024 0.27 450 122880 22.2285 8.62022 56.9278 261.566 349.536 349.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 579.5 0.000128 1024 0.27 450 128000 21.1705 8.36019 57.7943 258.429 345.945 346.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 579.5 0.000128 1024 0.27 420 130048 21.3548 8.43952 120.603 261.374 411.971 412.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 579.5 0.000128 1024 0.27 420 129024 21.499 8.43933 114.775 261.414 406.323 406.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 579.5 0.000128 1024 0.27 420 129024 21.3383 8.4007 112.213 260.097 402.252 402.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 579.5 0.000128 1024 0.27 420 126976 21.4268 8.36019 128.534 258.707 417.223 417.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 579.5 0.000128 1024 0.27 420 129280 21.4505 8.45974 170.088 261.363 461.552 461.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 579.5 0.000128 1024 0.27 420 128000 21.518 8.45402 145.719 261.448 437.331 437.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 579.5 0.000128 1024 0.27 420 126720 21.3126 8.36202 140.232 258.041 428.14 428.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 579.5 0.000128 1024 0.27 420 128000 21.5318 8.44752 130.878 261.3 422.349 422.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 579.5 0.000128 1024 0.27 420 130560 21.3428 8.46998 107.902 262.089 399.995 400.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 579.5 0.000128 1024 0.27 420 129024 21.2339 8.42266 69.2836 260.031 359.161 359.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 579.5 0.000128 1024 0.27 420 129024 21.2875 8.41299 126.607 260.13 416.63 416.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 579.5 0.000128 1024 0.27 420 122880 21.4214 8.29235 115.382 255.867 401.16 401.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 579.5 0.000128 1024 0.27 420 122880 21.7123 8.35949 116.494 258.168 404.931 405.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 579.5 0.000128 1024 0.27 420 129024 21.2896 8.4168 102.107 259.796 391.801 391.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 579.5 0.000128 1024 0.27 420 129024 21.2572 8.41245 66.0972 260.06 356.015 356.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 579.5 0.000128 1024 0.27 420 129024 21.3215 8.4272 56.503 259.946 346.391 346.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 579.5 0.000128 1024 0.27 420 129024 21.2652 8.40909 49.8134 259.963 339.641 339.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 579.5 0.000128 1024 0.27 420 116480 21.8373 8.14944 104.139 252.922 387.243 387.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 579.5 0.000128 1024 0.27 420 129024 21.4091 8.44186 97.7211 261.371 389.134 389.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 579.5 0.000128 1024 0.27 420 126976 21.3263 8.3577 65.9121 258.485 354.271 354.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 579.5 0.000128 1024 0.27 420 122880 21.4142 8.25549 53.6702 255.796 339.328 339.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 579.5 0.000128 1024 0.27 420 122880 21.0406 8.14701 50.1781 253.433 332.992 333.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 579.5 0.000128 1024 0.27 420 122880 22.2176 8.45274 46.527 261.757 339.147 339.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 579.5 0.000128 1024 0.27 448 134144 20.9069 8.44378 125.603 261.378 416.522 416.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 579.5 0.000128 1024 0.27 448 133120 21.0625 8.44608 119.35 261.18 410.236 410.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 579.5 0.000128 1024 0.27 448 132096 20.9978 8.40294 115.434 260.011 405.036 405.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 579.5 0.000128 1024 0.27 448 131072 20.9124 8.36198 134.075 258.7 422.241 422.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 579.5 0.000128 1024 0.27 448 133120 20.9895 8.46234 174.394 261.087 465.128 465.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 579.5 0.000128 1024 0.27 448 133120 20.9587 8.45414 152.479 261.387 443.473 443.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 579.5 0.000128 1024 0.27 448 130560 20.8796 8.36086 145.148 258.008 432.583 432.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 579.5 0.000128 1024 0.27 448 133120 20.9702 8.44586 136.053 261.513 427.177 427.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 579.5 0.000128 1024 0.27 448 128000 21.175 8.3688 153.383 257.925 441.045 441.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 579.5 0.000128 1024 0.27 448 133632 20.9906 8.47053 110.116 262.087 401.853 401.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 579.5 0.000128 1024 0.27 448 132096 20.8765 8.40874 70.7539 259.84 360.068 360.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 579.5 0.000128 1024 0.27 448 129024 21.274 8.42074 128.443 259.952 418.282 418.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 579.5 0.000128 1024 0.27 448 129024 20.7481 8.25523 120.666 255.793 405.65 405.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 579.5 0.000128 1024 0.27 448 130560 20.869 8.35267 124.059 258.215 411.686 411.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 579.5 0.000128 1024 0.27 448 132608 20.9023 8.4201 102.36 260.047 391.929 392.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 579.5 0.000128 1024 0.27 448 132608 20.871 8.41558 67.2196 262.417 359.113 359.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 579.5 0.000128 1024 0.27 448 129024 21.3356 8.43635 55.9528 260.189 346.103 346.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 579.5 0.000128 1024 0.27 448 129024 21.2471 8.40704 49.3965 260.054 339.299 339.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 579.5 0.000128 1024 0.27 448 125440 20.7988 8.15517 114.06 252.922 396.129 396.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 579.5 0.000128 1024 0.27 448 133120 20.9512 8.43674 102.528 261.207 393.312 393.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 579.5 0.000128 1024 0.27 448 131072 20.8429 8.35789 68.4347 258.757 356.579 356.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 579.5 0.000128 1024 0.27 448 129024 20.6862 8.25526 57.3063 256.037 342.476 342.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 579.5 0.000128 1024 0.27 448 122880 21.0275 8.14282 50.2294 255.681 335.272 335.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 579.5 0.000128 1024 0.27 448 133120 21.0154 8.45418 49.9244 261.756 341.34 341.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 579.5 0.000128 1024 0.27 448 122880 20.3304 7.94854 44.0859 248.051 320.609 320.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 579.5 0.000128 1024 0.27 512 128512 21.6323 8.46925 159.538 261.991 451.825 451.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 579.5 0.000128 1024 0.27 512 128000 21.5087 8.44259 144.58 261.172 435.901 436.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 579.5 0.000128 1024 0.27 512 126976 21.7093 8.44397 128.157 261.129 419.638 419.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 579.5 0.000128 1024 0.27 512 125952 21.6467 8.3975 122.564 260.084 412.881 413.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 579.5 0.000128 1024 0.27 512 122880 21.855 8.35994 124.793 258.487 413.706 413.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 579.5 0.000128 1024 0.27 512 128000 21.5742 8.45053 129.374 261.29 420.877 421.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 579.5 0.000128 1024 0.27 512 122880 21.4978 8.25622 123.662 256.092 409.706 409.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 579.5 0.000128 1024 0.27 512 121856 22.1582 8.41933 121.228 260.018 412.017 412.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 579.5 0.000128 1024 0.27 512 114688 22.1067 8.1449 138.705 253.438 422.586 422.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 579.5 0.000128 1024 0.27 420 129024 21.3147 8.41085 131.132 260.259 421.309 421.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 579.5 0.000128 1024 0.27 448 129024 21.3543 8.40749 132.559 259.953 422.468 422.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 579.5 0.000128 1024 0.27 450 125440 20.8255 8.15891 131.652 253.066 413.898 414.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 579.5 0.000128 1024 0.27 432 125440 20.8064 8.15536 132.633 252.843 414.636 414.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 579.5 0.000128 1024 0.27 416 131072 20.935 8.35594 128.935 258.707 417.123 417.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 579.5 0.000128 1024 0.27 416 122880 20.3265 7.9559 168.303 248.176 444.954 445.11
