// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_61 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_3_val,
        x_5_val,
        x_10_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_3_val;
input  [17:0] x_5_val;
input  [17:0] x_10_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_304_p2;
reg   [0:0] icmp_ln86_reg_1292;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1292_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1292_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1292_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1116_fu_310_p2;
reg   [0:0] icmp_ln86_1116_reg_1303;
wire   [0:0] icmp_ln86_1117_fu_316_p2;
reg   [0:0] icmp_ln86_1117_reg_1308;
reg   [0:0] icmp_ln86_1117_reg_1308_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1117_reg_1308_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1118_fu_322_p2;
reg   [0:0] icmp_ln86_1118_reg_1314;
wire   [0:0] icmp_ln86_1119_fu_328_p2;
reg   [0:0] icmp_ln86_1119_reg_1320;
reg   [0:0] icmp_ln86_1119_reg_1320_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1120_fu_334_p2;
reg   [0:0] icmp_ln86_1120_reg_1326;
reg   [0:0] icmp_ln86_1120_reg_1326_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1120_reg_1326_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1120_reg_1326_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1121_fu_340_p2;
reg   [0:0] icmp_ln86_1121_reg_1332;
reg   [0:0] icmp_ln86_1121_reg_1332_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1121_reg_1332_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1121_reg_1332_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1122_fu_346_p2;
reg   [0:0] icmp_ln86_1122_reg_1338;
wire   [0:0] icmp_ln86_1123_fu_352_p2;
reg   [0:0] icmp_ln86_1123_reg_1344;
reg   [0:0] icmp_ln86_1123_reg_1344_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1124_fu_358_p2;
reg   [0:0] icmp_ln86_1124_reg_1350;
reg   [0:0] icmp_ln86_1124_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1124_reg_1350_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1125_fu_364_p2;
reg   [0:0] icmp_ln86_1125_reg_1356;
reg   [0:0] icmp_ln86_1125_reg_1356_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1125_reg_1356_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1125_reg_1356_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1126_fu_370_p2;
reg   [0:0] icmp_ln86_1126_reg_1362;
reg   [0:0] icmp_ln86_1126_reg_1362_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1126_reg_1362_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1126_reg_1362_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1127_fu_376_p2;
reg   [0:0] icmp_ln86_1127_reg_1368;
reg   [0:0] icmp_ln86_1127_reg_1368_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1127_reg_1368_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1127_reg_1368_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1127_reg_1368_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1128_fu_382_p2;
reg   [0:0] icmp_ln86_1128_reg_1374;
reg   [0:0] icmp_ln86_1128_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1128_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1128_reg_1374_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1128_reg_1374_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1128_reg_1374_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1129_fu_388_p2;
reg   [0:0] icmp_ln86_1129_reg_1380;
reg   [0:0] icmp_ln86_1129_reg_1380_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1129_reg_1380_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1129_reg_1380_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1129_reg_1380_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1129_reg_1380_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1129_reg_1380_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1130_fu_394_p2;
reg   [0:0] icmp_ln86_1130_reg_1386;
reg   [0:0] icmp_ln86_1130_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1131_fu_400_p2;
reg   [0:0] icmp_ln86_1131_reg_1391;
wire   [0:0] icmp_ln86_1132_fu_406_p2;
reg   [0:0] icmp_ln86_1132_reg_1396;
reg   [0:0] icmp_ln86_1132_reg_1396_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1133_fu_412_p2;
reg   [0:0] icmp_ln86_1133_reg_1401;
reg   [0:0] icmp_ln86_1133_reg_1401_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1134_fu_418_p2;
reg   [0:0] icmp_ln86_1134_reg_1406;
reg   [0:0] icmp_ln86_1134_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1134_reg_1406_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1135_fu_424_p2;
reg   [0:0] icmp_ln86_1135_reg_1411;
reg   [0:0] icmp_ln86_1135_reg_1411_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1135_reg_1411_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1136_fu_430_p2;
reg   [0:0] icmp_ln86_1136_reg_1416;
reg   [0:0] icmp_ln86_1136_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1136_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1137_fu_436_p2;
reg   [0:0] icmp_ln86_1137_reg_1421;
reg   [0:0] icmp_ln86_1137_reg_1421_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1137_reg_1421_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1137_reg_1421_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1138_fu_442_p2;
reg   [0:0] icmp_ln86_1138_reg_1426;
reg   [0:0] icmp_ln86_1138_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1138_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1138_reg_1426_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1139_fu_448_p2;
reg   [0:0] icmp_ln86_1139_reg_1431;
reg   [0:0] icmp_ln86_1139_reg_1431_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1139_reg_1431_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1139_reg_1431_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1140_fu_454_p2;
reg   [0:0] icmp_ln86_1140_reg_1436;
reg   [0:0] icmp_ln86_1140_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1140_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1140_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1140_reg_1436_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1141_fu_460_p2;
reg   [0:0] icmp_ln86_1141_reg_1441;
reg   [0:0] icmp_ln86_1141_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1141_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1141_reg_1441_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1141_reg_1441_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1142_fu_466_p2;
reg   [0:0] icmp_ln86_1142_reg_1446;
reg   [0:0] icmp_ln86_1142_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1142_reg_1446_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1142_reg_1446_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1142_reg_1446_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1143_fu_472_p2;
reg   [0:0] icmp_ln86_1143_reg_1451;
reg   [0:0] icmp_ln86_1143_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1143_reg_1451_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1143_reg_1451_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1143_reg_1451_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1143_reg_1451_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1144_fu_478_p2;
reg   [0:0] icmp_ln86_1144_reg_1456;
reg   [0:0] icmp_ln86_1144_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1144_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1144_reg_1456_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1144_reg_1456_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1144_reg_1456_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1145_fu_484_p2;
reg   [0:0] icmp_ln86_1145_reg_1461;
reg   [0:0] icmp_ln86_1145_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1145_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1145_reg_1461_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1145_reg_1461_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1145_reg_1461_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1145_reg_1461_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_490_p2;
reg   [0:0] and_ln102_reg_1466;
reg   [0:0] and_ln102_reg_1466_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1466_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_501_p2;
reg   [0:0] and_ln104_reg_1476;
wire   [0:0] and_ln102_1389_fu_506_p2;
reg   [0:0] and_ln102_1389_reg_1482;
wire   [0:0] and_ln104_201_fu_515_p2;
reg   [0:0] and_ln104_201_reg_1489;
wire   [0:0] and_ln102_1393_fu_520_p2;
reg   [0:0] and_ln102_1393_reg_1494;
wire   [0:0] and_ln102_1394_fu_530_p2;
reg   [0:0] and_ln102_1394_reg_1500;
wire   [0:0] or_ln117_fu_546_p2;
reg   [0:0] or_ln117_reg_1506;
wire   [0:0] xor_ln104_fu_552_p2;
reg   [0:0] xor_ln104_reg_1511;
wire   [0:0] and_ln102_1390_fu_557_p2;
reg   [0:0] and_ln102_1390_reg_1517;
wire   [0:0] and_ln104_202_fu_566_p2;
reg   [0:0] and_ln104_202_reg_1523;
reg   [0:0] and_ln104_202_reg_1523_pp0_iter3_reg;
wire   [0:0] and_ln102_1395_fu_576_p2;
reg   [0:0] and_ln102_1395_reg_1529;
wire   [3:0] select_ln117_1099_fu_677_p3;
reg   [3:0] select_ln117_1099_reg_1534;
wire   [0:0] or_ln117_982_fu_684_p2;
reg   [0:0] or_ln117_982_reg_1539;
wire   [0:0] and_ln102_1388_fu_689_p2;
reg   [0:0] and_ln102_1388_reg_1545;
wire   [0:0] and_ln104_200_fu_698_p2;
reg   [0:0] and_ln104_200_reg_1551;
wire   [0:0] and_ln102_1391_fu_703_p2;
reg   [0:0] and_ln102_1391_reg_1557;
wire   [0:0] and_ln102_1397_fu_717_p2;
reg   [0:0] and_ln102_1397_reg_1563;
wire   [0:0] or_ln117_986_fu_791_p2;
reg   [0:0] or_ln117_986_reg_1569;
wire   [3:0] select_ln117_1105_fu_805_p3;
reg   [3:0] select_ln117_1105_reg_1574;
wire   [0:0] and_ln104_203_fu_818_p2;
reg   [0:0] and_ln104_203_reg_1579;
wire   [0:0] and_ln102_1392_fu_823_p2;
reg   [0:0] and_ln102_1392_reg_1584;
reg   [0:0] and_ln102_1392_reg_1584_pp0_iter5_reg;
wire   [0:0] and_ln104_204_fu_832_p2;
reg   [0:0] and_ln104_204_reg_1591;
reg   [0:0] and_ln104_204_reg_1591_pp0_iter5_reg;
reg   [0:0] and_ln104_204_reg_1591_pp0_iter6_reg;
wire   [0:0] and_ln102_1398_fu_847_p2;
reg   [0:0] and_ln102_1398_reg_1597;
wire   [0:0] or_ln117_991_fu_930_p2;
reg   [0:0] or_ln117_991_reg_1602;
wire   [4:0] select_ln117_1111_fu_942_p3;
reg   [4:0] select_ln117_1111_reg_1607;
wire   [0:0] or_ln117_993_fu_950_p2;
reg   [0:0] or_ln117_993_reg_1612;
wire   [0:0] or_ln117_995_fu_956_p2;
reg   [0:0] or_ln117_995_reg_1618;
reg   [0:0] or_ln117_995_reg_1618_pp0_iter5_reg;
wire   [0:0] or_ln117_997_fu_1032_p2;
reg   [0:0] or_ln117_997_reg_1626;
wire   [4:0] select_ln117_1117_fu_1045_p3;
reg   [4:0] select_ln117_1117_reg_1631;
wire   [0:0] or_ln117_1001_fu_1107_p2;
reg   [0:0] or_ln117_1001_reg_1636;
wire   [4:0] select_ln117_1121_fu_1121_p3;
reg   [4:0] select_ln117_1121_reg_1641;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_527_fu_496_p2;
wire   [0:0] xor_ln104_529_fu_510_p2;
wire   [0:0] xor_ln104_533_fu_525_p2;
wire   [0:0] and_ln102_1402_fu_535_p2;
wire   [0:0] and_ln102_1403_fu_540_p2;
wire   [0:0] xor_ln104_530_fu_561_p2;
wire   [0:0] xor_ln104_534_fu_571_p2;
wire   [0:0] and_ln102_1405_fu_589_p2;
wire   [0:0] and_ln102_1401_fu_581_p2;
wire   [0:0] xor_ln117_fu_599_p2;
wire   [1:0] zext_ln117_fu_605_p1;
wire   [1:0] select_ln117_fu_609_p3;
wire   [1:0] select_ln117_1094_fu_616_p3;
wire   [0:0] and_ln102_1404_fu_585_p2;
wire   [2:0] zext_ln117_115_fu_623_p1;
wire   [0:0] or_ln117_978_fu_627_p2;
wire   [2:0] select_ln117_1095_fu_632_p3;
wire   [0:0] or_ln117_979_fu_639_p2;
wire   [0:0] and_ln102_1406_fu_594_p2;
wire   [2:0] select_ln117_1096_fu_643_p3;
wire   [0:0] or_ln117_980_fu_651_p2;
wire   [2:0] select_ln117_1097_fu_657_p3;
wire   [2:0] select_ln117_1098_fu_665_p3;
wire   [3:0] zext_ln117_116_fu_673_p1;
wire   [0:0] xor_ln104_528_fu_693_p2;
wire   [0:0] xor_ln104_535_fu_708_p2;
wire   [0:0] and_ln102_1408_fu_726_p2;
wire   [0:0] and_ln102_1396_fu_713_p2;
wire   [0:0] and_ln102_1407_fu_722_p2;
wire   [0:0] or_ln117_981_fu_741_p2;
wire   [0:0] and_ln102_1409_fu_731_p2;
wire   [3:0] select_ln117_1100_fu_746_p3;
wire   [0:0] or_ln117_983_fu_753_p2;
wire   [3:0] select_ln117_1101_fu_758_p3;
wire   [0:0] or_ln117_984_fu_765_p2;
wire   [0:0] and_ln102_1410_fu_736_p2;
wire   [3:0] select_ln117_1102_fu_769_p3;
wire   [0:0] or_ln117_985_fu_777_p2;
wire   [3:0] select_ln117_1103_fu_783_p3;
wire   [3:0] select_ln117_1104_fu_797_p3;
wire   [0:0] xor_ln104_531_fu_813_p2;
wire   [0:0] xor_ln104_532_fu_827_p2;
wire   [0:0] xor_ln104_536_fu_837_p2;
wire   [0:0] and_ln102_1411_fu_852_p2;
wire   [0:0] xor_ln104_537_fu_842_p2;
wire   [0:0] and_ln102_1414_fu_866_p2;
wire   [0:0] and_ln102_1412_fu_857_p2;
wire   [0:0] or_ln117_987_fu_876_p2;
wire   [3:0] select_ln117_1106_fu_881_p3;
wire   [0:0] and_ln102_1413_fu_862_p2;
wire   [4:0] zext_ln117_117_fu_888_p1;
wire   [0:0] or_ln117_988_fu_892_p2;
wire   [4:0] select_ln117_1107_fu_897_p3;
wire   [0:0] or_ln117_989_fu_904_p2;
wire   [0:0] and_ln102_1415_fu_871_p2;
wire   [4:0] select_ln117_1108_fu_908_p3;
wire   [0:0] or_ln117_990_fu_916_p2;
wire   [4:0] select_ln117_1109_fu_922_p3;
wire   [4:0] select_ln117_1110_fu_934_p3;
wire   [0:0] xor_ln104_538_fu_960_p2;
wire   [0:0] and_ln102_1417_fu_973_p2;
wire   [0:0] and_ln102_1399_fu_965_p2;
wire   [0:0] and_ln102_1416_fu_969_p2;
wire   [0:0] or_ln117_992_fu_988_p2;
wire   [0:0] and_ln102_1418_fu_978_p2;
wire   [4:0] select_ln117_1112_fu_993_p3;
wire   [0:0] or_ln117_994_fu_1000_p2;
wire   [4:0] select_ln117_1113_fu_1005_p3;
wire   [0:0] and_ln102_1419_fu_983_p2;
wire   [4:0] select_ln117_1114_fu_1012_p3;
wire   [0:0] or_ln117_996_fu_1020_p2;
wire   [4:0] select_ln117_1115_fu_1025_p3;
wire   [4:0] select_ln117_1116_fu_1037_p3;
wire   [0:0] xor_ln104_539_fu_1053_p2;
wire   [0:0] and_ln102_1420_fu_1062_p2;
wire   [0:0] and_ln102_1400_fu_1058_p2;
wire   [0:0] and_ln102_1421_fu_1067_p2;
wire   [0:0] or_ln117_998_fu_1077_p2;
wire   [0:0] or_ln117_999_fu_1082_p2;
wire   [0:0] and_ln102_1422_fu_1072_p2;
wire   [4:0] select_ln117_1118_fu_1086_p3;
wire   [0:0] or_ln117_1000_fu_1093_p2;
wire   [4:0] select_ln117_1119_fu_1099_p3;
wire   [4:0] select_ln117_1120_fu_1113_p3;
wire   [0:0] xor_ln104_540_fu_1129_p2;
wire   [0:0] and_ln102_1423_fu_1134_p2;
wire   [0:0] and_ln102_1424_fu_1139_p2;
wire   [0:0] or_ln117_1002_fu_1144_p2;
wire   [10:0] agg_result_fu_1156_p65;
wire   [4:0] agg_result_fu_1156_p66;
wire   [10:0] agg_result_fu_1156_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1156_p1;
wire   [4:0] agg_result_fu_1156_p3;
wire   [4:0] agg_result_fu_1156_p5;
wire   [4:0] agg_result_fu_1156_p7;
wire   [4:0] agg_result_fu_1156_p9;
wire   [4:0] agg_result_fu_1156_p11;
wire   [4:0] agg_result_fu_1156_p13;
wire   [4:0] agg_result_fu_1156_p15;
wire   [4:0] agg_result_fu_1156_p17;
wire   [4:0] agg_result_fu_1156_p19;
wire   [4:0] agg_result_fu_1156_p21;
wire   [4:0] agg_result_fu_1156_p23;
wire   [4:0] agg_result_fu_1156_p25;
wire   [4:0] agg_result_fu_1156_p27;
wire   [4:0] agg_result_fu_1156_p29;
wire   [4:0] agg_result_fu_1156_p31;
wire  signed [4:0] agg_result_fu_1156_p33;
wire  signed [4:0] agg_result_fu_1156_p35;
wire  signed [4:0] agg_result_fu_1156_p37;
wire  signed [4:0] agg_result_fu_1156_p39;
wire  signed [4:0] agg_result_fu_1156_p41;
wire  signed [4:0] agg_result_fu_1156_p43;
wire  signed [4:0] agg_result_fu_1156_p45;
wire  signed [4:0] agg_result_fu_1156_p47;
wire  signed [4:0] agg_result_fu_1156_p49;
wire  signed [4:0] agg_result_fu_1156_p51;
wire  signed [4:0] agg_result_fu_1156_p53;
wire  signed [4:0] agg_result_fu_1156_p55;
wire  signed [4:0] agg_result_fu_1156_p57;
wire  signed [4:0] agg_result_fu_1156_p59;
wire  signed [4:0] agg_result_fu_1156_p61;
wire  signed [4:0] agg_result_fu_1156_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_11_1_1_x7 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x7_U504(
    .din0(11'd89),
    .din1(11'd720),
    .din2(11'd11),
    .din3(11'd501),
    .din4(11'd50),
    .din5(11'd267),
    .din6(11'd102),
    .din7(11'd1957),
    .din8(11'd265),
    .din9(11'd2016),
    .din10(11'd10),
    .din11(11'd1993),
    .din12(11'd1924),
    .din13(11'd1781),
    .din14(11'd77),
    .din15(11'd1980),
    .din16(11'd697),
    .din17(11'd150),
    .din18(11'd430),
    .din19(11'd1816),
    .din20(11'd1943),
    .din21(11'd1588),
    .din22(11'd1980),
    .din23(11'd1856),
    .din24(11'd1914),
    .din25(11'd126),
    .din26(11'd395),
    .din27(11'd1716),
    .din28(11'd1548),
    .din29(11'd106),
    .din30(11'd1687),
    .din31(11'd1893),
    .def(agg_result_fu_1156_p65),
    .sel(agg_result_fu_1156_p66),
    .dout(agg_result_fu_1156_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1388_reg_1545 <= and_ln102_1388_fu_689_p2;
        and_ln102_1389_reg_1482 <= and_ln102_1389_fu_506_p2;
        and_ln102_1390_reg_1517 <= and_ln102_1390_fu_557_p2;
        and_ln102_1391_reg_1557 <= and_ln102_1391_fu_703_p2;
        and_ln102_1392_reg_1584 <= and_ln102_1392_fu_823_p2;
        and_ln102_1392_reg_1584_pp0_iter5_reg <= and_ln102_1392_reg_1584;
        and_ln102_1393_reg_1494 <= and_ln102_1393_fu_520_p2;
        and_ln102_1394_reg_1500 <= and_ln102_1394_fu_530_p2;
        and_ln102_1395_reg_1529 <= and_ln102_1395_fu_576_p2;
        and_ln102_1397_reg_1563 <= and_ln102_1397_fu_717_p2;
        and_ln102_1398_reg_1597 <= and_ln102_1398_fu_847_p2;
        and_ln102_reg_1466 <= and_ln102_fu_490_p2;
        and_ln102_reg_1466_pp0_iter1_reg <= and_ln102_reg_1466;
        and_ln102_reg_1466_pp0_iter2_reg <= and_ln102_reg_1466_pp0_iter1_reg;
        and_ln104_200_reg_1551 <= and_ln104_200_fu_698_p2;
        and_ln104_201_reg_1489 <= and_ln104_201_fu_515_p2;
        and_ln104_202_reg_1523 <= and_ln104_202_fu_566_p2;
        and_ln104_202_reg_1523_pp0_iter3_reg <= and_ln104_202_reg_1523;
        and_ln104_203_reg_1579 <= and_ln104_203_fu_818_p2;
        and_ln104_204_reg_1591 <= and_ln104_204_fu_832_p2;
        and_ln104_204_reg_1591_pp0_iter5_reg <= and_ln104_204_reg_1591;
        and_ln104_204_reg_1591_pp0_iter6_reg <= and_ln104_204_reg_1591_pp0_iter5_reg;
        and_ln104_reg_1476 <= and_ln104_fu_501_p2;
        icmp_ln86_1116_reg_1303 <= icmp_ln86_1116_fu_310_p2;
        icmp_ln86_1117_reg_1308 <= icmp_ln86_1117_fu_316_p2;
        icmp_ln86_1117_reg_1308_pp0_iter1_reg <= icmp_ln86_1117_reg_1308;
        icmp_ln86_1117_reg_1308_pp0_iter2_reg <= icmp_ln86_1117_reg_1308_pp0_iter1_reg;
        icmp_ln86_1118_reg_1314 <= icmp_ln86_1118_fu_322_p2;
        icmp_ln86_1119_reg_1320 <= icmp_ln86_1119_fu_328_p2;
        icmp_ln86_1119_reg_1320_pp0_iter1_reg <= icmp_ln86_1119_reg_1320;
        icmp_ln86_1120_reg_1326 <= icmp_ln86_1120_fu_334_p2;
        icmp_ln86_1120_reg_1326_pp0_iter1_reg <= icmp_ln86_1120_reg_1326;
        icmp_ln86_1120_reg_1326_pp0_iter2_reg <= icmp_ln86_1120_reg_1326_pp0_iter1_reg;
        icmp_ln86_1120_reg_1326_pp0_iter3_reg <= icmp_ln86_1120_reg_1326_pp0_iter2_reg;
        icmp_ln86_1121_reg_1332 <= icmp_ln86_1121_fu_340_p2;
        icmp_ln86_1121_reg_1332_pp0_iter1_reg <= icmp_ln86_1121_reg_1332;
        icmp_ln86_1121_reg_1332_pp0_iter2_reg <= icmp_ln86_1121_reg_1332_pp0_iter1_reg;
        icmp_ln86_1121_reg_1332_pp0_iter3_reg <= icmp_ln86_1121_reg_1332_pp0_iter2_reg;
        icmp_ln86_1122_reg_1338 <= icmp_ln86_1122_fu_346_p2;
        icmp_ln86_1123_reg_1344 <= icmp_ln86_1123_fu_352_p2;
        icmp_ln86_1123_reg_1344_pp0_iter1_reg <= icmp_ln86_1123_reg_1344;
        icmp_ln86_1124_reg_1350 <= icmp_ln86_1124_fu_358_p2;
        icmp_ln86_1124_reg_1350_pp0_iter1_reg <= icmp_ln86_1124_reg_1350;
        icmp_ln86_1124_reg_1350_pp0_iter2_reg <= icmp_ln86_1124_reg_1350_pp0_iter1_reg;
        icmp_ln86_1125_reg_1356 <= icmp_ln86_1125_fu_364_p2;
        icmp_ln86_1125_reg_1356_pp0_iter1_reg <= icmp_ln86_1125_reg_1356;
        icmp_ln86_1125_reg_1356_pp0_iter2_reg <= icmp_ln86_1125_reg_1356_pp0_iter1_reg;
        icmp_ln86_1125_reg_1356_pp0_iter3_reg <= icmp_ln86_1125_reg_1356_pp0_iter2_reg;
        icmp_ln86_1126_reg_1362 <= icmp_ln86_1126_fu_370_p2;
        icmp_ln86_1126_reg_1362_pp0_iter1_reg <= icmp_ln86_1126_reg_1362;
        icmp_ln86_1126_reg_1362_pp0_iter2_reg <= icmp_ln86_1126_reg_1362_pp0_iter1_reg;
        icmp_ln86_1126_reg_1362_pp0_iter3_reg <= icmp_ln86_1126_reg_1362_pp0_iter2_reg;
        icmp_ln86_1127_reg_1368 <= icmp_ln86_1127_fu_376_p2;
        icmp_ln86_1127_reg_1368_pp0_iter1_reg <= icmp_ln86_1127_reg_1368;
        icmp_ln86_1127_reg_1368_pp0_iter2_reg <= icmp_ln86_1127_reg_1368_pp0_iter1_reg;
        icmp_ln86_1127_reg_1368_pp0_iter3_reg <= icmp_ln86_1127_reg_1368_pp0_iter2_reg;
        icmp_ln86_1127_reg_1368_pp0_iter4_reg <= icmp_ln86_1127_reg_1368_pp0_iter3_reg;
        icmp_ln86_1128_reg_1374 <= icmp_ln86_1128_fu_382_p2;
        icmp_ln86_1128_reg_1374_pp0_iter1_reg <= icmp_ln86_1128_reg_1374;
        icmp_ln86_1128_reg_1374_pp0_iter2_reg <= icmp_ln86_1128_reg_1374_pp0_iter1_reg;
        icmp_ln86_1128_reg_1374_pp0_iter3_reg <= icmp_ln86_1128_reg_1374_pp0_iter2_reg;
        icmp_ln86_1128_reg_1374_pp0_iter4_reg <= icmp_ln86_1128_reg_1374_pp0_iter3_reg;
        icmp_ln86_1128_reg_1374_pp0_iter5_reg <= icmp_ln86_1128_reg_1374_pp0_iter4_reg;
        icmp_ln86_1129_reg_1380 <= icmp_ln86_1129_fu_388_p2;
        icmp_ln86_1129_reg_1380_pp0_iter1_reg <= icmp_ln86_1129_reg_1380;
        icmp_ln86_1129_reg_1380_pp0_iter2_reg <= icmp_ln86_1129_reg_1380_pp0_iter1_reg;
        icmp_ln86_1129_reg_1380_pp0_iter3_reg <= icmp_ln86_1129_reg_1380_pp0_iter2_reg;
        icmp_ln86_1129_reg_1380_pp0_iter4_reg <= icmp_ln86_1129_reg_1380_pp0_iter3_reg;
        icmp_ln86_1129_reg_1380_pp0_iter5_reg <= icmp_ln86_1129_reg_1380_pp0_iter4_reg;
        icmp_ln86_1129_reg_1380_pp0_iter6_reg <= icmp_ln86_1129_reg_1380_pp0_iter5_reg;
        icmp_ln86_1130_reg_1386 <= icmp_ln86_1130_fu_394_p2;
        icmp_ln86_1130_reg_1386_pp0_iter1_reg <= icmp_ln86_1130_reg_1386;
        icmp_ln86_1131_reg_1391 <= icmp_ln86_1131_fu_400_p2;
        icmp_ln86_1132_reg_1396 <= icmp_ln86_1132_fu_406_p2;
        icmp_ln86_1132_reg_1396_pp0_iter1_reg <= icmp_ln86_1132_reg_1396;
        icmp_ln86_1133_reg_1401 <= icmp_ln86_1133_fu_412_p2;
        icmp_ln86_1133_reg_1401_pp0_iter1_reg <= icmp_ln86_1133_reg_1401;
        icmp_ln86_1134_reg_1406 <= icmp_ln86_1134_fu_418_p2;
        icmp_ln86_1134_reg_1406_pp0_iter1_reg <= icmp_ln86_1134_reg_1406;
        icmp_ln86_1134_reg_1406_pp0_iter2_reg <= icmp_ln86_1134_reg_1406_pp0_iter1_reg;
        icmp_ln86_1135_reg_1411 <= icmp_ln86_1135_fu_424_p2;
        icmp_ln86_1135_reg_1411_pp0_iter1_reg <= icmp_ln86_1135_reg_1411;
        icmp_ln86_1135_reg_1411_pp0_iter2_reg <= icmp_ln86_1135_reg_1411_pp0_iter1_reg;
        icmp_ln86_1136_reg_1416 <= icmp_ln86_1136_fu_430_p2;
        icmp_ln86_1136_reg_1416_pp0_iter1_reg <= icmp_ln86_1136_reg_1416;
        icmp_ln86_1136_reg_1416_pp0_iter2_reg <= icmp_ln86_1136_reg_1416_pp0_iter1_reg;
        icmp_ln86_1137_reg_1421 <= icmp_ln86_1137_fu_436_p2;
        icmp_ln86_1137_reg_1421_pp0_iter1_reg <= icmp_ln86_1137_reg_1421;
        icmp_ln86_1137_reg_1421_pp0_iter2_reg <= icmp_ln86_1137_reg_1421_pp0_iter1_reg;
        icmp_ln86_1137_reg_1421_pp0_iter3_reg <= icmp_ln86_1137_reg_1421_pp0_iter2_reg;
        icmp_ln86_1138_reg_1426 <= icmp_ln86_1138_fu_442_p2;
        icmp_ln86_1138_reg_1426_pp0_iter1_reg <= icmp_ln86_1138_reg_1426;
        icmp_ln86_1138_reg_1426_pp0_iter2_reg <= icmp_ln86_1138_reg_1426_pp0_iter1_reg;
        icmp_ln86_1138_reg_1426_pp0_iter3_reg <= icmp_ln86_1138_reg_1426_pp0_iter2_reg;
        icmp_ln86_1139_reg_1431 <= icmp_ln86_1139_fu_448_p2;
        icmp_ln86_1139_reg_1431_pp0_iter1_reg <= icmp_ln86_1139_reg_1431;
        icmp_ln86_1139_reg_1431_pp0_iter2_reg <= icmp_ln86_1139_reg_1431_pp0_iter1_reg;
        icmp_ln86_1139_reg_1431_pp0_iter3_reg <= icmp_ln86_1139_reg_1431_pp0_iter2_reg;
        icmp_ln86_1140_reg_1436 <= icmp_ln86_1140_fu_454_p2;
        icmp_ln86_1140_reg_1436_pp0_iter1_reg <= icmp_ln86_1140_reg_1436;
        icmp_ln86_1140_reg_1436_pp0_iter2_reg <= icmp_ln86_1140_reg_1436_pp0_iter1_reg;
        icmp_ln86_1140_reg_1436_pp0_iter3_reg <= icmp_ln86_1140_reg_1436_pp0_iter2_reg;
        icmp_ln86_1140_reg_1436_pp0_iter4_reg <= icmp_ln86_1140_reg_1436_pp0_iter3_reg;
        icmp_ln86_1141_reg_1441 <= icmp_ln86_1141_fu_460_p2;
        icmp_ln86_1141_reg_1441_pp0_iter1_reg <= icmp_ln86_1141_reg_1441;
        icmp_ln86_1141_reg_1441_pp0_iter2_reg <= icmp_ln86_1141_reg_1441_pp0_iter1_reg;
        icmp_ln86_1141_reg_1441_pp0_iter3_reg <= icmp_ln86_1141_reg_1441_pp0_iter2_reg;
        icmp_ln86_1141_reg_1441_pp0_iter4_reg <= icmp_ln86_1141_reg_1441_pp0_iter3_reg;
        icmp_ln86_1142_reg_1446 <= icmp_ln86_1142_fu_466_p2;
        icmp_ln86_1142_reg_1446_pp0_iter1_reg <= icmp_ln86_1142_reg_1446;
        icmp_ln86_1142_reg_1446_pp0_iter2_reg <= icmp_ln86_1142_reg_1446_pp0_iter1_reg;
        icmp_ln86_1142_reg_1446_pp0_iter3_reg <= icmp_ln86_1142_reg_1446_pp0_iter2_reg;
        icmp_ln86_1142_reg_1446_pp0_iter4_reg <= icmp_ln86_1142_reg_1446_pp0_iter3_reg;
        icmp_ln86_1143_reg_1451 <= icmp_ln86_1143_fu_472_p2;
        icmp_ln86_1143_reg_1451_pp0_iter1_reg <= icmp_ln86_1143_reg_1451;
        icmp_ln86_1143_reg_1451_pp0_iter2_reg <= icmp_ln86_1143_reg_1451_pp0_iter1_reg;
        icmp_ln86_1143_reg_1451_pp0_iter3_reg <= icmp_ln86_1143_reg_1451_pp0_iter2_reg;
        icmp_ln86_1143_reg_1451_pp0_iter4_reg <= icmp_ln86_1143_reg_1451_pp0_iter3_reg;
        icmp_ln86_1143_reg_1451_pp0_iter5_reg <= icmp_ln86_1143_reg_1451_pp0_iter4_reg;
        icmp_ln86_1144_reg_1456 <= icmp_ln86_1144_fu_478_p2;
        icmp_ln86_1144_reg_1456_pp0_iter1_reg <= icmp_ln86_1144_reg_1456;
        icmp_ln86_1144_reg_1456_pp0_iter2_reg <= icmp_ln86_1144_reg_1456_pp0_iter1_reg;
        icmp_ln86_1144_reg_1456_pp0_iter3_reg <= icmp_ln86_1144_reg_1456_pp0_iter2_reg;
        icmp_ln86_1144_reg_1456_pp0_iter4_reg <= icmp_ln86_1144_reg_1456_pp0_iter3_reg;
        icmp_ln86_1144_reg_1456_pp0_iter5_reg <= icmp_ln86_1144_reg_1456_pp0_iter4_reg;
        icmp_ln86_1145_reg_1461 <= icmp_ln86_1145_fu_484_p2;
        icmp_ln86_1145_reg_1461_pp0_iter1_reg <= icmp_ln86_1145_reg_1461;
        icmp_ln86_1145_reg_1461_pp0_iter2_reg <= icmp_ln86_1145_reg_1461_pp0_iter1_reg;
        icmp_ln86_1145_reg_1461_pp0_iter3_reg <= icmp_ln86_1145_reg_1461_pp0_iter2_reg;
        icmp_ln86_1145_reg_1461_pp0_iter4_reg <= icmp_ln86_1145_reg_1461_pp0_iter3_reg;
        icmp_ln86_1145_reg_1461_pp0_iter5_reg <= icmp_ln86_1145_reg_1461_pp0_iter4_reg;
        icmp_ln86_1145_reg_1461_pp0_iter6_reg <= icmp_ln86_1145_reg_1461_pp0_iter5_reg;
        icmp_ln86_reg_1292 <= icmp_ln86_fu_304_p2;
        icmp_ln86_reg_1292_pp0_iter1_reg <= icmp_ln86_reg_1292;
        icmp_ln86_reg_1292_pp0_iter2_reg <= icmp_ln86_reg_1292_pp0_iter1_reg;
        icmp_ln86_reg_1292_pp0_iter3_reg <= icmp_ln86_reg_1292_pp0_iter2_reg;
        or_ln117_1001_reg_1636 <= or_ln117_1001_fu_1107_p2;
        or_ln117_982_reg_1539 <= or_ln117_982_fu_684_p2;
        or_ln117_986_reg_1569 <= or_ln117_986_fu_791_p2;
        or_ln117_991_reg_1602 <= or_ln117_991_fu_930_p2;
        or_ln117_993_reg_1612 <= or_ln117_993_fu_950_p2;
        or_ln117_995_reg_1618 <= or_ln117_995_fu_956_p2;
        or_ln117_995_reg_1618_pp0_iter5_reg <= or_ln117_995_reg_1618;
        or_ln117_997_reg_1626 <= or_ln117_997_fu_1032_p2;
        or_ln117_reg_1506 <= or_ln117_fu_546_p2;
        select_ln117_1099_reg_1534 <= select_ln117_1099_fu_677_p3;
        select_ln117_1105_reg_1574 <= select_ln117_1105_fu_805_p3;
        select_ln117_1111_reg_1607 <= select_ln117_1111_fu_942_p3;
        select_ln117_1117_reg_1631 <= select_ln117_1117_fu_1045_p3;
        select_ln117_1121_reg_1641 <= select_ln117_1121_fu_1121_p3;
        xor_ln104_reg_1511 <= xor_ln104_fu_552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_3_val_int_reg <= x_3_val;
        x_5_val_int_reg <= x_5_val;
    end
end

assign agg_result_fu_1156_p65 = 'bx;

assign agg_result_fu_1156_p66 = ((or_ln117_1002_fu_1144_p2[0:0] == 1'b1) ? select_ln117_1121_reg_1641 : 5'd31);

assign and_ln102_1388_fu_689_p2 = (xor_ln104_reg_1511 & icmp_ln86_1117_reg_1308_pp0_iter2_reg);

assign and_ln102_1389_fu_506_p2 = (icmp_ln86_1118_reg_1314 & and_ln102_reg_1466);

assign and_ln102_1390_fu_557_p2 = (icmp_ln86_1119_reg_1320_pp0_iter1_reg & and_ln104_reg_1476);

assign and_ln102_1391_fu_703_p2 = (icmp_ln86_1120_reg_1326_pp0_iter2_reg & and_ln102_1388_fu_689_p2);

assign and_ln102_1392_fu_823_p2 = (icmp_ln86_1121_reg_1332_pp0_iter3_reg & and_ln104_200_reg_1551);

assign and_ln102_1393_fu_520_p2 = (icmp_ln86_1122_reg_1338 & and_ln102_1389_fu_506_p2);

assign and_ln102_1394_fu_530_p2 = (icmp_ln86_1123_reg_1344 & and_ln104_201_fu_515_p2);

assign and_ln102_1395_fu_576_p2 = (icmp_ln86_1124_reg_1350_pp0_iter1_reg & and_ln102_1390_fu_557_p2);

assign and_ln102_1396_fu_713_p2 = (icmp_ln86_1125_reg_1356_pp0_iter2_reg & and_ln104_202_reg_1523);

assign and_ln102_1397_fu_717_p2 = (icmp_ln86_1126_reg_1362_pp0_iter2_reg & and_ln102_1391_fu_703_p2);

assign and_ln102_1398_fu_847_p2 = (icmp_ln86_1127_reg_1368_pp0_iter3_reg & and_ln104_203_fu_818_p2);

assign and_ln102_1399_fu_965_p2 = (icmp_ln86_1128_reg_1374_pp0_iter4_reg & and_ln102_1392_reg_1584);

assign and_ln102_1400_fu_1058_p2 = (icmp_ln86_1129_reg_1380_pp0_iter5_reg & and_ln104_204_reg_1591_pp0_iter5_reg);

assign and_ln102_1401_fu_581_p2 = (icmp_ln86_1130_reg_1386_pp0_iter1_reg & and_ln102_1393_reg_1494);

assign and_ln102_1402_fu_535_p2 = (xor_ln104_533_fu_525_p2 & icmp_ln86_1131_reg_1391);

assign and_ln102_1403_fu_540_p2 = (and_ln102_1402_fu_535_p2 & and_ln102_1389_fu_506_p2);

assign and_ln102_1404_fu_585_p2 = (icmp_ln86_1132_reg_1396_pp0_iter1_reg & and_ln102_1394_reg_1500);

assign and_ln102_1405_fu_589_p2 = (xor_ln104_534_fu_571_p2 & icmp_ln86_1133_reg_1401_pp0_iter1_reg);

assign and_ln102_1406_fu_594_p2 = (and_ln104_201_reg_1489 & and_ln102_1405_fu_589_p2);

assign and_ln102_1407_fu_722_p2 = (icmp_ln86_1134_reg_1406_pp0_iter2_reg & and_ln102_1395_reg_1529);

assign and_ln102_1408_fu_726_p2 = (xor_ln104_535_fu_708_p2 & icmp_ln86_1135_reg_1411_pp0_iter2_reg);

assign and_ln102_1409_fu_731_p2 = (and_ln102_1408_fu_726_p2 & and_ln102_1390_reg_1517);

assign and_ln102_1410_fu_736_p2 = (icmp_ln86_1136_reg_1416_pp0_iter2_reg & and_ln102_1396_fu_713_p2);

assign and_ln102_1411_fu_852_p2 = (xor_ln104_536_fu_837_p2 & icmp_ln86_1137_reg_1421_pp0_iter3_reg);

assign and_ln102_1412_fu_857_p2 = (and_ln104_202_reg_1523_pp0_iter3_reg & and_ln102_1411_fu_852_p2);

assign and_ln102_1413_fu_862_p2 = (icmp_ln86_1138_reg_1426_pp0_iter3_reg & and_ln102_1397_reg_1563);

assign and_ln102_1414_fu_866_p2 = (xor_ln104_537_fu_842_p2 & icmp_ln86_1139_reg_1431_pp0_iter3_reg);

assign and_ln102_1415_fu_871_p2 = (and_ln102_1414_fu_866_p2 & and_ln102_1391_reg_1557);

assign and_ln102_1416_fu_969_p2 = (icmp_ln86_1140_reg_1436_pp0_iter4_reg & and_ln102_1398_reg_1597);

assign and_ln102_1417_fu_973_p2 = (xor_ln104_538_fu_960_p2 & icmp_ln86_1141_reg_1441_pp0_iter4_reg);

assign and_ln102_1418_fu_978_p2 = (and_ln104_203_reg_1579 & and_ln102_1417_fu_973_p2);

assign and_ln102_1419_fu_983_p2 = (icmp_ln86_1142_reg_1446_pp0_iter4_reg & and_ln102_1399_fu_965_p2);

assign and_ln102_1420_fu_1062_p2 = (xor_ln104_539_fu_1053_p2 & icmp_ln86_1143_reg_1451_pp0_iter5_reg);

assign and_ln102_1421_fu_1067_p2 = (and_ln102_1420_fu_1062_p2 & and_ln102_1392_reg_1584_pp0_iter5_reg);

assign and_ln102_1422_fu_1072_p2 = (icmp_ln86_1144_reg_1456_pp0_iter5_reg & and_ln102_1400_fu_1058_p2);

assign and_ln102_1423_fu_1134_p2 = (xor_ln104_540_fu_1129_p2 & icmp_ln86_1145_reg_1461_pp0_iter6_reg);

assign and_ln102_1424_fu_1139_p2 = (and_ln104_204_reg_1591_pp0_iter6_reg & and_ln102_1423_fu_1134_p2);

assign and_ln102_fu_490_p2 = (icmp_ln86_fu_304_p2 & icmp_ln86_1116_fu_310_p2);

assign and_ln104_200_fu_698_p2 = (xor_ln104_reg_1511 & xor_ln104_528_fu_693_p2);

assign and_ln104_201_fu_515_p2 = (xor_ln104_529_fu_510_p2 & and_ln102_reg_1466);

assign and_ln104_202_fu_566_p2 = (xor_ln104_530_fu_561_p2 & and_ln104_reg_1476);

assign and_ln104_203_fu_818_p2 = (xor_ln104_531_fu_813_p2 & and_ln102_1388_reg_1545);

assign and_ln104_204_fu_832_p2 = (xor_ln104_532_fu_827_p2 & and_ln104_200_reg_1551);

assign and_ln104_fu_501_p2 = (xor_ln104_527_fu_496_p2 & icmp_ln86_reg_1292);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1156_p67;

assign icmp_ln86_1116_fu_310_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261476)) ? 1'b1 : 1'b0);

assign icmp_ln86_1117_fu_316_p2 = (($signed(x_10_val_int_reg) < $signed(18'd432)) ? 1'b1 : 1'b0);

assign icmp_ln86_1118_fu_322_p2 = (($signed(x_1_val_int_reg) < $signed(18'd613)) ? 1'b1 : 1'b0);

assign icmp_ln86_1119_fu_328_p2 = (($signed(x_1_val_int_reg) < $signed(18'd543)) ? 1'b1 : 1'b0);

assign icmp_ln86_1120_fu_334_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261448)) ? 1'b1 : 1'b0);

assign icmp_ln86_1121_fu_340_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261629)) ? 1'b1 : 1'b0);

assign icmp_ln86_1122_fu_346_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261725)) ? 1'b1 : 1'b0);

assign icmp_ln86_1123_fu_352_p2 = (($signed(x_15_val_int_reg) < $signed(18'd170)) ? 1'b1 : 1'b0);

assign icmp_ln86_1124_fu_358_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261797)) ? 1'b1 : 1'b0);

assign icmp_ln86_1125_fu_364_p2 = (($signed(x_14_val_int_reg) < $signed(18'd20)) ? 1'b1 : 1'b0);

assign icmp_ln86_1126_fu_370_p2 = (($signed(x_0_val_int_reg) < $signed(18'd262034)) ? 1'b1 : 1'b0);

assign icmp_ln86_1127_fu_376_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261467)) ? 1'b1 : 1'b0);

assign icmp_ln86_1128_fu_382_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261794)) ? 1'b1 : 1'b0);

assign icmp_ln86_1129_fu_388_p2 = (($signed(x_15_val_int_reg) < $signed(18'd1823)) ? 1'b1 : 1'b0);

assign icmp_ln86_1130_fu_394_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261520)) ? 1'b1 : 1'b0);

assign icmp_ln86_1131_fu_400_p2 = (($signed(x_10_val_int_reg) < $signed(18'd717)) ? 1'b1 : 1'b0);

assign icmp_ln86_1132_fu_406_p2 = (($signed(x_14_val_int_reg) < $signed(18'd55)) ? 1'b1 : 1'b0);

assign icmp_ln86_1133_fu_412_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261197)) ? 1'b1 : 1'b0);

assign icmp_ln86_1134_fu_418_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261796)) ? 1'b1 : 1'b0);

assign icmp_ln86_1135_fu_424_p2 = (($signed(x_1_val_int_reg) < $signed(18'd325)) ? 1'b1 : 1'b0);

assign icmp_ln86_1136_fu_430_p2 = (($signed(x_1_val_int_reg) < $signed(18'd620)) ? 1'b1 : 1'b0);

assign icmp_ln86_1137_fu_436_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261970)) ? 1'b1 : 1'b0);

assign icmp_ln86_1138_fu_442_p2 = (($signed(x_13_val_int_reg) < $signed(18'd262077)) ? 1'b1 : 1'b0);

assign icmp_ln86_1139_fu_448_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261310)) ? 1'b1 : 1'b0);

assign icmp_ln86_1140_fu_454_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261461)) ? 1'b1 : 1'b0);

assign icmp_ln86_1141_fu_460_p2 = (($signed(x_14_val_int_reg) < $signed(18'd262115)) ? 1'b1 : 1'b0);

assign icmp_ln86_1142_fu_466_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261506)) ? 1'b1 : 1'b0);

assign icmp_ln86_1143_fu_472_p2 = (($signed(x_1_val_int_reg) < $signed(18'd262127)) ? 1'b1 : 1'b0);

assign icmp_ln86_1144_fu_478_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261760)) ? 1'b1 : 1'b0);

assign icmp_ln86_1145_fu_484_p2 = (($signed(x_12_val_int_reg) < $signed(18'd1092)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_304_p2 = (($signed(x_15_val_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign or_ln117_1000_fu_1093_p2 = (or_ln117_999_fu_1082_p2 | and_ln102_1422_fu_1072_p2);

assign or_ln117_1001_fu_1107_p2 = (or_ln117_999_fu_1082_p2 | and_ln102_1400_fu_1058_p2);

assign or_ln117_1002_fu_1144_p2 = (or_ln117_1001_reg_1636 | and_ln102_1424_fu_1139_p2);

assign or_ln117_978_fu_627_p2 = (and_ln102_1404_fu_585_p2 | and_ln102_1389_reg_1482);

assign or_ln117_979_fu_639_p2 = (and_ln102_1394_reg_1500 | and_ln102_1389_reg_1482);

assign or_ln117_980_fu_651_p2 = (or_ln117_979_fu_639_p2 | and_ln102_1406_fu_594_p2);

assign or_ln117_981_fu_741_p2 = (and_ln102_reg_1466_pp0_iter2_reg | and_ln102_1407_fu_722_p2);

assign or_ln117_982_fu_684_p2 = (and_ln102_reg_1466_pp0_iter1_reg | and_ln102_1395_fu_576_p2);

assign or_ln117_983_fu_753_p2 = (or_ln117_982_reg_1539 | and_ln102_1409_fu_731_p2);

assign or_ln117_984_fu_765_p2 = (and_ln102_reg_1466_pp0_iter2_reg | and_ln102_1390_reg_1517);

assign or_ln117_985_fu_777_p2 = (or_ln117_984_fu_765_p2 | and_ln102_1410_fu_736_p2);

assign or_ln117_986_fu_791_p2 = (or_ln117_984_fu_765_p2 | and_ln102_1396_fu_713_p2);

assign or_ln117_987_fu_876_p2 = (or_ln117_986_reg_1569 | and_ln102_1412_fu_857_p2);

assign or_ln117_988_fu_892_p2 = (icmp_ln86_reg_1292_pp0_iter3_reg | and_ln102_1413_fu_862_p2);

assign or_ln117_989_fu_904_p2 = (icmp_ln86_reg_1292_pp0_iter3_reg | and_ln102_1397_reg_1563);

assign or_ln117_990_fu_916_p2 = (or_ln117_989_fu_904_p2 | and_ln102_1415_fu_871_p2);

assign or_ln117_991_fu_930_p2 = (icmp_ln86_reg_1292_pp0_iter3_reg | and_ln102_1391_reg_1557);

assign or_ln117_992_fu_988_p2 = (or_ln117_991_reg_1602 | and_ln102_1416_fu_969_p2);

assign or_ln117_993_fu_950_p2 = (or_ln117_991_fu_930_p2 | and_ln102_1398_fu_847_p2);

assign or_ln117_994_fu_1000_p2 = (or_ln117_993_reg_1612 | and_ln102_1418_fu_978_p2);

assign or_ln117_995_fu_956_p2 = (icmp_ln86_reg_1292_pp0_iter3_reg | and_ln102_1388_reg_1545);

assign or_ln117_996_fu_1020_p2 = (or_ln117_995_reg_1618 | and_ln102_1419_fu_983_p2);

assign or_ln117_997_fu_1032_p2 = (or_ln117_995_reg_1618 | and_ln102_1399_fu_965_p2);

assign or_ln117_998_fu_1077_p2 = (or_ln117_997_reg_1626 | and_ln102_1421_fu_1067_p2);

assign or_ln117_999_fu_1082_p2 = (or_ln117_995_reg_1618_pp0_iter5_reg | and_ln102_1392_reg_1584_pp0_iter5_reg);

assign or_ln117_fu_546_p2 = (and_ln102_1403_fu_540_p2 | and_ln102_1393_fu_520_p2);

assign select_ln117_1094_fu_616_p3 = ((or_ln117_reg_1506[0:0] == 1'b1) ? select_ln117_fu_609_p3 : 2'd3);

assign select_ln117_1095_fu_632_p3 = ((and_ln102_1389_reg_1482[0:0] == 1'b1) ? zext_ln117_115_fu_623_p1 : 3'd4);

assign select_ln117_1096_fu_643_p3 = ((or_ln117_978_fu_627_p2[0:0] == 1'b1) ? select_ln117_1095_fu_632_p3 : 3'd5);

assign select_ln117_1097_fu_657_p3 = ((or_ln117_979_fu_639_p2[0:0] == 1'b1) ? select_ln117_1096_fu_643_p3 : 3'd6);

assign select_ln117_1098_fu_665_p3 = ((or_ln117_980_fu_651_p2[0:0] == 1'b1) ? select_ln117_1097_fu_657_p3 : 3'd7);

assign select_ln117_1099_fu_677_p3 = ((and_ln102_reg_1466_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_116_fu_673_p1 : 4'd8);

assign select_ln117_1100_fu_746_p3 = ((or_ln117_981_fu_741_p2[0:0] == 1'b1) ? select_ln117_1099_reg_1534 : 4'd9);

assign select_ln117_1101_fu_758_p3 = ((or_ln117_982_reg_1539[0:0] == 1'b1) ? select_ln117_1100_fu_746_p3 : 4'd10);

assign select_ln117_1102_fu_769_p3 = ((or_ln117_983_fu_753_p2[0:0] == 1'b1) ? select_ln117_1101_fu_758_p3 : 4'd11);

assign select_ln117_1103_fu_783_p3 = ((or_ln117_984_fu_765_p2[0:0] == 1'b1) ? select_ln117_1102_fu_769_p3 : 4'd12);

assign select_ln117_1104_fu_797_p3 = ((or_ln117_985_fu_777_p2[0:0] == 1'b1) ? select_ln117_1103_fu_783_p3 : 4'd13);

assign select_ln117_1105_fu_805_p3 = ((or_ln117_986_fu_791_p2[0:0] == 1'b1) ? select_ln117_1104_fu_797_p3 : 4'd14);

assign select_ln117_1106_fu_881_p3 = ((or_ln117_987_fu_876_p2[0:0] == 1'b1) ? select_ln117_1105_reg_1574 : 4'd15);

assign select_ln117_1107_fu_897_p3 = ((icmp_ln86_reg_1292_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_117_fu_888_p1 : 5'd16);

assign select_ln117_1108_fu_908_p3 = ((or_ln117_988_fu_892_p2[0:0] == 1'b1) ? select_ln117_1107_fu_897_p3 : 5'd17);

assign select_ln117_1109_fu_922_p3 = ((or_ln117_989_fu_904_p2[0:0] == 1'b1) ? select_ln117_1108_fu_908_p3 : 5'd18);

assign select_ln117_1110_fu_934_p3 = ((or_ln117_990_fu_916_p2[0:0] == 1'b1) ? select_ln117_1109_fu_922_p3 : 5'd19);

assign select_ln117_1111_fu_942_p3 = ((or_ln117_991_fu_930_p2[0:0] == 1'b1) ? select_ln117_1110_fu_934_p3 : 5'd20);

assign select_ln117_1112_fu_993_p3 = ((or_ln117_992_fu_988_p2[0:0] == 1'b1) ? select_ln117_1111_reg_1607 : 5'd21);

assign select_ln117_1113_fu_1005_p3 = ((or_ln117_993_reg_1612[0:0] == 1'b1) ? select_ln117_1112_fu_993_p3 : 5'd22);

assign select_ln117_1114_fu_1012_p3 = ((or_ln117_994_fu_1000_p2[0:0] == 1'b1) ? select_ln117_1113_fu_1005_p3 : 5'd23);

assign select_ln117_1115_fu_1025_p3 = ((or_ln117_995_reg_1618[0:0] == 1'b1) ? select_ln117_1114_fu_1012_p3 : 5'd24);

assign select_ln117_1116_fu_1037_p3 = ((or_ln117_996_fu_1020_p2[0:0] == 1'b1) ? select_ln117_1115_fu_1025_p3 : 5'd25);

assign select_ln117_1117_fu_1045_p3 = ((or_ln117_997_fu_1032_p2[0:0] == 1'b1) ? select_ln117_1116_fu_1037_p3 : 5'd26);

assign select_ln117_1118_fu_1086_p3 = ((or_ln117_998_fu_1077_p2[0:0] == 1'b1) ? select_ln117_1117_reg_1631 : 5'd27);

assign select_ln117_1119_fu_1099_p3 = ((or_ln117_999_fu_1082_p2[0:0] == 1'b1) ? select_ln117_1118_fu_1086_p3 : 5'd28);

assign select_ln117_1120_fu_1113_p3 = ((or_ln117_1000_fu_1093_p2[0:0] == 1'b1) ? select_ln117_1119_fu_1099_p3 : 5'd29);

assign select_ln117_1121_fu_1121_p3 = ((or_ln117_1001_fu_1107_p2[0:0] == 1'b1) ? select_ln117_1120_fu_1113_p3 : 5'd30);

assign select_ln117_fu_609_p3 = ((and_ln102_1393_reg_1494[0:0] == 1'b1) ? zext_ln117_fu_605_p1 : 2'd2);

assign xor_ln104_527_fu_496_p2 = (icmp_ln86_1116_reg_1303 ^ 1'd1);

assign xor_ln104_528_fu_693_p2 = (icmp_ln86_1117_reg_1308_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_529_fu_510_p2 = (icmp_ln86_1118_reg_1314 ^ 1'd1);

assign xor_ln104_530_fu_561_p2 = (icmp_ln86_1119_reg_1320_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_531_fu_813_p2 = (icmp_ln86_1120_reg_1326_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_532_fu_827_p2 = (icmp_ln86_1121_reg_1332_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_533_fu_525_p2 = (icmp_ln86_1122_reg_1338 ^ 1'd1);

assign xor_ln104_534_fu_571_p2 = (icmp_ln86_1123_reg_1344_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_535_fu_708_p2 = (icmp_ln86_1124_reg_1350_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_536_fu_837_p2 = (icmp_ln86_1125_reg_1356_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_537_fu_842_p2 = (icmp_ln86_1126_reg_1362_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_538_fu_960_p2 = (icmp_ln86_1127_reg_1368_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_539_fu_1053_p2 = (icmp_ln86_1128_reg_1374_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_540_fu_1129_p2 = (icmp_ln86_1129_reg_1380_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_552_p2 = (icmp_ln86_reg_1292_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_599_p2 = (1'd1 ^ and_ln102_1401_fu_581_p2);

assign zext_ln117_115_fu_623_p1 = select_ln117_1094_fu_616_p3;

assign zext_ln117_116_fu_673_p1 = select_ln117_1098_fu_665_p3;

assign zext_ln117_117_fu_888_p1 = select_ln117_1106_fu_881_p3;

assign zext_ln117_fu_605_p1 = xor_ln117_fu_599_p2;

endmodule //my_prj_decision_function_61
