# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000512 1024 0.54 2580 43008 1.78995 2.22525 138.492 65.466 208.054 208.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000512 1024 0.54 2580 43056 1.79734 2.22822 165.075 65.5808 234.763 234.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000512 1024 0.54 2580 43040 1.79536 2.22515 172.428 65.4915 242.021 242.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000512 1024 0.54 2580 43008 1.78902 2.22192 158.708 65.4777 228.277 228.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000512 1024 0.54 2580 43000 1.80064 2.22413 162.127 65.5129 231.749 231.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000512 1024 0.54 2580 43008 1.7897 2.22102 165.081 65.5399 234.712 234.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000512 1024 0.54 2580 42960 1.79133 2.22003 166.634 65.3255 236.051 236.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000512 1024 0.54 2580 43008 1.79405 2.228 161.64 65.5495 231.294 231.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000512 1024 0.54 2580 42624 1.78678 2.21533 163.217 65.3531 232.654 232.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000512 1024 0.54 2580 42800 1.78998 2.21798 171.461 65.3226 240.874 240.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000512 1024 0.54 2580 42496 1.77552 2.20954 192.36 65.0947 261.521 261.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 0.000512 1024 0.54 2580 43200 1.79869 2.23104 143.825 65.5996 213.54 213.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000512 1024 0.54 2580 43200 1.79901 2.22861 144.41 65.5945 214.115 214.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000512 1024 0.54 2580 43200 1.7983 2.23171 145.383 65.6747 215.172 215.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000512 1024 0.54 2580 43120 1.80224 2.23437 145.139 65.5639 214.823 214.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000512 1024 0.54 2580 43008 1.79181 2.22259 144.87 65.5206 214.487 214.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000512 1024 0.54 2580 43056 1.79811 2.22998 166.762 65.5749 236.441 236.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000512 1024 0.54 2580 43040 1.79235 2.22003 164.195 65.5331 233.821 233.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000512 1024 0.54 2580 43008 1.78746 2.21802 172.586 65.486 242.158 242.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000512 1024 0.54 2580 43000 1.79814 2.22595 173.425 66.0847 243.614 243.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000512 1024 0.54 2580 43008 1.7912 2.22077 171.469 65.5357 241.098 241.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000512 1024 0.54 2580 42960 1.79306 2.21798 172.361 65.377 241.83 241.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000512 1024 0.54 2580 43008 1.79405 2.22794 164.089 65.5393 233.732 233.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000512 1024 0.54 2580 42624 1.78528 2.21395 180.924 65.3396 250.344 250.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000512 1024 0.54 2580 42800 1.79293 2.21837 187.703 65.3857 257.183 257.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000512 1024 0.54 2580 42496 1.77562 2.21107 171.593 65.0885 240.75 240.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000512 1024 0.54 2580 43200 1.79299 2.22822 137.386 65.5976 207.088 207.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000512 1024 0.54 2580 43120 1.79843 2.22666 151.174 65.5834 220.866 220.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000512 1024 0.54 2580 43200 1.79584 2.23405 143.029 65.6153 212.755 212.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000512 1024 0.54 2580 43120 1.7991 2.23046 144.079 65.5623 213.757 213.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000512 1024 0.54 2580 43008 1.79405 2.22618 140.505 65.4502 210.056 210.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000512 1024 0.54 2580 43056 1.79405 2.2281 174.383 65.5199 244.007 244.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000512 1024 0.54 2580 42912 1.79699 2.24051 131.562 65.6163 201.296 201.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000512 1024 0.54 2580 43040 1.79405 2.22531 172.968 65.5407 242.609 242.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000512 1024 0.54 2580 42880 1.79002 2.2336 127.605 65.5826 197.294 197.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000512 1024 0.54 2580 43008 1.78787 2.21629 161.223 65.4842 230.792 230.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000512 1024 0.54 2580 42624 1.896 2.21594 123.048 65.2753 192.519 192.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000512 1024 0.54 2580 43000 1.79866 2.22227 165.644 65.5133 235.263 235.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000512 1024 0.54 2580 42800 1.80003 2.21808 126.934 65.3688 196.4 196.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000512 1024 0.54 2580 43008 1.79066 2.22208 199.96 65.5442 269.597 269.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000512 1024 0.54 2580 42560 1.78381 2.21514 140.08 65.395 209.554 209.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000512 1024 0.54 2580 42720 1.79069 2.21798 193.763 65.3191 263.17 263.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000512 1024 0.54 2580 42720 1.78918 2.22157 141.855 65.486 211.433 211.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000512 1024 0.54 2580 43008 1.79213 2.22701 191.073 65.5397 260.712 260.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000512 1024 0.54 2580 42496 1.77766 2.20774 138.673 65.0482 207.785 207.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000512 1024 0.54 2580 42624 1.78586 2.2193 171.358 65.3546 240.8 240.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000512 1024 0.54 2580 42240 1.79238 2.23107 128.013 65.6031 197.72 197.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000512 1024 0.54 2580 42800 1.79274 2.21866 177.837 65.322 247.255 247.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000512 1024 0.54 2580 42400 1.78176 2.21021 137.914 65.1141 207.102 207.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000512 1024 0.54 2592 43200 1.792 2.22909 138.025 65.6441 207.769 207.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000512 1024 0.54 2592 43200 1.79907 2.23232 142.191 65.5372 211.844 211.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000512 1024 0.54 2592 43200 1.79728 2.23594 142.551 65.6115 212.276 212.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000512 1024 0.54 2592 43008 1.89235 2.22186 101.929 65.4831 171.61 171.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000512 1024 0.54 2592 43120 1.79894 2.22822 158.144 65.6239 227.878 227.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000512 1024 0.54 2592 43008 1.8903 2.22042 114.431 65.4867 184.111 184.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000512 1024 0.54 2592 43008 1.792 2.22083 152.469 65.5213 222.083 222.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000512 1024 0.54 2592 43008 1.90349 2.23101 105.723 65.5989 175.538 175.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000512 1024 0.54 2592 43056 1.7961 2.23094 169.152 65.5821 238.841 238.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000512 1024 0.54 2592 42912 1.79606 2.23424 129.678 65.6716 199.46 199.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000512 1024 0.54 2592 43040 1.792 2.22266 162.585 65.5353 232.217 232.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000512 1024 0.54 2592 42880 1.79427 2.23648 123.969 65.6294 193.712 193.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000512 1024 0.54 2592 43008 1.78646 2.22128 195.056 65.4039 264.553 264.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000512 1024 0.54 2592 42624 1.784 2.21629 135.54 65.284 204.904 204.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000512 1024 0.54 2592 43000 1.79802 2.22413 194.075 65.4597 263.638 263.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000512 1024 0.54 2592 42800 1.79066 2.21779 141.65 65.323 211.062 211.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000512 1024 0.54 2592 43008 1.78995 2.22077 188.23 65.4871 257.809 257.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000512 1024 0.54 2592 42560 1.78534 2.21126 135.463 65.3241 204.866 204.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000512 1024 0.54 2592 42960 1.79034 2.21571 181.054 65.3246 250.467 250.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000512 1024 0.54 2592 42720 1.79296 2.22397 133.111 65.4922 202.702 202.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000512 1024 0.54 2592 43008 1.792 2.22595 175.286 65.5472 244.932 245.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000512 1024 0.54 2592 42496 1.77952 2.20979 130.59 65.0968 199.753 199.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000512 1024 0.54 2575 43264 1.78966 2.22624 149.905 65.5905 219.595 219.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000512 1024 0.54 2575 43200 1.80429 2.2273 139.324 65.596 209.033 209.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000512 1024 0.54 2575 43040 1.89235 2.22595 96.9712 65.556 166.73 166.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000512 1024 0.54 2575 43200 1.79814 2.23037 147.347 65.6169 217.072 217.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000512 1024 0.54 2575 43008 1.89165 2.22003 105.349 65.4255 174.969 175.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000512 1024 0.54 2575 43120 1.79962 2.23082 153.461 65.5588 223.133 223.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000512 1024 0.54 2575 43008 1.8927 2.22371 109.897 65.4864 179.583 179.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000512 1024 0.54 2575 43136 1.79245 2.22602 153.206 65.5186 222.821 222.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000512 1024 0.54 2575 43008 1.90022 2.22995 109.751 65.5535 179.518 179.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000512 1024 0.54 2575 43056 1.80019 2.22826 170.281 65.5106 239.904 239.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000512 1024 0.54 2575 42912 1.7961 2.2401 130.145 65.6157 199.879 199.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000512 1024 0.54 2575 43040 1.78995 2.22045 165.242 65.5421 234.875 234.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000512 1024 0.54 2575 42880 1.8929 2.23043 125.196 65.6446 195.045 195.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000512 1024 0.54 2575 43008 1.78605 2.22064 189.751 65.4332 259.27 259.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000512 1024 0.54 2575 42624 1.78717 2.21846 136.157 65.3479 205.589 205.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000512 1024 0.54 2575 43000 1.80157 2.22627 192.445 65.5057 262.06 262.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000512 1024 0.54 2575 42800 1.79178 2.21798 141.173 65.3739 210.637 210.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000512 1024 0.54 2575 43008 1.78986 2.2248 183.872 65.5416 253.51 253.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000512 1024 0.54 2575 42560 1.78586 2.21267 132.155 65.3839 201.616 201.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000512 1024 0.54 2575 42960 1.78995 2.21286 178.41 65.9498 248.444 248.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000512 1024 0.54 2575 42720 1.79315 2.21837 131.928 65.5464 201.566 201.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000512 1024 0.54 2575 43008 1.79104 2.23165 176.293 65.5421 245.938 246.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000512 1024 0.54 2575 42496 1.78035 2.21024 131.466 65.0804 200.618 200.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000512 1024 0.54 2592 43136 1.79533 2.23232 137.797 65.6531 207.56 207.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 0.000512 1024 0.54 2592 43008 1.9 2.22432 95.317 65.4503 164.975 165.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000512 1024 0.54 2592 43120 1.80224 2.22842 140.598 65.5902 210.297 210.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000512 1024 0.54 2592 43040 1.89251 2.2263 99.4663 65.5363 169.203 169.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000512 1024 0.54 2592 43104 1.79626 2.23238 151.512 65.6247 221.248 221.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000512 1024 0.54 2592 42816 1.88893 2.22221 103.669 65.4288 173.288 173.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000512 1024 0.54 2592 43120 1.8008 2.22832 146.388 65.6161 216.117 216.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000512 1024 0.54 2592 43008 1.89235 2.22307 102.182 65.5495 171.932 172.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000512 1024 0.54 2592 42672 1.89686 2.21798 85.8984 65.274 155.369 155.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000512 1024 0.54 2592 43008 1.79405 2.22445 143.139 65.4668 212.704 212.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000512 1024 0.54 2592 43008 1.90544 2.22771 100.935 65.6088 170.763 170.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000512 1024 0.54 2592 42624 1.8952 2.21597 83.8083 65.3496 153.352 153.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000512 1024 0.54 2592 43056 1.79424 2.22957 196.37 65.5734 266.05 266.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000512 1024 0.54 2592 42912 1.79462 2.2313 136.988 65.6723 206.768 206.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000512 1024 0.54 2592 42768 1.90122 2.22198 119.894 65.3249 189.428 189.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000512 1024 0.54 2592 43040 1.79222 2.22275 185.895 65.5442 255.533 255.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000512 1024 0.54 2592 42880 1.79517 2.2287 137.651 65.6597 207.412 207.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000512 1024 0.54 2592 42720 1.89114 2.21901 117.042 65.5449 186.779 186.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000512 1024 0.54 2592 42816 1.78685 2.21888 173.428 65.4838 243.003 243.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000512 1024 0.54 2592 42624 1.78445 2.21594 128.372 65.289 197.742 197.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000512 1024 0.54 2592 42624 1.89098 2.22397 117.592 65.4779 187.264 187.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000512 1024 0.54 2592 43000 1.80019 2.22454 177.669 65.4693 247.243 247.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000512 1024 0.54 2592 42800 1.79194 2.21718 132.933 65.325 202.349 202.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000512 1024 0.54 2592 42000 1.90477 2.2145 115.798 64.9243 184.926 185.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000512 1024 0.54 2592 43008 1.79738 2.22131 172.076 65.4697 241.647 241.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000512 1024 0.54 2592 42560 1.7879 2.21366 130.032 65.3857 199.498 199.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000512 1024 0.54 2592 42336 1.89328 2.21846 114.049 65.5382 183.781 183.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000512 1024 0.54 2592 42720 1.79046 2.2151 169.415 65.3399 238.84 238.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000512 1024 0.54 2592 42720 1.79363 2.21834 130.478 65.4955 200.069 200.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000512 1024 0.54 2592 42480 1.90282 2.21594 115.157 65.3339 184.696 184.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000512 1024 0.54 2592 43008 1.79043 2.2273 170.779 65.5518 240.433 240.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000512 1024 0.54 2592 42496 1.7801 2.21014 131.301 65.0979 200.474 200.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000512 1024 0.54 2592 42240 1.90691 2.22803 113.482 65.5555 183.256 183.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000512 1024 0.54 2600 43200 1.78995 2.23162 139.385 65.5917 209.084 209.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 0.000512 1024 0.54 2600 43008 1.90054 2.22413 99.1973 65.4614 168.866 168.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000512 1024 0.54 2600 43120 1.79942 2.22906 153.073 65.5392 222.724 222.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000512 1024 0.54 2600 43040 1.89584 2.22262 110.145 65.5411 179.889 179.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000512 1024 0.54 2600 42720 1.89674 2.21536 90.7024 65.3765 160.276 160.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000512 1024 0.54 2600 43200 1.79734 2.23117 145.028 65.6261 214.761 214.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000512 1024 0.54 2600 43008 1.88867 2.22208 102.423 65.4332 172.047 172.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000512 1024 0.54 2600 42912 1.89824 2.23178 85.5035 65.6629 155.377 155.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000512 1024 0.54 2600 43120 1.79792 2.22851 186.429 65.5593 256.097 256.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000512 1024 0.54 2600 43008 1.7937 2.22413 129.845 65.4911 199.434 199.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000512 1024 0.54 2600 42672 1.89725 2.21635 114.055 65.3223 183.576 183.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000512 1024 0.54 2600 43008 1.78979 2.22493 175.911 65.5259 245.532 245.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000512 1024 0.54 2600 43008 1.90291 2.23194 122.017 65.5517 191.786 191.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000512 1024 0.54 2600 42624 1.8984 2.21411 101.663 65.2796 171.14 171.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000512 1024 0.54 2600 43056 1.79619 2.22762 181.533 65.5709 251.211 251.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000512 1024 0.54 2600 42912 1.79779 2.23027 133.385 65.6725 203.165 203.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000512 1024 0.54 2600 42768 1.90262 2.21696 119.76 65.3865 189.35 189.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000512 1024 0.54 2600 42624 1.89434 2.22237 110.864 65.4804 180.546 180.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000512 1024 0.54 2600 43040 1.79046 2.22227 175.962 65.5508 245.608 245.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000512 1024 0.54 2600 42880 1.7937 2.23437 130.969 65.6543 200.73 200.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000512 1024 0.54 2600 42720 1.89133 2.21882 117.681 65.7678 187.646 187.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000512 1024 0.54 2600 42240 1.88486 2.20602 107.651 65.0158 176.843 176.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000512 1024 0.54 2600 43008 1.78781 2.21594 169.437 65.4335 238.955 239.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000512 1024 0.54 2600 42624 1.78586 2.21642 127.952 65.2768 197.316 197.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000512 1024 0.54 2600 42624 1.8903 2.21872 112.979 65.4248 182.596 182.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000512 1024 0.54 2600 42240 1.90294 2.22835 103.915 65.5571 173.687 173.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000512 1024 0.54 2600 43000 1.80074 2.224 173.25 65.5249 242.878 242.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000512 1024 0.54 2600 42800 1.79382 2.21827 133.698 65.3167 203.107 203.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000512 1024 0.54 2600 42000 1.89882 2.21034 114.582 64.9716 183.748 183.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000512 1024 0.54 2600 42400 1.88211 2.20973 110.09 65.1204 179.384 179.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000512 1024 0.54 2592 43136 1.79238 2.22992 150.388 65.6031 220.093 220.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000512 1024 0.54 2592 43008 1.90371 2.22432 103.23 65.4633 172.909 172.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 0.000512 1024 0.54 2592 42816 1.89226 2.22022 85.7357 65.426 155.359 155.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000512 1024 0.54 2592 43120 1.79827 2.22723 145.068 65.5927 214.77 214.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000512 1024 0.54 2592 43040 1.89235 2.22413 102.153 65.551 171.904 171.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000512 1024 0.54 2592 42720 1.89862 2.21917 84.8644 65.3731 154.439 154.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000512 1024 0.54 2592 43104 1.79379 2.23373 182.541 65.6789 252.33 252.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000512 1024 0.54 2592 42816 1.83949 2.22822 126.344 65.4841 195.976 196.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000512 1024 0.54 2592 42912 1.89898 2.23232 111.629 65.6154 181.455 181.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000512 1024 0.54 2592 42624 1.89594 2.21757 94.2634 65.344 163.804 163.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000512 1024 0.54 2592 43120 1.79805 2.23158 174.717 65.5714 244.4 244.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000512 1024 0.54 2592 43008 1.8944 2.22413 123.729 65.4869 193.418 193.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000512 1024 0.54 2592 42672 1.90179 2.22003 105.17 65.2633 174.639 174.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000512 1024 0.54 2592 42560 1.89229 2.21469 93.1891 65.3901 162.769 162.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000512 1024 0.54 2592 43008 1.78995 2.22208 169.151 65.5157 238.76 238.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000512 1024 0.54 2592 43008 1.9 2.23072 119.894 65.6028 189.709 189.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000512 1024 0.54 2592 42624 1.89315 2.21654 99.7075 65.3479 169.248 169.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000512 1024 0.54 2592 42496 1.88445 2.20989 89.1694 65.0461 158.395 158.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000512 1024 0.54 2592 43056 1.79827 2.2288 170.558 65.5275 240.191 240.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000512 1024 0.54 2592 42912 1.79405 2.23242 129.003 65.6715 198.783 198.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000512 1024 0.54 2592 42768 1.90259 2.22093 115.91 65.3272 185.443 185.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000512 1024 0.54 2592 42624 1.89418 2.21782 109.751 65.4829 179.429 179.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000512 1024 0.54 2592 43040 1.79082 2.22208 169.616 65.4863 239.198 239.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000512 1024 0.54 2592 42880 1.79411 2.23283 127.853 65.5941 197.558 197.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000512 1024 0.54 2592 42720 1.89146 2.22003 114.463 65.5462 184.201 184.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000512 1024 0.54 2592 42240 1.88794 2.20634 105.134 65.0171 174.332 174.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000512 1024 0.54 2600 43200 1.79238 2.23027 152.772 65.6422 222.518 222.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000512 1024 0.54 2600 43008 1.9024 2.22326 109.766 65.4667 179.441 179.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 0.000512 1024 0.54 2600 43008 1.88784 2.21808 90.6962 65.4722 160.359 160.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000512 1024 0.54 2600 43120 1.80019 2.23437 143.046 65.5411 212.704 212.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000512 1024 0.54 2600 43040 1.89466 2.22173 101.769 65.4966 171.465 171.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000512 1024 0.54 2600 42720 1.90259 2.21706 85.1494 65.3248 154.678 154.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000512 1024 0.54 2600 42880 1.89651 2.23232 75.2259 65.6587 145.095 145.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000512 1024 0.54 2600 43200 1.79456 2.23642 180.986 65.597 250.692 250.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000512 1024 0.54 2600 43008 1.8903 2.22378 124.987 65.4108 194.597 194.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000512 1024 0.54 2600 42912 1.89773 2.23098 107.801 65.6022 177.615 177.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000512 1024 0.54 2600 42624 1.8944 2.2193 93.2004 65.3558 162.751 162.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000512 1024 0.54 2600 43120 1.79936 2.23072 171.585 65.5498 241.243 241.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000512 1024 0.54 2600 43008 1.79318 2.22026 117.028 65.4948 186.615 186.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000512 1024 0.54 2600 42672 1.90077 2.21811 103.646 65.3119 173.159 173.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000512 1024 0.54 2600 42560 1.89056 2.21184 90.6 65.3491 160.142 160.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000512 1024 0.54 2600 43008 1.79046 2.22163 164.374 65.4763 233.943 234.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000512 1024 0.54 2600 43008 1.90394 2.23027 118.542 65.607 188.365 188.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000512 1024 0.54 2600 42624 1.89427 2.21552 101.81 65.3413 171.343 171.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000512 1024 0.54 2600 42496 1.88826 2.20979 91.0088 65.0481 160.238 160.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000512 1024 0.54 2600 43056 1.7961 2.22822 176.425 65.5034 246.034 246.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000512 1024 0.54 2600 42912 1.79398 2.23437 133.549 65.6789 203.339 203.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000512 1024 0.54 2600 42768 1.90259 2.21766 117.242 65.3094 186.758 186.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000512 1024 0.54 2600 42624 1.88883 2.21686 109.741 65.532 179.461 179.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000512 1024 0.54 2600 42480 1.9041 2.21539 105.37 65.3248 174.898 174.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000512 1024 0.54 2600 43040 1.79293 2.21837 170.046 65.5435 239.683 239.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000512 1024 0.54 2600 42880 1.792 2.22934 130.535 65.601 200.237 200.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000512 1024 0.54 2600 42720 1.89578 2.22022 114.984 65.5362 184.718 184.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000512 1024 0.54 2600 42240 1.88547 2.20851 106.762 64.9539 175.891 175.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000512 1024 0.54 2600 42400 1.88438 2.21098 109.026 65.0548 178.256 178.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000512 1024 0.54 2580 43136 1.78851 2.22784 144.161 65.5954 213.855 213.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000512 1024 0.54 2580 43008 1.90013 2.2217 101.529 65.5301 171.265 171.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 0.000512 1024 0.54 2580 42816 1.88826 2.21834 83.8554 65.4764 153.524 153.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 0.000512 1024 0.54 2580 43008 1.90371 2.2279 74.3842 65.6006 144.2 144.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000512 1024 0.54 2580 43120 1.79888 2.23242 180.666 65.5876 250.366 250.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000512 1024 0.54 2580 43040 1.89443 2.2216 124.895 65.4891 194.581 194.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000512 1024 0.54 2580 42720 1.89987 2.21693 107.66 65.3879 177.245 177.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000512 1024 0.54 2580 42880 1.90042 2.22822 93.2626 65.6088 163.084 163.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000512 1024 0.54 2580 43104 1.79603 2.22678 174.032 65.6753 243.81 243.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000512 1024 0.54 2580 42816 1.89565 2.21699 120.394 65.4153 190.011 190.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000512 1024 0.54 2580 42912 1.89632 2.22774 102.744 65.6782 172.626 172.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000512 1024 0.54 2580 42624 1.89667 2.21184 90.495 65.3488 160.033 160.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000512 1024 0.54 2580 42720 1.89206 2.22205 81.1403 65.4899 150.826 150.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000512 1024 0.54 2580 43120 1.79693 2.23232 163.827 65.611 233.551 233.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000512 1024 0.54 2580 43008 1.89283 2.21923 117.752 65.5436 187.492 187.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000512 1024 0.54 2580 42672 1.90054 2.21715 100.311 65.3057 169.82 169.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000512 1024 0.54 2580 42560 1.88688 2.21798 88.3557 65.3371 157.878 157.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000512 1024 0.54 2580 42560 1.8985 2.21389 79.4064 65.1672 148.773 148.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000512 1024 0.54 2580 43008 1.79062 2.22294 155.946 65.5141 225.559 225.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000512 1024 0.54 2580 43008 1.90144 2.23232 115.216 65.5507 184.986 185.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000512 1024 0.54 2580 42624 1.89597 2.21389 97.517 65.3022 167.011 167.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000512 1024 0.54 2580 42496 1.89005 2.21088 86.1063 65.0463 155.336 155.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000512 1024 0.54 2580 42240 1.89008 2.20614 77.6449 64.953 146.782 146.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000512 1024 0.54 2624 43136 1.78922 2.23232 142.771 65.5931 212.465 212.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000512 1024 0.54 2624 43008 1.8985 2.22208 100.378 65.5188 170.099 170.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 0.000512 1024 0.54 2624 42816 1.88963 2.21965 83.7493 65.4782 153.423 153.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 0.000512 1024 0.54 2624 43008 1.90464 2.22848 74.0466 65.5531 143.816 143.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000512 1024 0.54 2624 43040 1.79837 2.22861 175.776 65.6036 245.486 245.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000512 1024 0.54 2624 42880 1.89405 2.22509 121.379 65.5487 191.133 191.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000512 1024 0.54 2624 42720 1.90259 2.21872 102.562 65.3325 172.101 172.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000512 1024 0.54 2624 42880 1.89501 2.23027 91.8937 65.6618 161.764 161.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000512 1024 0.54 2624 42400 1.89952 2.22013 80.395 65.3172 149.919 150.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000512 1024 0.54 2624 43104 1.79277 2.23283 171.132 65.6233 240.861 240.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000512 1024 0.54 2624 42816 1.88298 2.2175 118.917 65.4254 188.524 188.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000512 1024 0.54 2624 42912 1.89696 2.23027 100.44 65.6757 170.326 170.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000512 1024 0.54 2624 42624 1.89744 2.21389 89.0672 65.2961 158.559 158.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000512 1024 0.54 2624 42720 1.89674 2.21626 77.4858 65.491 147.175 147.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000512 1024 0.54 2624 43008 1.79926 2.2297 159.259 65.6157 228.981 229.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000512 1024 0.54 2624 42784 1.8953 2.22413 114.311 65.5385 184.051 184.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000512 1024 0.54 2624 42672 1.8953 2.21802 97.3044 65.3061 166.807 166.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000512 1024 0.54 2624 42560 1.88826 2.21184 85.262 65.3912 154.838 154.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000512 1024 0.54 2624 42000 1.89459 2.21594 75.98 65.1653 145.337 145.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000512 1024 0.54 2624 43008 1.78995 2.22429 155.152 65.466 224.715 224.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000512 1024 0.54 2624 43008 1.90259 2.232 113.02 65.5974 182.836 182.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000512 1024 0.54 2624 42624 1.89645 2.21277 95.1244 65.2921 164.615 164.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000512 1024 0.54 2624 42496 1.88445 2.2095 84.1788 65.0449 153.402 153.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000512 1024 0.54 2624 42240 1.88986 2.20547 76.3412 64.962 145.484 145.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000512 1024 0.54 2624 42240 1.90259 2.22874 71.9456 65.6129 141.771 141.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 550 0.000512 1024 0.54 2688 43072 1.7959 2.23642 143.095 65.672 212.881 212.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000512 1024 0.54 2688 43008 1.78944 2.22662 158.229 65.6549 227.982 228.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000512 1024 0.54 2688 42880 1.90413 2.2217 113.608 65.4564 183.276 183.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000512 1024 0.54 2688 42816 1.89645 2.22208 95.6071 65.485 165.295 165.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000512 1024 0.54 2688 42752 1.90278 2.2256 85.1079 65.5604 154.882 154.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000512 1024 0.54 2688 42880 1.89773 2.22902 77.0881 66.2391 147.536 147.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 0.000512 1024 0.54 2688 42624 1.89645 2.21501 72.4132 65.291 141.9 141.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 0.000512 1024 0.54 2688 42560 1.89235 2.21184 67.8015 65.3196 137.308 137.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 0.000512 1024 0.54 2688 41984 1.89158 2.21002 63.8576 65.0222 133.065 133.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 0.000512 1024 0.54 2580 42560 1.8903 2.21389 61.9357 65.3902 131.512 131.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 0.000512 1024 0.54 2624 42560 1.88653 2.21466 61.4297 65.3188 130.932 131.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 0.000512 1024 0.54 2600 42560 1.89293 2.21389 62.5111 65.1721 131.871 131.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 0.000512 1024 0.54 2592 42560 1.89235 2.21194 62.2364 65.0989 131.521 131.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 0.000512 1024 0.54 2592 43008 1.90406 2.22813 71.0336 65.6033 140.853 140.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 0.000512 1024 0.54 2592 42240 1.88054 2.21341 99.7149 65.1653 169.058 169.138
