# Universal Asynchronous Transmitter-Reciever

A UART implementation in Verilog using Xilinx Vivado.

A testbench is included.