energi effici high perform current mode neural network circuit memristor digit assist analog cmos neuron aranya goswami sagar kumashi vikash sehwag siddharth kumar singh manni jain kaushik roy mrigank sharad depart electron ece iit kharagpur west bengal india school electr engin purdu univers west lafayett usa abstract emerg nano scale programm resist ram rram identifi promis technolog implement brain inspir comput hardwar neural network architectur essenti involv comput scalar product input data vector store network weight effici implement high densiti cross bar array rram integr cmos design cmos interfac respons provid input excit process output order achiev high energi effici high integr densiti rram base neuromorph hardwar design rram cmos interfac play major role work propos design high perform current mode cmos interfac rram base neural network design current mode excit input interfac design digit assist current mode cmos neuron circuit output interfac present propos techniqu achiev energi well perform improv convent approach employ literatur network level simul propos scheme achiev order magnitud lower energi dissip compar digit asic implement feed forward neural network introduct demand high perform comput increas tradit von neumann comput architectur effici year neuromorph hardwar system gain great attent system provid capabl biolog percept process compact energi effici platform activ carri neural network algorithm enhanc system implement built convent cpu gpu fpga year devic solut propos fabric nano scale programm resist element general categor term memristor special interest amen integr state art cmos technolog memristor base filament devic integr metal crossbar high densiti resist crossbar memori rcm continu rang resist valu obtain devic facilit design multi level volatil memori resist crossbar memori rcm technolog led interest possibl combin memori comput rcm high suitabl class boolean comput applic involv pattern match applic employ high memori intens comput requir correl multidimension input data larg number store pattern templat order find best match convent digit process techniqu task incur high energi real estat cost sheer number comput involv structur rcm closer fit class associ comput direct nano scale memori array associ comput provid high degre parallel apart elimin overhead memori read associ comput practic complex rcm essenti analog natur involv evalu degre correl input store data project investig construct neuron circuit dot product produc crossbar array input produc voltag level compar refer voltag level produc digit output compar neuron design essenti respect transimped amplifi low input imped high toler variabl process variat mismatch descript element circuit regul cascod transimped amplifi figur basic triod transconductor structur simpl rgc triod transconductor figur regul amplifi vds constant determin overdr voltag voltag control place current voltag feedback increas output imped concept drive gate amplifi forc equal voltag variat drain lesser extent amplifi regul voltag smaller variat current output current remain constant yield higher output imped razavi rout solut regul cascod replac auxiliari amplifi order overcom restrict figur circuit figur propos mahattanakul toumazou singl transistor replac amplifi figur circuit call regul cascod abbrevi rgc rgc achiev gain boost increas output imped cascod devic calcul assum satur region figur tune control voltag sourc current sourc prefer practic control voltag sourc lower power consumpt vari squar root function ofic simpl rgc transconductor singl transistor achiev gain boost reduc area power wast auxiliari amplifi circuit fig refer literatur regul cascod stage reason design paper point circuit fig deriv cascod stage common sourc common gate stage view common gate stage loop voltag amplifi divid input imped amplifi gain circuit fig well high gain amplifi deriv cascod stage proper call regul cascod common sourc transistor activ load amplifi stage voltag gain increment resist load current sourc input imped success approxim regist success approxim adc type analog digit convert convert continu analog waveform discret digit represent binari searchthrough quantiz level final converg digit output convers variat implement sar adc basic architectur simpl figur analog input voltag vin held track hold implement binari search algorithm bit regist set midscal msb set forc dac output vdac vref vref refer voltag provid adc comparison perform determin vin greater vdac vin greater vdac compar output logic high msb bit regist remain convers vin vdac compar output logic low msb regist clear logic sar control logic move bit forc bit high comparison sequenc continu lsb convers complet bit digit word regist notic comparison period requir bit adc general speak bit sar adc will requir comparison period will readi convers current complet mathemat vin xvref normal input voltag object digit accuraci algorithm proceed initi approxim ith approxim signum function sgn mathemat induct schemat sar logic consist shift regist code shift regist flip flop figur initi reset low control set reset line sequenc flip flop reset signal control reset code regist flip flop set control set output forc msb bit weight vfsr sequenc regist reset initi set input code regist flip flop logic code regist output state sequenc msb set analog equival weight will generat dac reset high clock trigger out logic high low high transit trigger clock code regist flip flop store control bus output clock run code regist flip flop retain set output process repeat flip flop clock cycl high state sequenc flip flop control code regist lsb flip flop design circuit complet circuit array neuron input output termin input termin form output crossbar array input scalar dot product input weight memristor array sar logic share input output neuron buffer connect control logic time instant neuron block activ sar logic take finit time adjust input voltag neuron turn combin transistor mirror bias current feedback branch stabil neuron input complet neuron select control logic process repeat stabil circuit depend number neuron array frequenc oper sar logic block techniqu stabil point output circuit individu neuron neuron circuit regul cascad transimped amplifi essenti common gate amplifi feedback reduc input imped decreas variabl input point increas output imped bias current feedback amplifi control binari weight array pmos transistor sar logic block compar input voltag refer voltag turn turn success transistor array analog mux gate pmos transistor proper bias chang bias current chang vgs feedback amplifi adjust input voltag voltag stabil diagram variabl point process variat mismatch transistor simul mont carlo analysi cadenc check circuit sar stabil figur standard deviat point remark drop initi number run variabl consider reduc stabl point allow better comparison power consumpt circuit measur vdd bias current main transistor input output characterist respons linear neuron circuit bandwidth high circuit effortless nanosecond respons time neuron model sar stabil input complet circuit show neuron share sar logic input output cadenc schemat conclus futur work design circuit success achiev low power low input imped point stabil high bandwidth characterist ideal interfac crossbar structur output level project involv prepar layout diagram circuit fabric circuit commerci cleanroom facil test valid circuit will perform add refer http stamp arnumb http ftp arxiv paper pdf 