<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_sei_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__sei__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_sei_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__sei__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_SEI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_SEI_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>            __RW uint32_t CTRL;                <span class="comment">/* 0x0: Engine control register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>            __RW uint32_t PTR_CFG;             <span class="comment">/* 0x4: Pointer configuration register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>            __RW uint32_t WDG_CFG;             <span class="comment">/* 0x8: Watch dog configuration register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>            __R  uint32_t EXE_STA;             <span class="comment">/* 0x10: Execution status */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>            __R  uint32_t EXE_PTR;             <span class="comment">/* 0x14: Execution pointer */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>            __R  uint32_t EXE_INST;            <span class="comment">/* 0x18: Execution instruction */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>            __R  uint32_t WDG_STA;             <span class="comment">/* 0x1C: Watch dog status */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a2f5e8fb10cf58208041b8989334cf94c">   23</a></span>        } ENGINE;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>            __RW uint32_t CTRL;                <span class="comment">/* 0x20: Transceiver control register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>            __RW uint32_t TYPE_CFG;            <span class="comment">/* 0x24: Transceiver configuration register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>            __RW uint32_t BAUD_CFG;            <span class="comment">/* 0x28: Transceiver baud rate register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>            __RW uint32_t DATA_CFG;            <span class="comment">/* 0x2C: Transceiver data timing configuration */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>            __RW uint32_t CLK_CFG;             <span class="comment">/* 0x30: Transceiver clock timing configuration */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x34 - 0x37: Reserved */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>            __R  uint32_t PIN;                 <span class="comment">/* 0x38: Transceiver pin status */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>            __R  uint32_t STATE;               <span class="comment">/* 0x3C: FSM of asynchronous */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a9bc2dd609ef18a965b18510e354a7403">   33</a></span>        } XCVR;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>            __RW uint32_t IN_CFG;              <span class="comment">/* 0x40: Trigger input configuration */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>            __W  uint32_t SW;                  <span class="comment">/* 0x44: Software trigger */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>            __RW uint32_t PRD_CFG;             <span class="comment">/* 0x48: Period trigger configuration */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>            __RW uint32_t PRD;                 <span class="comment">/* 0x4C: Trigger period */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>            __RW uint32_t OUT_CFG;             <span class="comment">/* 0x50: Trigger output configuration */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>            __R  uint8_t  RESERVED0[12];       <span class="comment">/* 0x54 - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>            __R  uint32_t PRD_STS;             <span class="comment">/* 0x60: Period trigger status */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>            __R  uint32_t PRD_CNT;             <span class="comment">/* 0x64: Period trigger counter */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>            __R  uint8_t  RESERVED1[24];       <span class="comment">/* 0x68 - 0x7F: Reserved */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a7872ac9ef0b7c6066595c6280423cce7">   44</a></span>        } TRG;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>            __RW uint32_t CMD[4];              <span class="comment">/* 0x80 - 0x8C: Trigger command */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>            __R  uint8_t  RESERVED0[16];       <span class="comment">/* 0x90 - 0x9F: Reserved */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>            __R  uint32_t TIME[4];             <span class="comment">/* 0xA0 - 0xAC: Trigger Time */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>            __R  uint8_t  RESERVED1[16];       <span class="comment">/* 0xB0 - 0xBF: Reserved */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structSEI__Type.html#af00e33ad681f1be37c9b28d09601f348">   50</a></span>        } TRG_TABLE;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>            __RW uint32_t MODE;                <span class="comment">/* 0xC0: command register mode */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>            __RW uint32_t IDX;                 <span class="comment">/* 0xC4: command register configuration */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>            __R  uint8_t  RESERVED0[24];       <span class="comment">/* 0xC8 - 0xDF: Reserved */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>            __RW uint32_t CMD;                 <span class="comment">/* 0xE0: command */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>            __RW uint32_t SET;                 <span class="comment">/* 0xE4: command bit set register */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>            __RW uint32_t CLR;                 <span class="comment">/* 0xE8: command bit clear register */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>            __RW uint32_t INV;                 <span class="comment">/* 0xEC: command bit invert register */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>            __R  uint32_t IN;                  <span class="comment">/* 0xF0: Commad input */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>            __R  uint32_t OUT;                 <span class="comment">/* 0xF4: Command output */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>            __RW uint32_t STS;                 <span class="comment">/* 0xF8: Command status */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>            __R  uint8_t  RESERVED1[4];        <span class="comment">/* 0xFC - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structSEI__Type.html#aeec71c3d02d3da9a5bf9aa66de71e1e7">   63</a></span>        } CMD;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>            __RW uint32_t <a class="code hl_define" href="group__common__interface.html#ga3acffbd305ee72dcd4593c0d8af64a4f">MIN</a>;                 <span class="comment">/* 0x100: command start value */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>            __RW uint32_t <a class="code hl_define" href="group__common__interface.html#gafa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a>;                 <span class="comment">/* 0x104: command end value */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>            __RW uint32_t MSK;                 <span class="comment">/* 0x108: command compare bit enable */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x10C - 0x10F: Reserved */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>            __RW uint32_t PTA;                 <span class="comment">/* 0x110: command pointer 0 - 3 */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>            __RW uint32_t PTB;                 <span class="comment">/* 0x114: command pointer 4 - 7 */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structSEI__Type.html#aef53dab1c8638a81ff735f6fc206c05d">   71</a></span>            __RW uint32_t <a class="code hl_variable" href="structSEI__Type.html#aef53dab1c8638a81ff735f6fc206c05d">PTC</a>;                 <span class="comment">/* 0x118: command pointer 8 - 11 */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a1bdbb209176ed892239db16aedba96b8">   72</a></span>            __RW uint32_t <a class="code hl_variable" href="structSEI__Type.html#a1bdbb209176ed892239db16aedba96b8">PTD</a>;                 <span class="comment">/* 0x11C: command pointer 12 - 15 */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a3fdc91f43807798b4bbefb3ead54b9e8">   73</a></span>        } CMD_TABLE[8];</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>            __RW uint32_t TRAN[4];             <span class="comment">/* 0x200 - 0x20C: Latch state transition configuration */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>            __RW uint32_t CFG;                 <span class="comment">/* 0x210: Latch configuration */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x214 - 0x217: Reserved */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>            __R  uint32_t TIME;                <span class="comment">/* 0x218: Latch time */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>            __R  uint32_t STS;                 <span class="comment">/* 0x21C: Latch status */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a1e069b1228b0658b0cdc20d18b52c01f">   80</a></span>        } LATCH[4];</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>            __RW uint32_t SMP_EN;              <span class="comment">/* 0x280: Sample selection register */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>            __RW uint32_t SMP_CFG;             <span class="comment">/* 0x284: Sample configuration */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>            __RW uint32_t SMP_DAT;             <span class="comment">/* 0x288: Sample data */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x28C - 0x28F: Reserved */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>            __RW uint32_t SMP_POS;             <span class="comment">/* 0x290: Sample override position */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>            __RW uint32_t SMP_REV;             <span class="comment">/* 0x294: Sample override revolution */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>            __RW uint32_t SMP_SPD;             <span class="comment">/* 0x298: Sample override speed */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>            __RW uint32_t SMP_ACC;             <span class="comment">/* 0x29C: Sample override accelerate */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>            __RW uint32_t UPD_EN;              <span class="comment">/* 0x2A0: Update configuration */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>            __RW uint32_t UPD_CFG;             <span class="comment">/* 0x2A4: Update configuration */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>            __RW uint32_t UPD_DAT;             <span class="comment">/* 0x2A8: Update data */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            __RW uint32_t UPD_TIME;            <span class="comment">/* 0x2AC: Update overide time */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>            __RW uint32_t UPD_POS;             <span class="comment">/* 0x2B0: Update override position */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>            __RW uint32_t UPD_REV;             <span class="comment">/* 0x2B4: Update override revolution */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>            __RW uint32_t UPD_SPD;             <span class="comment">/* 0x2B8: Update override speed */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>            __RW uint32_t UPD_ACC;             <span class="comment">/* 0x2BC: Update override accelerate */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>            __R  uint32_t SMP_VAL;             <span class="comment">/* 0x2C0: Sample valid */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>            __R  uint32_t SMP_STS;             <span class="comment">/* 0x2C4: Sample status */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>            __R  uint8_t  RESERVED1[4];        <span class="comment">/* 0x2C8 - 0x2CB: Reserved */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>            __R  uint32_t TIME_IN;             <span class="comment">/* 0x2CC: input time */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>            __R  uint32_t POS_IN;              <span class="comment">/* 0x2D0: Input position */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>            __R  uint32_t REV_IN;              <span class="comment">/* 0x2D4: Input revolution */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>            __R  uint32_t SPD_IN;              <span class="comment">/* 0x2D8: Input speed */</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>            __R  uint32_t ACC_IN;              <span class="comment">/* 0x2DC: Input accelerate */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>            __R  uint8_t  RESERVED2[4];        <span class="comment">/* 0x2E0 - 0x2E3: Reserved */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>            __R  uint32_t UPD_STS;             <span class="comment">/* 0x2E4: Update status */</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>            __R  uint8_t  RESERVED3[24];       <span class="comment">/* 0x2E8 - 0x2FF: Reserved */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structSEI__Type.html#ad49caacad7936764f71cb1b952e0eb4e">  109</a></span>        } POS;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>            __RW uint32_t INT_EN;              <span class="comment">/* 0x300: Interrupt Enable */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>            __W  uint32_t INT_FLAG;            <span class="comment">/* 0x304: Interrupt flag */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>            __R  uint32_t INT_STS;             <span class="comment">/* 0x308: Interrupt status */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>            __R  uint8_t  RESERVED0[4];        <span class="comment">/* 0x30C - 0x30F: Reserved */</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>            __RW uint32_t POINTER0;            <span class="comment">/* 0x310: Match pointer 0 */</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>            __RW uint32_t POINTER1;            <span class="comment">/* 0x314: Match pointer 1 */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>            __RW uint32_t INSTR0;              <span class="comment">/* 0x318: Match instruction 0 */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>            __RW uint32_t INSTR1;              <span class="comment">/* 0x31C: Match instruction 1 */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a7dd895ada4396e062f2c9e56c2b33539">  119</a></span>        } IRQ;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        __RW uint32_t DMA_EN;                  <span class="comment">/* 0x320: DMA Enable */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        __R  uint8_t  RESERVED0[220];          <span class="comment">/* 0x324 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structSEI__Type.html#a8dc03f720269b73a6cac96c5a4e42cbe">  122</a></span>    } CTRL[13];</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    __RW uint32_t INSTR[256];                  <span class="comment">/* 0x3400 - 0x37FC: Instructions */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>        __RW uint32_t MODE;                    <span class="comment">/* 0x3800:  */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>        __RW uint32_t IDX;                     <span class="comment">/* 0x3804: Data register bit index */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>        __RW uint32_t GOLD;                    <span class="comment">/* 0x3808: Gold data for data check */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        __RW uint32_t CRCINIT;                 <span class="comment">/* 0x380C: CRC calculation initial vector */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>        __RW uint32_t CRCPOLY;                 <span class="comment">/* 0x3810: CRC calculation polynomial */</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        __R  uint8_t  RESERVED0[12];           <span class="comment">/* 0x3814 - 0x381F: Reserved */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        __RW uint32_t DATA;                    <span class="comment">/* 0x3820: Data value */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        __RW uint32_t SET;                     <span class="comment">/* 0x3824: Data bit set */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>        __RW uint32_t CLR;                     <span class="comment">/* 0x3828: Data bit clear */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>        __RW uint32_t INV;                     <span class="comment">/* 0x382C: Data bit invert */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        __R  uint32_t IN;                      <span class="comment">/* 0x3830: Data input */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>        __R  uint32_t OUT;                     <span class="comment">/* 0x3834: Data output */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>        __RW uint32_t STS;                     <span class="comment">/* 0x3838: Data status */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>        __R  uint8_t  RESERVED1[4];            <span class="comment">/* 0x383C - 0x383F: Reserved */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="structSEI__Type.html#ac831f91e460a536327d4528ec8b14e7f">  139</a></span>    } DAT[32];</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>} <a class="code hl_struct" href="structSEI__Type.html">SEI_Type</a>;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Bitfield definition for register of struct array CTRL: CTRL */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * WATCH (RW)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * Enable watch dog</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 0: Watch dog disabled</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * 1: Watch dog enabled</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9bf9b87baa110b30561b2c97d756032f">  151</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2608caacffe65bd0b0e15f6c5e68e468">  152</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_SHIFT (24U)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5db68a11ca106ed3de466ea9a78d7a71">  153</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_WATCH_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_WATCH_MASK)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6cd254f2b7ed153d4abf0ee2c6fe9c3a">  154</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_WATCH_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_WATCH_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_WATCH_SHIFT)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">/*</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * ARMING (RW)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> *</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * Wait for trigger before excuting</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * 0: Execute on enable</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * 1: Wait trigger before exection after enabled</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> */</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1c441b545e2eecc9d07de185d3d2408f">  163</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0ebe8fc1e4866c78d3193be17ff2f3dd">  164</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_SHIFT (16U)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af17c2547aee76236c0d952a6950754d4">  165</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_ARMING_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_ARMING_MASK)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adc086c0ad45858d08c31e961685c7127">  166</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ARMING_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_ARMING_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_ARMING_SHIFT)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/*</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * EXCEPT (RW)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * Explain timout as exception</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 0: when timeout, pointer move to next instruction</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 1: when timeout, pointer jump to timeout vector</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae8c34d9f80be3d9b86bbc08a41a760aa">  175</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_MASK (0x100U)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b7e73c52d3d582cd53110c7155c7364">  176</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_SHIFT (8U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab94b52d39a28d8d5629feb0db9ff5721">  177</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_EXCEPT_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_EXCEPT_MASK)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17c9cd6ce834023c9dd0c81ff8d48d5c">  178</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_EXCEPT_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_EXCEPT_SHIFT)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * REWIND (RW)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * Rewind execution pointer</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * 0: run</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * 1: clean status and rewind</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a949d3d80b446a1d3b69baf89280ea5ef">  187</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_MASK (0x10U)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2875bd5fc813f98ef7916819bd98f357">  188</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_SHIFT (4U)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aff6155afb8cf11c907d28bc5ae769db8">  189</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_REWIND_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_REWIND_MASK)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4055e827c31e1809f615e9439d0f2141">  190</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_REWIND_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_REWIND_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_REWIND_SHIFT)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/*</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> *</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * Enable</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3e2b3a37e8a0d0f71185d0bafec8edd0">  199</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abd3519fc9a1b01ba86fcbf4bc401db89">  200</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6b3ec003cf462da2f8d1b4c979638a47">  201</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_CTRL_ENABLE_SHIFT) &amp; SEI_CTRL_ENGINE_CTRL_ENABLE_MASK)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a98a8547fdf4ec53ab1d66ac2c15ea4ff">  202</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_CTRL_ENABLE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_CTRL_ENABLE_MASK) &gt;&gt; SEI_CTRL_ENGINE_CTRL_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PTR_CFG */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/*</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * DAT_CDM (RW)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> *</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * Select DATA register to receive CDM bit in BiSSC slave mode</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * 0: ignore</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * 1: command</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * 2: data register 2</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * 3: data register 3</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * 29:data register 29</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * 30: value 0 when send, ignore in receive</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * 31: value1 when send, ignore in receive</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af8978034cdc822fa2d092e747f0d6850">  218</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af670818f49ed11739f5642a40de7fe99">  219</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SHIFT (24U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20b35040d2ace58e0a33349c64b19132">  220</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_MASK)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8cea8446436513bc5e261d313eae1d47">  221</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_DAT_CDM_SHIFT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * DAT_BASE (RW)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> *</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * Bias for data register access, if calculated index bigger than 32, index will wrap around</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 0: real data index</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * 1: access index is 1 greater than instruction address</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * 2: access index is 2 greater than instruction address</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * 31: access index is 31 greater than instruction address</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae690231171d3d406be9a898461960a16">  233</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a90e4b40adf20e170649369cd85eb6c35">  234</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SHIFT (16U)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae8bc29388d887020e22a99cd5aaaa8e3">  235</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_MASK)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad5f223d5e885d0d9f68a635f2c056f65">  236</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_DAT_BASE_SHIFT)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/*</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * POINTER_WDOG (RW)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * Pointer to the instruction that the program starts executing after the instruction timeout. The timeout is WDOG_TIME</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8e2f8e5b4a32629f166821f5794dd364">  243</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3709d66a8fa6ea1ca881797f4155c848">  244</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SHIFT (8U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af2121dbd502f4a309460eb8c146cf7e6">  245</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_MASK)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2262231f99f4e8bc426c005f1271009e">  246</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_WDOG_SHIFT)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/*</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * POINTER_INIT (RW)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> *</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * Initial execute pointer</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> */</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a18eacc9cf6cde46deaa0d7d7824532cc">  253</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_MASK (0xFFU)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac631bc87f62c0200f7ba15571e431f28">  254</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SHIFT (0U)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a73a84bf77f3209940ac417f94b461933">  255</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SHIFT) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_MASK)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a79c2975ae3fcf4534221045f1f58ae1c">  256</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_MASK) &gt;&gt; SEI_CTRL_ENGINE_PTR_CFG_POINTER_INIT_SHIFT)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/* Bitfield definition for register of struct array CTRL: WDG_CFG */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/*</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * WDOG_TIME (RW)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> *</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * Time out count for each instruction, counter in bit time.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6c39a119565eca9af157cea6e7bef28f">  264</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7fc94891d88532ebd968221fefc4271d">  265</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3ef9bc1f57901f943635d7639e001dda">  266</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SHIFT) &amp; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_MASK)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac43e0db469e44f3a0c388f17da630bcc">  267</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_MASK) &gt;&gt; SEI_CTRL_ENGINE_WDG_CFG_WDOG_TIME_SHIFT)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/* Bitfield definition for register of struct array CTRL: EXE_STA */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/*</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * TRIGERED (RO)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> *</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * Execution has been triggered</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * 0: Execution not triggered</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * 1: Execution triggered</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad14e7326c4a667fea85de13dc4367a54">  277</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_TRIGERED_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afdc0113114b7fce9394be6369251cecd">  278</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_TRIGERED_SHIFT (20U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a270c60f583f1c91997829f645c23a4fb">  279</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_TRIGERED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_TRIGERED_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_TRIGERED_SHIFT)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/*</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * ARMED (RO)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> *</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * Waiting for trigger for execution</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * 0: Not in waiting status</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * 1: In waiting status</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afa35ba2ba8e756b7fc7916509c4b7087">  288</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_ARMED_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1198eba44bcf68618a9d3f276af6958a">  289</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_ARMED_SHIFT (16U)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a607337c070aef1e3980abaf1d5e8ecf0">  290</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_ARMED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_ARMED_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_ARMED_SHIFT)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * EXPIRE (RO)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * Watchdog timer expired</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * 0: Not expired</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * 1: Expired</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4cd142137ddbb95a91d3e239f206767c">  299</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_EXPIRE_MASK (0x100U)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afb3eb273a17dcdf1ff9f39a9010022b7">  300</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_EXPIRE_SHIFT (8U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9aeef25af72b1c07807afcdbdccf9b4d">  301</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_EXPIRE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_EXPIRE_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_EXPIRE_SHIFT)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/*</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * STALL (RO)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> *</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> * Program finished</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * 0: Program is executing</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> * 1: Program finished</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment"> */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1cb0aa00fbe61444b83e24b3a6905d50">  310</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_STALL_MASK (0x1U)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6ed79abd5a3f979079ed56dd9daea162">  311</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_STALL_SHIFT (0U)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5864cf84778fd9c29e66b475750b26e5">  312</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_STA_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_STA_STALL_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_STA_STALL_SHIFT)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/* Bitfield definition for register of struct array CTRL: EXE_PTR */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">/*</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * HALT_CNT (RO)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> *</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * Halt count in halt instrution</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa69c98ebb4803d7ba63a1043ceee2c06">  320</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a26876d3be57d6e086afe3c5f7b9f0a05">  321</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_SHIFT (24U)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5511e490bd4a6c2e69d614b0da6552a0">  322</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_PTR_HALT_CNT_SHIFT)</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">/*</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * BIT_CNT (RO)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> *</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * Bit count in send and receive instruction execution</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad6ee31b55609bfa0f05630ad2fbbe64b">  329</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adcbb6d85d868707f082d560452716c80">  330</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_SHIFT (16U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a10ca3f502b0ccdcc7de14436fa834e38">  331</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_PTR_BIT_CNT_SHIFT)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/*</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> * POINTER (RO)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> *</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * Current program pointer</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aee52279e3273704b8c1c7118e8c0afc1">  338</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_POINTER_MASK (0xFFU)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a157d2a1a8dbb7b4aaa422232d44a8ab2">  339</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_POINTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6f6d9b7dd3fab9f6103b65b4f5139218">  340</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_PTR_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_PTR_POINTER_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_PTR_POINTER_SHIFT)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">/* Bitfield definition for register of struct array CTRL: EXE_INST */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">/*</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * INST (RO)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> *</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * Current instruction</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acbdd6a6471489f2802bbece39a0cd1d2">  348</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_INST_INST_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad1a4e4e5db75d7820aa04fa9b54059d3">  349</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_INST_INST_SHIFT (0U)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a79edf6dc27d2f49625684fa698e375c0">  350</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_EXE_INST_INST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_EXE_INST_INST_MASK) &gt;&gt; SEI_CTRL_ENGINE_EXE_INST_INST_SHIFT)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">/* Bitfield definition for register of struct array CTRL: WDG_STA */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">/*</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> * WDOG_CNT (RO)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> *</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * Current watch dog counter value</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> */</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4821c31786015b55f92fee1498047472">  358</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a44c0adb415672ed4fdf533d35133a097">  359</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab2acff6e8a420b1131a9d06516f39a57">  360</a></span><span class="preprocessor">#define SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_MASK) &gt;&gt; SEI_CTRL_ENGINE_WDG_STA_WDOG_CNT_SHIFT)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">/* Bitfield definition for register of struct array CTRL: CTRL */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">/*</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * TRISMP (RW)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> *</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * Tipple sampe</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * 0: sample 1 time for data transition</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * 1: sample 3 times in receive and result in 2oo3</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1d9717552390dcebfbf2fc79dad96f35">  370</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_MASK (0x1000U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8c2c46101a6930ddcdeeb3de9ad0869c">  371</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_SHIFT (12U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae0a9197f2adc8c0df53a11fd863b91c8">  372</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_TRISMP_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_TRISMP_MASK)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac9dcd7bc0e1f061bf6b95267ee029ca6">  373</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_TRISMP_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_TRISMP_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_TRISMP_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * PAR_CLR (WC)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * Clear parity error, this is a self clear bit</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * 1: clear parity error</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae06c42c75f817a1f8f04a709897db11c">  382</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_MASK (0x100U)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af53231e3f2a98cf601a07340c10ac91f">  383</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_SHIFT (8U)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6fdf960c022253b92ecd2c693aebc5b1">  384</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_PAR_CLR_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_PAR_CLR_MASK)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa1138f4c31aad3582d74b7dfceb48e58">  385</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_PAR_CLR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_PAR_CLR_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_PAR_CLR_SHIFT)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/*</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * RESTART (WC)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> *</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * Restart transceiver, this is a self clear bit</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * 0: no effect</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * 1: reset transceiver</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a81100d653f165fcde8fff8feecc8ed77">  394</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_MASK (0x10U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a88da1302b61020405d26ccb909c11930">  395</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_SHIFT (4U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad736e4eb738848378f20ce7606a74657">  396</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_RESTART_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_RESTART_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae1f1a597e5c31c971da475edfb00fc49">  397</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_RESTART_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_RESTART_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_RESTART_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * Transceiver mode</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * 0: synchronous maaster</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * 1: synchronous slave</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * 2: asynchronous mode</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * 3: asynchronous mode</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af6a6a341543dd14495fbcda0557c8cbb">  408</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af46abd000d583873ef1d3db1019289d1">  409</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a339dc83c5ce991f6cadc79156f369e74">  410</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CTRL_MODE_SHIFT) &amp; SEI_CTRL_XCVR_CTRL_MODE_MASK)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaeee5586b8f5cc55c5855a97c6d0b7f2">  411</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CTRL_MODE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CTRL_MODE_MASK) &gt;&gt; SEI_CTRL_XCVR_CTRL_MODE_SHIFT)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/* Bitfield definition for register of struct array CTRL: TYPE_CFG */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">/*</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * WAIT_LEN (RW)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> *</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * Number of extra stop bit for asynchronous mode</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * 255: 256 bit</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abd0c7050b0849a5ae61c5ec5d321e45e">  423</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3b25b58f0f4cd16a7e13474cf57171cb">  424</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SHIFT (24U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aae8c188fcbbf19e58b6db06da439304d">  425</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_MASK)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad2ede3a68e3645575d4f340b88714197">  426</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_WAIT_LEN_SHIFT)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">/*</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * DATA_LEN (RW)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> *</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * Number of data bit for asynchronous mode</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab9a39b410710dcc2ee04813c6d5c8f5e">  437</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab3063e05f2fb7a481b19ea7c3c59348e">  438</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SHIFT (16U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7473560cb207c3c254852634dc752a8e">  439</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a44766095168acb43d209de960355daf9">  440</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_DATA_LEN_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/*</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * PAR_POL (RW)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> *</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * Polarity of parity for asynchronous mode</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * 0: even</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * 1: odd</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a667f920f08590e4150ac8d89a81b8f50">  449</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_MASK (0x200U)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ace32668532219598eea4c2497c265c34">  450</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SHIFT (9U)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5c910ce041d198868eb61c81536d5e1b">  451</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_MASK)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a14097cf0668462c16d208cece44d62b2">  452</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_PAR_POL_SHIFT)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span> </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">/*</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> * PAR_EN (RW)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> *</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * enable parity check for asynchronous mode</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a10ce06961071cb682d19252ab0523dac">  461</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_MASK (0x100U)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af51147ca149f6eeb25095337c33a2c34">  462</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SHIFT (8U)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9be930d45eaa4aa67f4ecf5be55626ad">  463</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_MASK)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5687534cf2d3c9ac164262fb506e93f6">  464</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_PAR_EN_SHIFT)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">/*</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> * DA_IDLEZ (RW)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> *</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * Idle state driver of data line</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * 0: output</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * 1: high-Z</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7f5cac646d212396a4d9f12271e4abfa">  473</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_MASK (0x8U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a211aa47d434a511cb89b25e0577dd16e">  474</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SHIFT (3U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a800af8753f9f2571993554452fdd1ccf">  475</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_MASK)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4d2d930688ebfd998809011214521599">  476</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEZ_SHIFT)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * CK_IDLEZ (RW)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * Idle state driver of clock line</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * 0: output</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * 1: high-Z</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a59dd6dbb518e3f1c06bfd8882561dce6">  485</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_MASK (0x4U)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a68394a2f64b17c68e77c926cb0b05fed">  486</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SHIFT (2U)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3ad7a3a41003c7866b95f1bee66f5bfe">  487</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_MASK)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2b8b072c9e8f7db15f1c7444f9e908e2">  488</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEZ_SHIFT)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">/*</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> * DA_IDLEV (RW)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> *</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * Idle state value of data line</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * 0: data&#39;0&#39;</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * 1: data&#39;1&#39;</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5f58ed62814386c8a6ea3c74702110a9">  497</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_MASK (0x2U)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9608478059085393ac5d488f1767e850">  498</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SHIFT (1U)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac2f06785e7bcd7027caf39042ff5e5cb">  499</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_MASK)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa6b2840f14b24ed20b9689c677157862">  500</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_DA_IDLEV_SHIFT)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span> </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">/*</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * CK_IDLEV (RW)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> *</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> * Idle state value of clock line</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment"> * 0: data&#39;0&#39;</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * 1: data&#39;1&#39;</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a70591333ec2661c5918a44286a84bc38">  509</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_MASK (0x1U)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a230d989758617bad5e2d9b38a0e0c8ab">  510</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SHIFT (0U)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a86f8aa1cc73b339eccef8f37badd7f6e">  511</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SHIFT) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_MASK)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae1c6ee32132343e518e356980e74f9a7">  512</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_MASK) &gt;&gt; SEI_CTRL_XCVR_TYPE_CFG_CK_IDLEV_SHIFT)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/* Bitfield definition for register of struct array CTRL: BAUD_CFG */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">/*</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * SYNC_POINT (RW)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> *</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * Baud synchronous time, minmum bit time</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> */</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae72278b22e8506e0905f4fe842904154">  520</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acb8a739bc7d694b3a338b82042c94f2f">  521</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SHIFT (16U)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adb7749f48dff28c7e900cf029e23d2e3">  522</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SHIFT) &amp; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_MASK)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d78423944990eb2aca2c6be6126e32e">  523</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_BAUD_CFG_SYNC_POINT_SHIFT)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/*</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * BAUD_DIV (RW)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> *</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> * Baud rate, bit time in system clock cycle</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> */</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad5eba634469eb8272c0cbd1c7a7df1ac">  530</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af4d4341e1cdccd57ce3335613aa879d9">  531</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SHIFT (0U)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a684df65c3c2068976ea5fcca262b66d6">  532</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SHIFT) &amp; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_MASK)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac9b9b9b1c1616f6bf5dbfdcdbc2c1033">  533</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_MASK) &gt;&gt; SEI_CTRL_XCVR_BAUD_CFG_BAUD_DIV_SHIFT)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">/* Bitfield definition for register of struct array CTRL: DATA_CFG */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">/*</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * TXD_POINT (RW)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> *</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * data transmit point  in system clcok cycle</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> */</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaf5f944045633512231f9a6da9020545">  541</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afaddf44640196f2e5c424aabe99d705a">  542</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SHIFT (16U)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3dcde9ca850b81ca61902affd7e42817">  543</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SHIFT) &amp; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_MASK)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0a9060ba66ad34010755a667cbb16061">  544</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_DATA_CFG_TXD_POINT_SHIFT)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/*</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * RXD_POINT (RW)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> *</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * data receive point in system clcok cycle</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa8b624bc3e843193e40c6c82ab4b92f2">  551</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a164d456b303c128569f93ef88648f0da">  552</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SHIFT (0U)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b7886bc7629bb31f92779922605965e">  553</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SHIFT) &amp; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_MASK)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#accac1070e12fc26c2d889d7eea65ce95">  554</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_DATA_CFG_RXD_POINT_SHIFT)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">/* Bitfield definition for register of struct array CTRL: CLK_CFG */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">/*</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * CK1_POINT (RW)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> *</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * clock point 1 in system clcok cycle</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afc88cddd814247afbf8362b653686b80">  562</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a654d4d1527fc0a3b3c7c0bfe97dd09d1">  563</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SHIFT (16U)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adbd650a912792d64b81e348091467aea">  564</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SHIFT) &amp; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_MASK)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa3e5cdd69af008c88ad204ce72f12180">  565</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_CLK_CFG_CK1_POINT_SHIFT)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">/*</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> * CK0_POINT (RW)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> *</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * clock point 0 in system clcok cycle</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a04095ccbe4257f73054bef7a7c81c5e3">  572</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af03cb2eaf71d9c3039b24ab719fe61b3">  573</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SHIFT (0U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abd00ac0310f5a6561250b3868225edb4">  574</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SHIFT) &amp; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_MASK)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab7389a4394f29390466fce936631f238">  575</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_MASK) &gt;&gt; SEI_CTRL_XCVR_CLK_CFG_CK0_POINT_SHIFT)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PIN */</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">/*</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * OE_CK (RO)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> *</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * CK drive state</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * 0: input</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * 1: output</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> */</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adc2b7a42770d39376fe239577221f52f">  585</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_CK_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a847de2536c680580be9b7eb568bd0bad">  586</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_CK_SHIFT (26U)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab6cc3d80755c25ccc4798b4e5b181350">  587</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_CK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_CK_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_CK_SHIFT)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/*</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * DI_CK (RO)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> *</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * CK state</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adce7044446ad67ba732e0f4c568437af">  596</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_CK_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2f2651b0f326f60994ee70e5815d4b4b">  597</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_CK_SHIFT (25U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a76c3c6e6a4719c01edf06570595ca723">  598</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_CK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_CK_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_CK_SHIFT)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">/*</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * DO_CK (RO)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> *</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * CK output</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2dcb71e4c89d2333bed39ca1642db755">  607</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_CK_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a53c3b5d71d6c56c141783c135d7bd15b">  608</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_CK_SHIFT (24U)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0ed91b68de399e0e5eec8fd3bf43bcda">  609</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_CK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_CK_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_CK_SHIFT)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/*</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * OE_RX (RO)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> *</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * RX drive state</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * 0: input</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * 1: output</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a43f35b1ebbcbdf8ad94afed066f1fc19">  618</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_RX_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6bb8df0554234d762b5c8c8d6007ada9">  619</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_RX_SHIFT (18U)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a663dba9545aeff952b6ad481d22027f9">  620</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_RX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_RX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_RX_SHIFT)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/*</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * DI_RX (RO)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> *</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * RX state</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a38746451b6d69a4afaaf0d02a894ab28">  629</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_RX_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa860d16f4cab42637bf68bfc5972409d">  630</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_RX_SHIFT (17U)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad2da41134e40f4b716a241b4fa634a96">  631</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_RX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_RX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_RX_SHIFT)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/*</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * DO_RX (RO)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> *</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * RX output</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> */</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a418b433ac291fee0e8a83e29ea5f757d">  640</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_RX_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a80d68f22ac22588aaca398eb20c66fef">  641</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_RX_SHIFT (16U)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa335e900c7c87bd5d6adc6cc6c9ae6f6">  642</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_RX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_RX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_RX_SHIFT)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/*</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> * OE_DE (RO)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> *</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * DE drive state</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> * 0: input</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * 1: output</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8c12c1a3e0041990d47496abcdf6b633">  651</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_DE_MASK (0x400U)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a824ef1e073a984b096e810acb0ec1eae">  652</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_DE_SHIFT (10U)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5e1319c71c7f98dee4254f4818313534">  653</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_DE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_DE_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_DE_SHIFT)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">/*</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * DI_DE (RO)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> *</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment"> * DE state</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3e3987adeeae86b7d9dce2f5d8b42528">  662</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_DE_MASK (0x200U)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad007ff3a3db061a4da1e87ea74bfeb3b">  663</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_DE_SHIFT (9U)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afa75245b3f242eff1d3ba837ce971593">  664</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_DE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_DE_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_DE_SHIFT)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">/*</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * DO_DE (RO)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> *</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * DE output</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a32c1b6c1956efeb3092bf54c6b3d8cc6">  673</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_DE_MASK (0x100U)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac9f49aa41ffaef2a3bce8621bd659966">  674</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_DE_SHIFT (8U)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a41449e391d1b87b56002daa2baedb4c3">  675</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_DE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_DE_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_DE_SHIFT)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">/*</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * OE_TX (RO)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> *</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> * TX drive state</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment"> * 0: input</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"> * 1: output</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> */</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20245d797235f3baecf2fd894524fdf7">  684</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_TX_MASK (0x4U)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac402b7a591949c43c74212aac2a1785c">  685</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_TX_SHIFT (2U)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a788354bbf23b1232a247ef3fe50a98b5">  686</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_OE_TX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_OE_TX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_OE_TX_SHIFT)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">/*</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * DI_TX (RO)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> *</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment"> * TX state</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment"> */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abeb02c63f3c17a1ff143eab72e083910">  695</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_TX_MASK (0x2U)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17f16ff730b74c6656b3e38aa44f9f53">  696</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_TX_SHIFT (1U)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af8275cbb6ceaafb91917d7e53fb8cc9f">  697</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DI_TX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DI_TX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DI_TX_SHIFT)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">/*</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * DO_TX (RO)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> *</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> * TX output</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment"> * 0: data 0</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * 1: data 1</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4448e2fe94f1e5f9b78b8a9596bad769">  706</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_TX_MASK (0x1U)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7cb08539e8ab8a19546beaeff3044eef">  707</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_TX_SHIFT (0U)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af60673329b03543a2d58b9466772a0c8">  708</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_PIN_DO_TX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_PIN_DO_TX_MASK) &gt;&gt; SEI_CTRL_XCVR_PIN_DO_TX_SHIFT)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">/* Bitfield definition for register of struct array CTRL: STATE */</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">/*</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * RECV_STATE (RO)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> *</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * FSM of asynchronous receive</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab8999bd8025515ceefe0da0c7fc26d76">  716</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_STATE_RECV_STATE_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7596d6e97ab0052a76cc9175b5fc70da">  717</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_STATE_RECV_STATE_SHIFT (24U)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1b73f2f3d3cfa858ea9895d09c87a6cb">  718</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_STATE_RECV_STATE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_STATE_RECV_STATE_MASK) &gt;&gt; SEI_CTRL_XCVR_STATE_RECV_STATE_SHIFT)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">/*</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * SEND_STATE (RO)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> *</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * FSM of asynchronous transmit</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5b20ab6b952c80beb8f39d34fd9540bf">  725</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_STATE_SEND_STATE_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aae4cee6cde1c07af51032e843f9d87a3">  726</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_STATE_SEND_STATE_SHIFT (16U)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ace4f17147cfe587a61d3187643f7d536">  727</a></span><span class="preprocessor">#define SEI_CTRL_XCVR_STATE_SEND_STATE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_XCVR_STATE_SEND_STATE_MASK) &gt;&gt; SEI_CTRL_XCVR_STATE_SEND_STATE_SHIFT)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">/* Bitfield definition for register of struct array CTRL: IN_CFG */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">/*</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * REWIND_EN (RW)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> *</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * enable rewind cmd register by LATCH</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2f6a5c80f5b1bf4ba3bb359dee6fc88d">  735</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a542f0eb1140b612d82fa0fdb07d8a91c">  736</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aafea10173734e94a2a738b92bb241df5">  737</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_REWIND_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_EN_MASK)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a637c914a45306e19b247aa2ab25edb97">  738</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_REWIND_EN_SHIFT)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">/*</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * REWIND_SEL (RW)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> *</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> * select one LATCH to rewind CMD register</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * 0:LATCH[0]</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * 1:LATCH[1]</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * 2:LATCH[2]</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> * 3:LATCH[3]</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> */</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afc6c9984065c935542b7241f059c87d2">  749</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1e6c484006606c6d70805ea31b9f0036">  750</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a39d03664d1e8f47b34066584fc68067f">  751</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_MASK)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3da95d2c12e1b9503d55df0080f5e7c9">  752</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_REWIND_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_REWIND_SEL_SHIFT)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">/*</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * PRD_EN (RW)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> *</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> * Enable period trigger (tigger 2)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * 0: periodical trigger disabled</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> * 1: periodical trigger enabled</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad905534bc242792ad4d4594669acd218">  761</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7ea9f1a3c9462a496a7ee9f0092e44e7">  762</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aede54038c3e718cf61796050afd53919">  763</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_PRD_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_PRD_EN_MASK)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af68ae18ae01b5b8c7536ebc06de4e2ee">  764</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_PRD_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_PRD_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_PRD_EN_SHIFT)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">/*</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> * SYNC_SEL (RW)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> *</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> * Synchronize sigal selection (tigger 2)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment"> * 0: trigger in 0</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * 1: trigger in 1</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * 7: trigger in 7</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> */</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a495711ef11699db8fce62cb0952867c4">  775</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a05b7c58723c5a10d068fd4b7cfcd6238">  776</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab136bd544a78c35d1eb30ab2b0d43b1a">  777</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_MASK)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aec53e58aea971f362fe3c616df16b86f">  778</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_SYNC_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_SYNC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">/*</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> * IN1_EN (RW)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment"> *</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment"> * Enable trigger 1</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abdc99221ccad894a58bde0ee6b89bcb5">  787</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7e3334f6baf1f0e5dae70b3a46306b66">  788</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9d1b6dcb89622df6c4b05846625faae1">  789</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN1_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN1_EN_MASK)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1a69463a77441b418bfc3edaf665c9b4">  790</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN1_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN1_EN_SHIFT)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/*</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * IN1_SEL (RW)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> *</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment"> * Trigger 1 sigal selection</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * 0: trigger in 0</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> * 1: trigger in 1</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> * 7: trigger in 7</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> */</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abfcb2dd1eab14699d7fd8af9de1ab987">  801</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_MASK (0x700U)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa5fe2f109994048be6e297967ef364db">  802</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac2e3aa25990c6746f1b8a95900d20808">  803</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN1_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN1_SEL_MASK)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6797f60cfd35cac0965ca312035fcb2b">  804</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN1_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN1_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/*</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> * IN0_EN (RW)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> *</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> * Enable trigger 0</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3e3b8ab4279792490b6e40bcdeb62975">  813</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3d1c0e14191b3a3565ab97e2e0b5bec3">  814</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0a0e74ee281021a2b70ac2ab69199b99">  815</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN0_EN_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN0_EN_MASK)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aea6f8b2a9b52e9c2fe8db8bdd1993032">  816</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN0_EN_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN0_EN_SHIFT)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span> </div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">/*</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * IN0_SEL (RW)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> *</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> * Trigger 0 sigal selection</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment"> * 0: trigger in 0</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> * 1: trigger in 1</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * 7: trigger in 7</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0aa88a0e15efaecd69bd957ae17e2c2d">  827</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_MASK (0x7U)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9cadda5ce231618b08e15dc1c406ea04">  828</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a55babeec4104c6e5eb3c8be819fb8b21">  829</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_IN_CFG_IN0_SEL_SHIFT) &amp; SEI_CTRL_TRG_IN_CFG_IN0_SEL_MASK)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af9a157586f0b4e773d67fa0ae3527343">  830</a></span><span class="preprocessor">#define SEI_CTRL_TRG_IN_CFG_IN0_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_IN_CFG_IN0_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_IN_CFG_IN0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SW */</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">/*</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * SOFT (WC)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> *</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * Software trigger (tigger 3). this bit is self-clear</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> * 0: trigger source disabled</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * 1: trigger source enabled</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae00ba625e1e8d1bf4ee343cc37a12a9c">  840</a></span><span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_MASK (0x1U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af6b4eaf09654c3abac0bb97caa3e3ecd">  841</a></span><span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_SHIFT (0U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab423cc672ad51a69f1af69b6f0dadf72">  842</a></span><span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_SW_SOFT_SHIFT) &amp; SEI_CTRL_TRG_SW_SOFT_MASK)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a10d25db3ca0f18c2b5351259a5a8cc6e">  843</a></span><span class="preprocessor">#define SEI_CTRL_TRG_SW_SOFT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_SW_SOFT_MASK) &gt;&gt; SEI_CTRL_TRG_SW_SOFT_SHIFT)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PRD_CFG */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">/*</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> * ARMING (RW)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> *</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> * Wait for trigger synchronous before trigger</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * 0: Trigger directly</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> * 1: Wait trigger source before period trigger</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment"> */</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5a4c7d917a20952cc9ce39f78ce0fdb8">  853</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a56687ea3b4a42db91f4101c7e579a0b6">  854</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_SHIFT (16U)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4db3b1cb67586b0bb2027246060150e5">  855</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_PRD_CFG_ARMING_SHIFT) &amp; SEI_CTRL_TRG_PRD_CFG_ARMING_MASK)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#add27abc9d7c5db3cde988c6ba9ec7ac3">  856</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_ARMING_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_CFG_ARMING_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_CFG_ARMING_SHIFT)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">/*</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * SYNC (RW)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> *</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> * Synchronous</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * 0: Not synchronous</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> * 1: Synchronous every trigger source</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment"> */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a81b96228e57ae45dcea8ab80edf9f4f8">  865</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_MASK (0x1U)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a66bbbfee9a560a74bf3cf3062879fec8">  866</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_SHIFT (0U)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17f4bd0d4c74bae59e099f850ac1babf">  867</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_PRD_CFG_SYNC_SHIFT) &amp; SEI_CTRL_TRG_PRD_CFG_SYNC_MASK)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d287ad30f189aebf4f376153c70a764">  868</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CFG_SYNC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_CFG_SYNC_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_CFG_SYNC_SHIFT)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PRD */</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">/*</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * PERIOD (RW)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> *</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * Trigger period</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> */</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a965bf1cb78db3b931f27cc810a1d60b0">  876</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acec62afea06633576bafd900650e1269">  877</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aad77f9ade0f2769c3a9d7b021d715009">  878</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_PRD_PERIOD_SHIFT) &amp; SEI_CTRL_TRG_PRD_PERIOD_MASK)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a68a05ed3ec4508151323d731da7b0ec4">  879</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_PERIOD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_PERIOD_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_PERIOD_SHIFT)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span> </div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">/* Bitfield definition for register of struct array CTRL: OUT_CFG */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/*</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * OUT3_EN (RW)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> *</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * Enable trigger 3</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> * 0: disable trigger 3</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> * 1: enable trigger 3</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> */</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab4e0c0a574109716c5ff5fc98a2601bb">  889</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2176335c53e649c215f106f94a402e7b">  890</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a89afbaf8a778d464814fc1c68b474c46">  891</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_MASK)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6f7b5a3dad76d5b981986e0eadc19b4f">  892</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT3_EN_SHIFT)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">/*</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> * OUT3_SEL (RW)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> *</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> * Trigger 3 sigal selection</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment"> */</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab9d318f8704486075cdcb031ef2dcf05">  903</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a88a2926430cdd00e14bc4b6f3b19ede1">  904</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1b0dc03b1def34d2ac6c93eb9bc6b9f4">  905</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_MASK)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20dedc9b06784a53d81eed99f92f0d34">  906</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">/*</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * OUT2_EN (RW)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> *</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> * Enable trigger 2</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment"> * 0: disable trigger 2</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment"> * 1: enable trigger 2</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa9d3f294dde392644d17f2d5e7c6adea">  915</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a29f17031f37c2c5ae82da230f9194ab7">  916</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae5aa2495a66a058c52c1f4e71fcd66b7">  917</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_MASK)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad320a445762526dd7c195f5fed16a762">  918</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT2_EN_SHIFT)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/*</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * OUT2_SEL (RW)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> *</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * Trigger 2 sigal selection</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3d633ec919ca94d586e8e6331d25537e">  929</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_MASK (0x70000UL)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a04fba8acf46091d8dbc6fe23ef151622">  930</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4211e11bb6d5bc7c9d81ff7bbf86dd71">  931</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_MASK)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3764fc50c81f87fad0fc129c81c030c8">  932</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">/*</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * OUT1_EN (RW)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> *</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * Enable trigger 1</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9c88e0a787073506b149907efa46cded">  941</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa797b26707bf06c073eede531d277ce5">  942</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a670a31bbd0b45a7ae7d796d36fc01833">  943</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_MASK)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a148a3e62bab41c97cea5fe7aedbb47a4">  944</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT1_EN_SHIFT)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">/*</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * OUT1_SEL (RW)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> *</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> * Trigger 1 sigal selection</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aba6e35e65ade3f0be38bf0fd71f89089">  955</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_MASK (0x700U)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aebcfbfc56fd17d8c5e210948e9f05899">  956</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af0012fa47b6b4033833d9b9c00c4a335">  957</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_MASK)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a09fee9b8f5fdc5e96a2356840d290e89">  958</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment">/*</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * OUT0_EN (RW)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> *</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * Enable trigger 0</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * 0: disable trigger 1</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> * 1: enable trigger 1</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad6a13b6d1c8ac095294c6fe0f02c77a0">  967</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abe907b27327b0265b758e8f5e7a04535">  968</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a339ffa7e4b175973dfc1cb1fb8953806">  969</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_MASK)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad7859729e8067e8e098001dc75d79948">  970</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT0_EN_SHIFT)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/*</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * OUT0_SEL (RW)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> *</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * Trigger 0 sigal selection</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * 0: trigger out 0</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> * 1: trigger out 1</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> * 7: trigger out 7</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"> */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a11be164f09822d22c18d000e088a0499">  981</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_MASK (0x7U)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0e2f02cc10cae8b2f05fbd712f71edcd">  982</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9733c30794fe28d6075d220d22837be1">  983</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SHIFT) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_MASK)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3bea4ba99af1cb0cd6dbc1b3e4e1659c">  984</a></span><span class="preprocessor">#define SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_MASK) &gt;&gt; SEI_CTRL_TRG_OUT_CFG_OUT0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PRD_STS */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/*</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * TRIGERED (RO)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> *</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * Period has been triggered</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * 0: Not triggered</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> * 1: Triggered</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> */</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5916fbe984692c3aca79cc1e745433d7">  994</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_TRIGERED_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b2b831445fdca9114b1b499949ce60d">  995</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_TRIGERED_SHIFT (20U)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af6bab69aab00aa318db06f4d948726b9">  996</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_TRIGERED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_STS_TRIGERED_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_STS_TRIGERED_SHIFT)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">/*</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> * ARMED (RO)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> *</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * Waiting for trigger</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * 0: Not in waiting status</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * 1: In waiting status</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> */</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acd13579fd28bed02eca3f56b8d71bcfe"> 1005</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_ARMED_MASK (0x10000UL)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1e72659d529c4fba5763fa465dd5d341"> 1006</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_ARMED_SHIFT (16U)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aae63e45813a1c14901bbbd879f9798fa"> 1007</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_STS_ARMED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_STS_ARMED_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_STS_ARMED_SHIFT)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span> </div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PRD_CNT */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/*</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * PERIOD_CNT (RO)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> *</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment"> * Trigger period counter</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment"> */</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a018f38a5add300d643f8db99ab5bd9c1"> 1015</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a39a34e1e9bb30ef429e85858c589b6d2"> 1016</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a615b2152e4ce29762351114623defd53"> 1017</a></span><span class="preprocessor">#define SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_MASK) &gt;&gt; SEI_CTRL_TRG_PRD_CNT_PERIOD_CNT_SHIFT)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">/* Bitfield definition for register of struct array CTRL: 0 */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">/*</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * CMD_TRIGGER0 (RW)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> *</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> * Trigger command</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> */</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a66d650496955e44776322193d60db354"> 1025</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac6876ef20b1f3dbb9040dcfbd199ac8a"> 1026</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SHIFT (0U)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af458b3e57ccec2207e3c7aba88f925d5"> 1027</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SHIFT) &amp; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_MASK)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa73c55a8981ee66af0d4b8cabb33e55c"> 1028</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_MASK) &gt;&gt; SEI_CTRL_TRG_TABLE_CMD_CMD_TRIGGER0_SHIFT)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">/* Bitfield definition for register of struct array CTRL: 0 */</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">/*</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> * TRIGGER0_TIME (RO)</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> *</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> * Trigger time</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a29dcb2d2534417e0101674d5269b813a"> 1036</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a344216851cc6f53b9ce6023d35774dd6"> 1037</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a293f150a60c79dbf00c436d110f8b19a"> 1038</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_MASK) &gt;&gt; SEI_CTRL_TRG_TABLE_TIME_TRIGGER0_TIME_SHIFT)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">/* Bitfield definition for register of struct array CTRL: MODE */</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">/*</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> * WLEN (RW)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> *</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * word length</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3f1c0be0cdd98b041489e4c9b78864ed"> 1050</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a95cff53ac8246b22d351b1b5cc38e3db"> 1051</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_SHIFT (16U)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4622eea1d0ce59d2673ec9242cb2e7d5"> 1052</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_WLEN_SHIFT) &amp; SEI_CTRL_CMD_MODE_WLEN_MASK)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af2d9aa6f0370686ce9ed011cef147a73"> 1053</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WLEN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_WLEN_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_WLEN_SHIFT)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">/*</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * WORDER (RW)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> *</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * word order</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> * 0: sample as bit order</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> * 1: different from bit order</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"> */</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac50be573a50a0a642029db1624218bed"> 1062</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_MASK (0x800U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0f349930b6da38496d9a8d721e7df466"> 1063</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_SHIFT (11U)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0f4351c6fb01321df25deec1b7e6bdf0"> 1064</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_WORDER_SHIFT) &amp; SEI_CTRL_CMD_MODE_WORDER_MASK)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afa64faeb89032a8bf5b39bb8bd105a4c"> 1065</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_WORDER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_WORDER_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_WORDER_SHIFT)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span> </div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">/*</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> * BORDER (RW)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> *</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> * bit order</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> * 0: LSB first</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> * 1: MSB first</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> */</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3b4767f862cfdab5ca11bb02c85a16cb"> 1074</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_MASK (0x400U)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad59bb08e808f40ca42f012aa4c1e0983"> 1075</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_SHIFT (10U)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1921580656e31338ec3f3bdd55505d69"> 1076</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_BORDER_SHIFT) &amp; SEI_CTRL_CMD_MODE_BORDER_MASK)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad8e25cc1b35168893f6d67f2a725dae6"> 1077</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_BORDER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_BORDER_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_BORDER_SHIFT)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">/*</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> * SIGNED (RW)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> *</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> * Signed</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment"> * 0: unsigned value</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment"> * 1: signed value</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment"> */</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a417af351d61ec19428cb7383b9bc73f1"> 1086</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_MASK (0x200U)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3901c7973b50deaf3d8006253649dc9f"> 1087</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_SHIFT (9U)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9c09f95ea61bcb2411ba7c3d79a4b68f"> 1088</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_SIGNED_SHIFT) &amp; SEI_CTRL_CMD_MODE_SIGNED_MASK)</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6ca019a509d686896b8de651ffee8353"> 1089</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_SIGNED_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_SIGNED_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_SIGNED_SHIFT)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/*</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * REWIND (WC)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> *</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * Write 1 to rewind read/write pointer, this is a self clear bit</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> */</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a06a1a6c6b8883d204f9411d0df77eb30"> 1096</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_MASK (0x100U)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a90a1a24241723911395dce306e1359f1"> 1097</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_SHIFT (8U)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad404b35e61744453a6b072d8e7f7b5e2"> 1098</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_REWIND_SHIFT) &amp; SEI_CTRL_CMD_MODE_REWIND_MASK)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abf6100368d98e87bc176bcc0ecd7923a"> 1099</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_REWIND_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_REWIND_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_REWIND_SHIFT)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">/*</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment"> *</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"> * Data mode(CMD register only support data mode)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment"> * 0: data mode</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment"> * 1: check mode</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment"> * 2: CRC mode</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> */</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab83d79588ddabf61a4a379d2fe8fda69"> 1109</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2502bcb2b52b6cbe5cbf0c942459ac1d"> 1110</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aac26fe85bf3fc6beaa272db9ffe206f9"> 1111</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_MODE_MODE_SHIFT) &amp; SEI_CTRL_CMD_MODE_MODE_MASK)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac20ad9fee5786382ec0a8b80d8ab8c22"> 1112</a></span><span class="preprocessor">#define SEI_CTRL_CMD_MODE_MODE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_MODE_MODE_MASK) &gt;&gt; SEI_CTRL_CMD_MODE_MODE_SHIFT)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">/* Bitfield definition for register of struct array CTRL: IDX */</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">/*</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment"> * LAST_BIT (RW)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment"> *</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment"> * Last bit index for tranceive</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> */</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0ea725edcd176446397af376e112aee0"> 1120</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad184d092083cc3d1f7ef5d7f18f2ee04"> 1121</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_SHIFT (24U)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa677a3f5e4f58eb8ae8552308e0a9c96"> 1122</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_LAST_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_LAST_BIT_MASK)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8fd642d35a1635d078678917b271493a"> 1123</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_LAST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_LAST_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_LAST_BIT_SHIFT)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">/*</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * FIRST_BIT (RW)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> *</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * First bit index for tranceive</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> */</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac32404c12d1ef9cfd5a9d338f44c16a7"> 1130</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7c8a0e473d1645d9471d34838696c9fb"> 1131</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_SHIFT (16U)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afecbb0feab779e3b234901434ca5f7da"> 1132</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_FIRST_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_FIRST_BIT_MASK)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9d699e7dc720102550a36bf918bda2d3"> 1133</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_FIRST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_FIRST_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_FIRST_BIT_SHIFT)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">/*</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment"> * MAX_BIT (RW)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> *</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> * Highest bit index</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> */</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af1d661e9a794fd5d99419a81700ce47a"> 1140</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a50f1fc552fecf18f232ba3f6b6f7bc16"> 1141</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_SHIFT (8U)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5f7d9a7cb149e0721f586657e1ca174e"> 1142</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_MAX_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_MAX_BIT_MASK)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aabc20260165f7d7bd49d71d9e06bea9e"> 1143</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MAX_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_MAX_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_MAX_BIT_SHIFT)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">/*</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment"> * MIN_BIT (RW)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment"> *</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment"> * Lowest bit index</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment"> */</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1c196d1f911e9e3cab0b0aaa58ff99b1"> 1150</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_MASK (0x1FU)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9ae3e270f5299c263f9e2a82c217e1ba"> 1151</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_SHIFT (0U)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a91fd3b69c0ec322f60c1dd56ed95be6d"> 1152</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_IDX_MIN_BIT_SHIFT) &amp; SEI_CTRL_CMD_IDX_MIN_BIT_MASK)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a771262cd7fe9dfb05fc6a59b12043a02"> 1153</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IDX_MIN_BIT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IDX_MIN_BIT_MASK) &gt;&gt; SEI_CTRL_CMD_IDX_MIN_BIT_SHIFT)</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">/* Bitfield definition for register of struct array CTRL: CMD */</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">/*</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"> * DATA (RW)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"> *</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment"> * DATA</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b99cacb330dc27de0f76a4a02625323"> 1161</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af76fb13bceee46aba504647f6dcca07f"> 1162</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a769788236acc96f66dff6ea6ca609579"> 1163</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_CMD_DATA_SHIFT) &amp; SEI_CTRL_CMD_CMD_DATA_MASK)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac90aebb492990986e5dd68e9c6d90702"> 1164</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CMD_DATA_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_CMD_DATA_MASK) &gt;&gt; SEI_CTRL_CMD_CMD_DATA_SHIFT)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SET */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">/*</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment"> * DATA_SET (RW)</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment"> *</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment"> * DATA bit set</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"> */</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17600bd7c266cc118ffb498e8bc950b7"> 1172</a></span><span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae089dad8e7db0cd6cb6d08c4ff0ecd23"> 1173</a></span><span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_SHIFT (0U)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af4bc8bb44d2a235d83e497d261644787"> 1174</a></span><span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_SET_DATA_SET_SHIFT) &amp; SEI_CTRL_CMD_SET_DATA_SET_MASK)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acb288af3401e4527ef90e89bd64cafa5"> 1175</a></span><span class="preprocessor">#define SEI_CTRL_CMD_SET_DATA_SET_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_SET_DATA_SET_MASK) &gt;&gt; SEI_CTRL_CMD_SET_DATA_SET_SHIFT)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span> </div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">/* Bitfield definition for register of struct array CTRL: CLR */</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">/*</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment"> * DATA_CLR (RW)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"> *</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"> * DATA bit clear</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> */</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2c85c3775d528981d6e7d5eb07072d3a"> 1183</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac99115c8ac78c550a456db84da02e74f"> 1184</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_SHIFT (0U)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9f9b672d3e54340cbbe57acc6afc7c5b"> 1185</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_CLR_DATA_CLR_SHIFT) &amp; SEI_CTRL_CMD_CLR_DATA_CLR_MASK)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3510ebac1d71c14b483cb9486ef5c633"> 1186</a></span><span class="preprocessor">#define SEI_CTRL_CMD_CLR_DATA_CLR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_CLR_DATA_CLR_MASK) &gt;&gt; SEI_CTRL_CMD_CLR_DATA_CLR_SHIFT)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">/* Bitfield definition for register of struct array CTRL: INV */</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">/*</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> * DATA_TGL (RW)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment"> *</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> * DATA bit toggle</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"> */</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af809a01ccfbb6f7b47fb70456ede867b"> 1194</a></span><span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0718c451289557e201fb11d2dacc0095"> 1195</a></span><span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_SHIFT (0U)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a47cf876f86e40b5e62bcebcc74904d2a"> 1196</a></span><span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_INV_DATA_TGL_SHIFT) &amp; SEI_CTRL_CMD_INV_DATA_TGL_MASK)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaddd6815da1d79c69c484949f1bbb1fc"> 1197</a></span><span class="preprocessor">#define SEI_CTRL_CMD_INV_DATA_TGL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_INV_DATA_TGL_MASK) &gt;&gt; SEI_CTRL_CMD_INV_DATA_TGL_SHIFT)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">/* Bitfield definition for register of struct array CTRL: IN */</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment">/*</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * DATA_IN (RO)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> *</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> * Commad input</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> */</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a40ca5fe955896aa01d45ea6ceb4274a6"> 1205</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IN_DATA_IN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9c5423693e17c89455336325683971d8"> 1206</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IN_DATA_IN_SHIFT (0U)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab1bae6ea37b576d417bbfe6f99fa472e"> 1207</a></span><span class="preprocessor">#define SEI_CTRL_CMD_IN_DATA_IN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_IN_DATA_IN_MASK) &gt;&gt; SEI_CTRL_CMD_IN_DATA_IN_SHIFT)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/* Bitfield definition for register of struct array CTRL: OUT */</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment">/*</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> * DATA_OUT (RO)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> *</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> * Command output</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="comment"> */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2e8b519cb1f2aff2d07450844b31b933"> 1215</a></span><span class="preprocessor">#define SEI_CTRL_CMD_OUT_DATA_OUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a620a9dd20d32af11ea4717f0f6fb8725"> 1216</a></span><span class="preprocessor">#define SEI_CTRL_CMD_OUT_DATA_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a081a1c1cb3d2a95c113ea57d6e81ae12"> 1217</a></span><span class="preprocessor">#define SEI_CTRL_CMD_OUT_DATA_OUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_OUT_DATA_OUT_MASK) &gt;&gt; SEI_CTRL_CMD_OUT_DATA_OUT_SHIFT)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">/* Bitfield definition for register of struct array CTRL: STS */</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">/*</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * WORD_IDX (RO)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> *</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> * Word index</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> */</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a16f09d64020686aa969831db3646dd6e"> 1225</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_IDX_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab97bfc75cd9ea969a44152f696bd4272"> 1226</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_IDX_SHIFT (16U)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab08fe38fd4a3adbe5ed636ebd9b9a587"> 1227</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_IDX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_STS_WORD_IDX_MASK) &gt;&gt; SEI_CTRL_CMD_STS_WORD_IDX_SHIFT)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">/*</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> * WORD_CNT (RO)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> *</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> * Word counter</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> */</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17c442969aa2ae820c2e7fa89a9ebbdc"> 1234</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_CNT_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a49de7553f2d58d49952925a54d1c9cbe"> 1235</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_CNT_SHIFT (8U)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4a01df671551b2dba4f4fc7cde2b2ba9"> 1236</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_WORD_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_STS_WORD_CNT_MASK) &gt;&gt; SEI_CTRL_CMD_STS_WORD_CNT_SHIFT)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment">/*</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> * BIT_IDX (RO)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> *</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * Bit index</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a27b3c621e07e47de66f1be37ad9ebc68"> 1243</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_BIT_IDX_MASK (0x1FU)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a888fa386fd25691dfd13e0d80580c46b"> 1244</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_BIT_IDX_SHIFT (0U)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae0200f6d50dc11a36039f707a3002f93"> 1245</a></span><span class="preprocessor">#define SEI_CTRL_CMD_STS_BIT_IDX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_STS_BIT_IDX_MASK) &gt;&gt; SEI_CTRL_CMD_STS_BIT_IDX_SHIFT)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">/* Bitfield definition for register of struct array CTRL: MIN */</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment">/*</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * CMD_MIN (RW)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> *</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * minimum command value</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aca901e1a6abb9ed8a807cca7a71f0dc8"> 1253</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8322f5e476ef0c363df7a302b777258e"> 1254</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SHIFT (0U)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3998e254400304355d617826d6fc0a5d"> 1255</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SHIFT) &amp; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_MASK)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a36bf8d8e2d4c0846d95d4a2341bbdf57"> 1256</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_MIN_CMD_MIN_SHIFT)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">/* Bitfield definition for register of struct array CTRL: MAX */</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">/*</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * CMD_MAX (RW)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> *</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> * maximum command value</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> */</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a76abf72d09d8800ec936cab6b3c0e523"> 1264</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9a56c5ed79096355e45ef03e30a1a7d8"> 1265</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SHIFT (0U)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a51b194c124aa128e19fe5ac4c5e81a34"> 1266</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SHIFT) &amp; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_MASK)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa64c1b5a86827077f73edecce7bf850a"> 1267</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_MAX_CMD_MAX_SHIFT)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">/* Bitfield definition for register of struct array CTRL: MSK */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">/*</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * CMD_MASK (RW)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> *</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"> * compare mask</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> */</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab46089e010182639bd70ef4b5aebb888"> 1275</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa42d5256324d64a64314e849c936d284"> 1276</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SHIFT (0U)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af7e808b3ac04655e79bce6713bf1f521"> 1277</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SHIFT) &amp; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_MASK)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a803d434e8bd72878da18c497dd131d76"> 1278</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_MSK_CMD_MASK_SHIFT)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PTA */</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">/*</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> * PTR3 (RW)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> *</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> * pointer3</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"> */</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5ad539b9f2405d5c27be3dac5fb2fdd9"> 1286</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aad35ec23799828ac9203cbef401c8e3d"> 1287</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_SHIFT (24U)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0837167135df043cb7e354286e18dfd2"> 1288</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR3_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR3_MASK)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2051ec8dfbb50b54ce2d2e5ff9cf2a54"> 1289</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR3_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR3_SHIFT)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span> </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/*</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * PTR2 (RW)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> *</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * pointer2</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae7f30286209d6c94156096c9594dc7e3"> 1296</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2e8c0ebca2bab3d6021c4adbca399576"> 1297</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_SHIFT (16U)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8efe3b4d1b6aa0bd53a53e1ea92797b2"> 1298</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR2_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR2_MASK)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac849edee4344c05f7948cf5e31492511"> 1299</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR2_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR2_SHIFT)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">/*</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> * PTR1 (RW)</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> *</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> * pointer1</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> */</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a92ae73164228a0097c8b0a731e2b92d0"> 1306</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa352ed70c59f895d5511b2a551dcb1d8"> 1307</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_SHIFT (8U)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7a89bbbedc37204b614d570e953cd164"> 1308</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR1_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR1_MASK)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae381a9391374cd64b42de911b220f9f9"> 1309</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR1_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR1_SHIFT)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span> </div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">/*</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> * PTR0 (RW)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> *</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> * pointer0</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment"> */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8f10ee8316dbf2b8493834980115900f"> 1316</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_MASK (0xFFU)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac8a141b764e6853f38dcb4300851db3a"> 1317</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_SHIFT (0U)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4e76b5967e2dd506bfaa567e9b1fb806"> 1318</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTA_PTR0_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR0_MASK)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a353697d535149216c7514451b8eec16e"> 1319</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTA_PTR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTA_PTR0_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTA_PTR0_SHIFT)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PTB */</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">/*</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> * PTR7 (RW)</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment"> *</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> * pointer7</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> */</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab0a7a9ec36e917d0f391f7553808cde6"> 1327</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d81d32035998e76e54ccdd401dd4174"> 1328</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_SHIFT (24U)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0ae8a8e2df8462310fb056fa2abe3927"> 1329</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR7_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR7_MASK)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac9a7f5aa3a9d0bb119c2fceee5a1a59c"> 1330</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR7_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR7_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR7_SHIFT)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span> </div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">/*</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> * PTR6 (RW)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> *</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> * pointer6</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"> */</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2c5dbb5fea198d1ebf664e2c2cebfc4f"> 1337</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae276433182cb8629970e3d03193970bd"> 1338</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_SHIFT (16U)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6ee2ded3362976f27e3678f17ad647a7"> 1339</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR6_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR6_MASK)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae483ff49eb106c0bb78db13e28079af8"> 1340</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR6_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR6_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR6_SHIFT)</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">/*</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> * PTR5 (RW)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> *</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * pointer5</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> */</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac62cb5db33e7ca82da2362d7ea112cde"> 1347</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae7cc74d57492ac0d7c3e73fe61166c7c"> 1348</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_SHIFT (8U)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad2a08d1320ca075093b514512fb057d6"> 1349</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR5_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR5_MASK)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9807669bcdb1afcd882a3ea5cda802f4"> 1350</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR5_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR5_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR5_SHIFT)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">/*</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> * PTR4 (RW)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> *</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"> * pointer4</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> */</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad2d97df2c72c903c0f55d719ef078f3e"> 1357</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_MASK (0xFFU)</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9280c5a1ee876e3cc32422042763295c"> 1358</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_SHIFT (0U)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7f8add88c16a25b69ae6db50c90c2284"> 1359</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTB_PTR4_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR4_MASK)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa437b8d99587ea6b4dad6317b70c51cd"> 1360</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTB_PTR4_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTB_PTR4_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTB_PTR4_SHIFT)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PTC */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">/*</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment"> * PTR11 (RW)</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment"> *</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment"> * pointer11</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> */</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1b11a4c934d1aa7f5e1deddb72ee4f6c"> 1368</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afdcd02ad00e73dd699cd942af8adb620"> 1369</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_SHIFT (24U)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a733453838fc1f94fa492d0fe69ae5fbf"> 1370</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR11_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR11_MASK)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa27321280a8cac87a4c57a9d5c4dbeb7"> 1371</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR11_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR11_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR11_SHIFT)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">/*</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment"> * PTR10 (RW)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment"> *</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment"> * pointer10</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment"> */</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0ecc2da318fd71f6f5e4a44762596f1d"> 1378</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac1f9899f0cc0058c416362c613d1b0bb"> 1379</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_SHIFT (16U)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afe5bc659dad7b6fbbfafab4eb067e55b"> 1380</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR10_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR10_MASK)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a230d43dc711d4950e49612f81adc8898"> 1381</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR10_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR10_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR10_SHIFT)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span> </div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">/*</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"> * PTR9 (RW)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment"> *</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment"> * pointer9</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment"> */</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae497cd95c13ad0a93f8952465ebdea03"> 1388</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a68d028b8f927b012e2a6f9f90972a10b"> 1389</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_SHIFT (8U)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1b7792488a1f1ab4dac14af2db2c8288"> 1390</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR9_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR9_MASK)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a614118fb6437010b5ccfe264b6fd47f9"> 1391</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR9_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR9_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR9_SHIFT)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/*</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment"> * PTR8 (RW)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"> *</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> * pointer8</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> */</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab1dea01ae8d7381038f6fa3dda4dcf22"> 1398</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_MASK (0xFFU)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a50eec55f3c7d3a624a94c2b02d14abb0"> 1399</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_SHIFT (0U)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abecc08044420974edec3b025ff1d5447"> 1400</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTC_PTR8_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR8_MASK)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aadd43c1977bb794e33840ebd4bcf89e8"> 1401</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTC_PTR8_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTC_PTR8_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTC_PTR8_SHIFT)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">/* Bitfield definition for register of struct array CTRL: PTD */</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">/*</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> * PTR15 (RW)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> *</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment"> * pointer15</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment"> */</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adda22f6102979c1995cff4fb8a3c325b"> 1409</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af27701ebec6ed381d979f3dfbe7949ed"> 1410</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_SHIFT (24U)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a70f32ad4cb9d15dff34a239119ec9205"> 1411</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR15_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR15_MASK)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a184c18c560a5870c8d4fd3b35902fe2f"> 1412</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR15_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR15_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR15_SHIFT)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span> </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">/*</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> * PTR14 (RW)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> *</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment"> * pointer14</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment"> */</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab169a7856a7ef607f2fb1e3ae13a645a"> 1419</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8496a8740dbbd0747e2b4334c2f5c3e5"> 1420</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_SHIFT (16U)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a88346d12253d99d29bd618817cfd7702"> 1421</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR14_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR14_MASK)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9f0fb1703f2b3d52d3a832140a861254"> 1422</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR14_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR14_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR14_SHIFT)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/*</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> * PTR13 (RW)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> *</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> * pointer13</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment"> */</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa49efd28ed5550f360a6c1892c64913e"> 1429</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab0eb03666e05f706d503353291b9cb7b"> 1430</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_SHIFT (8U)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3d60711af145342877b1031d53194392"> 1431</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR13_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR13_MASK)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abce74461eb62fce9e01fc9de533c46fa"> 1432</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR13_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR13_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR13_SHIFT)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">/*</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> * PTR12 (RW)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment"> *</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> * pointer12</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> */</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abbe48b9ed86c5b146a0e45da0d5fca6b"> 1439</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_MASK (0xFFU)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac4167a675e1b65f96d53c933c245b2cb"> 1440</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_SHIFT (0U)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a52fa9d2e2bd915acabb3e600d3659e63"> 1441</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_CMD_TABLE_PTD_PTR12_SHIFT) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR12_MASK)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa3e720bd076c51c87b646e02b7c44772"> 1442</a></span><span class="preprocessor">#define SEI_CTRL_CMD_TABLE_PTD_PTR12_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_CMD_TABLE_PTD_PTR12_MASK) &gt;&gt; SEI_CTRL_CMD_TABLE_PTD_PTR12_SHIFT)</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span> </div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">/* Bitfield definition for register of struct array CTRL: 0_1 */</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">/*</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment"> * POINTER (RW)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment"> *</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="comment"> * pointer</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"> */</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a78bae0224d796ae5151cd52cbc083c9e"> 1450</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a43b20cb72ab809dbac2bb65dfecdcf70"> 1451</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_SHIFT (24U)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3cdb33d9eaefe9f8a635deec5cd9d49e"> 1452</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_POINTER_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_POINTER_MASK)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aee6dc0bdd849023b54419fb0b8e45443"> 1453</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_POINTER_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_POINTER_SHIFT)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">/*</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment"> * CFG_TM (RW)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment"> *</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment"> * timeout</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> * 0: high</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> * 1: low</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> * 2: rise</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"> * 3: fall</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment"> */</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab4f2e53732b459a439c6f57b9c363761"> 1464</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_MASK (0x30000UL)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ade27d2c15d69e091582fb372f06c51df"> 1465</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_SHIFT (16U)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3fb1fc19236ae39a9e0c4cbfa96708e5"> 1466</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_TM_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_TM_MASK)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a45780ed45de0b0be388e105b4b1b9187"> 1467</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TM_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_TM_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_TM_SHIFT)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span> </div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">/*</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> * CFG_RXD (RW)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment"> *</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment"> * data received</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment"> * 0: high</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment"> * 1: low</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment"> * 2: rise</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment"> * 3: fall</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment"> */</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a14ec4a9928c6dee7d7e18e7a515e7835"> 1478</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_MASK (0xC000U)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a440b34ca035369076a7ffdc9f9580149"> 1479</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_SHIFT (14U)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afa1c640e9549edfee70db0debeea563a"> 1480</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_RXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_RXD_MASK)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0880eff3c65620bb13b0297408eb9f9f"> 1481</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_RXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_RXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_RXD_SHIFT)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span> </div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">/*</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment"> * CFG_TXD (RW)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment"> *</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment"> * data send</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> * 0: high</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> * 1: low</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> * 2: rise</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment"> * 3: fall</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment"> */</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab8b2da6b8f8eea7ed78cf9966ba5c9a5"> 1492</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_MASK (0x3000U)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afcf1edb7e1aac22a59bff8c1b32954d4"> 1493</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_SHIFT (12U)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7a92609dd0f84bc53d0c487483ba196e"> 1494</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_TXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_TXD_MASK)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3220a016fb0d7eb7782548701d0ef281"> 1495</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_TXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_TXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_TXD_SHIFT)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">/*</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> * CFG_CLK (RW)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment"> *</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment"> * clock</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"> * 0: high</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment"> * 1: low</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment"> * 2: rise</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment"> * 3: fall</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment"> */</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a67aa7504a33f3be79e8300844f6ac12e"> 1506</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_MASK (0xC00U)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa30bc52dea41647d136821f0560e2681"> 1507</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_SHIFT (10U)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aedd3c0f2d5ad26926340695fb5777c9f"> 1508</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_CLK_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_CLK_MASK)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a54f2af4ee14b796f1c1e2c14a56c4b88"> 1509</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_CLK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_CLK_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_CLK_SHIFT)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span> </div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">/*</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment"> * CFG_PTR (RW)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment"> *</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> * pointer</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> * 0: match</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment"> * 1: not match</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment"> * 2:entry</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment"> * 3:leave</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="comment"> */</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4323a4a4a4e7a82519f825a534e913a7"> 1520</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_MASK (0x300U)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a35a81f5712edb0c7b2db17818ab7641b"> 1521</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_SHIFT (8U)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a75449851ef9340a57df96d91b6e58415"> 1522</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_CFG_PTR_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_CFG_PTR_MASK)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5f6263c20c09ee7921bc077f490b45f9"> 1523</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_CFG_PTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_CFG_PTR_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_CFG_PTR_SHIFT)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">/*</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> * OV_TM (RW)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment"> *</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment"> * override timeout check</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment"> */</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1fb6b95f6cca81fafc909f5dc9823ce5"> 1530</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_MASK (0x10U)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acd89147b7190e7a8b25f99b1e38efaa3"> 1531</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_SHIFT (4U)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2ac91a8def572b8a5d2bbc7667b9c997"> 1532</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_TM_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_TM_MASK)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa38a7e04c774888d5eec40b01f7afe15"> 1533</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TM_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_TM_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_TM_SHIFT)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span> </div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">/*</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> * OV_RXD (RW)</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment"> *</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment"> * override RX data check</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment"> */</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a72a912913d6ed79d256281ce309aa72a"> 1540</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_MASK (0x8U)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abe6218a1b969d24b91457f62d191817c"> 1541</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_SHIFT (3U)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0bf7637f4156c322e8a6facb043c80cd"> 1542</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_RXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_RXD_MASK)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5e28278446cdacbce92df7248290c3f8"> 1543</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_RXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_RXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_RXD_SHIFT)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span> </div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment">/*</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment"> * OV_TXD (RW)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment"> *</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment"> * override TX data check</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment"> */</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab7645e481bd67f0d28d0f5adad35cf82"> 1550</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_MASK (0x4U)</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a741f1d974f98bc67c9e9d49fcad7dcc2"> 1551</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_SHIFT (2U)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5a4bb1758cc093686be5b32c7f9c9b8c"> 1552</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_TXD_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_TXD_MASK)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1e2eadb28ad82fa44a58a5119c4689fc"> 1553</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_TXD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_TXD_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_TXD_SHIFT)</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">/*</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment"> * OV_CLK (RW)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment"> *</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment"> * override clock check</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"> */</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae7a58ab5a5e6b9725f1770295b86152e"> 1560</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_MASK (0x2U)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1c41bfeccace94143205b5632bd82d68"> 1561</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_SHIFT (1U)</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5a76a8ba2a474bf5cbf39271794c8a77"> 1562</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_CLK_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_CLK_MASK)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a34cf06298843f32a51ec70a83f7dcaf7"> 1563</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_CLK_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_CLK_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_CLK_SHIFT)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">/*</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment"> * OV_PTR (RW)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment"> *</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment"> * override pointer check</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment"> */</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7739860aa38cf4af1854f9e8a6e7b170"> 1570</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_MASK (0x1U)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5328bfb893f610470483c02c736da976"> 1571</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_SHIFT (0U)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a05d8947f5b77d9fbb2952d2059d8d222"> 1572</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_TRAN_OV_PTR_SHIFT) &amp; SEI_CTRL_LATCH_TRAN_OV_PTR_MASK)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac34f02020d1d0d8dce4a8386a70be4d0"> 1573</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_OV_PTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TRAN_OV_PTR_MASK) &gt;&gt; SEI_CTRL_LATCH_TRAN_OV_PTR_SHIFT)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span> </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment">/* Bitfield definition for register of struct array CTRL: CFG */</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">/*</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"> * EN (RW)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> *</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"> * Enable latch</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment"> * 0: disable</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment"> * 1: enable</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment"> */</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4ccca49aed71d8d986b37de3e3d7ca3f"> 1583</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1285c5be52a61ff57259e34d2ce87785"> 1584</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adeb3681b6c5aa08338c6918de7e6a961"> 1585</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_CFG_EN_SHIFT) &amp; SEI_CTRL_LATCH_CFG_EN_MASK)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5a337e5782cd707c72813771772c3ebb"> 1586</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_CFG_EN_MASK) &gt;&gt; SEI_CTRL_LATCH_CFG_EN_SHIFT)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span> </div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment">/*</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment"> * SELECT (RW)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment"> *</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment"> * Output select</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment"> * 0: state0-state1</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment"> * 1: state1-state2</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment"> * 2: state2-state3</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment"> * 3: state3-state0</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment"> */</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a25232199b6075e64220eda29f8662538"> 1597</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af4712deb71b6e58836c55a0f3e2f6134"> 1598</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_SHIFT (24U)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aced4c9cec5a6634b34c1fd5b8589f18f"> 1599</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_CFG_SELECT_SHIFT) &amp; SEI_CTRL_LATCH_CFG_SELECT_MASK)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a011f142ad2eed89b4443f8d7d1628389"> 1600</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_SELECT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_CFG_SELECT_MASK) &gt;&gt; SEI_CTRL_LATCH_CFG_SELECT_SHIFT)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span> </div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">/*</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment"> *</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"> * Delay in system clock cycle, for state transition</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> */</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a22757bc6fe6a8d76f6c1a1a19181d4af"> 1607</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0fd1128c206a35ac3eb9db43b55fd5e2"> 1608</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_SHIFT (0U)</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7b9363bc3b6529c1c345ecd8447eb370"> 1609</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_LATCH_CFG_DELAY_SHIFT) &amp; SEI_CTRL_LATCH_CFG_DELAY_MASK)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a94dcb2cf9683fb940cd2a7de73f043de"> 1610</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_CFG_DELAY_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_CFG_DELAY_MASK) &gt;&gt; SEI_CTRL_LATCH_CFG_DELAY_SHIFT)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span> </div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="comment">/* Bitfield definition for register of struct array CTRL: TIME */</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="comment">/*</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment"> * LAT_TIME (RO)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment"> *</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"> * Latch time</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> */</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a35ccdb299e58a02baf4efda0203f0c5b"> 1618</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TIME_LAT_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d56fb01b40880de9e99935787b8eef6"> 1619</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TIME_LAT_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae98bd28cea0d906629c2af3d9d9c5a57"> 1620</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TIME_LAT_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_TIME_LAT_TIME_MASK) &gt;&gt; SEI_CTRL_LATCH_TIME_LAT_TIME_SHIFT)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">/* Bitfield definition for register of struct array CTRL: STS */</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">/*</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment"> * STATE (RO)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment"> *</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment"> * State</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment"> */</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac6fa2a213819c2b094ec927f83adc28b"> 1628</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_STS_STATE_MASK (0x7000000UL)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8615a8e11c0a584c8e67ed9ed0cdb0ca"> 1629</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_STS_STATE_SHIFT (24U)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#add30d1c65b4defff3af6f1dd0c1f0bc0"> 1630</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_STS_STATE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_STS_STATE_MASK) &gt;&gt; SEI_CTRL_LATCH_STS_STATE_SHIFT)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">/*</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"> * LAT_CNT (RO)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment"> *</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment"> * Latch counter</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment"> */</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adfc2fd2266ddec50ad4f60e6cc2560fc"> 1637</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_STS_LAT_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af3e96e9fcb61286c50576c785fa397f6"> 1638</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_STS_LAT_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adeef65714467a5f8d0b0230b95d03c18"> 1639</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_STS_LAT_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_LATCH_STS_LAT_CNT_MASK) &gt;&gt; SEI_CTRL_LATCH_STS_LAT_CNT_SHIFT)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_EN */</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">/*</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> * ACC_EN (RW)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> *</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> * Position include acceleration</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"> * 0: use acceleration from sample override acceleration register</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment"> * 1: use acceleration from motor group</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"> */</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a27b99e4b08aaf45fcced5ee0c068f9c2"> 1649</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaa6f0e71611be291ae785edb30d6c600"> 1650</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa0901293dfb450c1a6f78ee8efef05ab"> 1651</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_ACC_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_ACC_EN_MASK)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab88f0c6e3a9028b2458c9dbac2d6869c"> 1652</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_ACC_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_ACC_EN_SHIFT)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">/*</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment"> * ACC_SEL (RW)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment"> *</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> * Data register for acceleration transfer</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment"> */</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad60597775051e3240db6ab0074aeccf2"> 1659</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaa8a0970b3597ac2d74b52bed2c98030"> 1660</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a29e037965998f39c6b9b64e07d065794"> 1661</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_ACC_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_ACC_SEL_MASK)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a80cc416eaf6cc48544ba6484f8f0aeaf"> 1662</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_ACC_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_ACC_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_ACC_SEL_SHIFT)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">/*</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment"> * SPD_EN (RW)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment"> *</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"> * Position include speed</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment"> * 0: use speed from sample override speed register</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> * 1: use speed from motor group</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"> */</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9bb19a8ab6df2a606b8df4c96ca319b5"> 1671</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#add34f50e55a6199939f462b1ecd4ad4e"> 1672</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa9cdcfe2ecfa54bf283a3886324d7c56"> 1673</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_SPD_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_SPD_EN_MASK)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac6fbd79f58b0662067d7d45aeea6fbe4"> 1674</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_SPD_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_SPD_EN_SHIFT)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span> </div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">/*</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment"> * SPD_SEL (RW)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment"> *</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> * Data register for speed transfer</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment"> */</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a13c5b27895f2e494ceb2b33f2fd4145b"> 1681</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a900d8f9eeec7df05bb404cf0a7bf80db"> 1682</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7a175155b06d5f46e83dae1007a92ebf"> 1683</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_SPD_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_SPD_SEL_MASK)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6239fbc5bc6d760dfb2627cf6076b483"> 1684</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_SPD_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_SPD_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_SPD_SEL_SHIFT)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">/*</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment"> * REV_EN (RW)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment"> *</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment"> * Position include revolution</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment"> * 0: use revolution from sample override revolution register</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="comment"> * 1: use revolution  from motor group</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment"> */</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abd9cf780f2d6c8c3b778ee6123df0cca"> 1693</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a93bf20634de85dd843a71f138816d569"> 1694</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af1f325aa969430b1e8220a261810ebf6"> 1695</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_REV_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_REV_EN_MASK)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a10f54f49cdf8a2d7bc431e92c2118ff9"> 1696</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_REV_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_REV_EN_SHIFT)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">/*</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment"> * REV_SEL (RW)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment"> *</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment"> * Data register for revolution transfer</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment"> */</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1ff636a900f3bb07b8f09d45b9fd65e6"> 1703</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a62ecbf5f4673e5fcf6c34237bc1477f7"> 1704</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af4455c3f835b6f29758a32930ac356bd"> 1705</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_REV_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_REV_SEL_MASK)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afed4ea6d2d5d0583b48625223ed8a364"> 1706</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_REV_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_REV_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_REV_SEL_SHIFT)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span> </div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">/*</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment"> * POS_EN (RW)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment"> *</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment"> * Position include position</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment"> * 0: use position from sample override position register</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment"> * 1: use position from motor group</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment"> */</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9413ba3eafb8170c0faeec0669ee0c70"> 1715</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac1c97af854f98cba04aa708b85d2c890"> 1716</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af7e5fd87cc9b6b12f1803d1d91f736da"> 1717</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_POS_EN_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_POS_EN_MASK)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a58a454a0dbddc9f77c5ca8f1b5329cd6"> 1718</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_POS_EN_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_POS_EN_SHIFT)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span> </div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">/*</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment"> * POS_SEL (RW)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment"> *</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment"> * Data register for position transfer</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> */</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae458254ee607d744ea4e60b6f7b67e42"> 1725</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2df749ee1887512ae1bf525df044bcf8"> 1726</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8bd0cca571a03d1d6ce3d6f9652438a5"> 1727</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_EN_POS_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_EN_POS_SEL_MASK)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a211677c02c3b191e1c61078c3f1a4759"> 1728</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_EN_POS_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_EN_POS_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_EN_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_CFG */</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="comment">/*</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment"> * ONCE (RW)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment"> *</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment"> * Sample one time</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment"> * 0: Sample during windows time</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment"> * 1: Close sample window after first sample</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment"> */</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a60ae194d382ee757870b9b7b3f664c6b"> 1738</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7dc06ff92d4bff2145baebf293027600"> 1739</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_SHIFT (24U)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a01421707e775b97d471c3a419aa97eb6"> 1740</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_CFG_ONCE_SHIFT) &amp; SEI_CTRL_POS_SMP_CFG_ONCE_MASK)</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae4a74e3d0c0ee262133f8e1c57db8674"> 1741</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_ONCE_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_CFG_ONCE_MASK) &gt;&gt; SEI_CTRL_POS_SMP_CFG_ONCE_SHIFT)</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span> </div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">/*</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment"> * LAT_SEL (RW)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment"> *</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="comment"> * Latch selection</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment"> * 0: latch 0</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment"> * 1: latch 1</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"> * 2: latch 2</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> * 3: latch 3</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> */</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4074f265ee9f0777c1f4541c09665afb"> 1752</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_MASK (0x30000UL)</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a598d8788968e507e72fef7dabf83a2e0"> 1753</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a226f71de7d0cb4f27a91e277af8d1754"> 1754</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_CFG_LAT_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_CFG_LAT_SEL_MASK)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2c73bb7783bb6d4e00703e0d4596489d"> 1755</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_LAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_CFG_LAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_CFG_LAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span> </div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="comment">/*</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="comment"> * WINDOW (RW)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment"> *</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment"> * Sample window, in clock cycle</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> */</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acba97368171540ac7850a1de6f48e572"> 1762</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a76b0275e581ab4e8503141ca863b2064"> 1763</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_SHIFT (0U)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acb147b39f21ed8fba92382d4f3a58bfb"> 1764</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_CFG_WINDOW_SHIFT) &amp; SEI_CTRL_POS_SMP_CFG_WINDOW_MASK)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a568c68c3e0c74462a7a182b51664170d"> 1765</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_CFG_WINDOW_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_CFG_WINDOW_MASK) &gt;&gt; SEI_CTRL_POS_SMP_CFG_WINDOW_SHIFT)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span> </div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_DAT */</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment">/*</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment"> * DAT_SEL (RW)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment"> *</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment"> * Data register sampled, each bit represent a data register, select the DATA registers need to be updated when SAMPLE happens.</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment"> * Note: CRC register will be cleared automatically by SAMPLE if select the DATA register used for CRC.</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment"> */</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#add76b7e9361106ff3093e8146854a11d"> 1774</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7c2a9fa979442360e7c76cc99e9a7b74"> 1775</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae4ac3056a30077dd76befa07c5afb108"> 1776</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_DAT_DAT_SEL_SHIFT) &amp; SEI_CTRL_POS_SMP_DAT_DAT_SEL_MASK)</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adae8750e6c63a6b3990900d8a85494d9"> 1777</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_DAT_DAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_DAT_DAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_SMP_DAT_DAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_POS */</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">/*</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment"> * POS (RW)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment"> *</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment"> * Sample override position</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment"> */</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b59034d6c70179c5e75e2e4aa274160"> 1785</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aafa31e8f6b8c00118c2bcc4c10bda515"> 1786</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af35d5f090f968c0a85fa8d24f4c6313a"> 1787</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_POS_POS_SHIFT) &amp; SEI_CTRL_POS_SMP_POS_POS_MASK)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3c7ff7d994ba474e33d04df8bca19bbb"> 1788</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_POS_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_POS_POS_MASK) &gt;&gt; SEI_CTRL_POS_SMP_POS_POS_SHIFT)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_REV */</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">/*</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment"> * REV (RW)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"> *</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="comment"> * Sample override revolution</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="comment"> */</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a601fc2d2c6cfb0d451baa7c9a04e6629"> 1796</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afe64d009bf82ef4e3a3c23fd70ffdfe8"> 1797</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5eec385556c51763c1ab77bebe4fe263"> 1798</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_REV_REV_SHIFT) &amp; SEI_CTRL_POS_SMP_REV_REV_MASK)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a88f6387d5314b523fb8927a144bd87c6"> 1799</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_REV_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_REV_REV_MASK) &gt;&gt; SEI_CTRL_POS_SMP_REV_REV_SHIFT)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span> </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_SPD */</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">/*</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment"> * SPD (RW)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> *</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment"> * Sample override speed</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment"> */</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a841701eff89cb5a8240fb653472e01d1"> 1807</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a08e45077d4e9d11da842e53a7512ad62"> 1808</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_SHIFT (0U)</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a572e4777df6154d087ced069f3a3dfac"> 1809</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_SPD_SPD_SHIFT) &amp; SEI_CTRL_POS_SMP_SPD_SPD_MASK)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4cdcfdb09b7721ee5b69c865e5ae0d7c"> 1810</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_SPD_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_SPD_SPD_MASK) &gt;&gt; SEI_CTRL_POS_SMP_SPD_SPD_SHIFT)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span> </div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_ACC */</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="comment">/*</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment"> * ACC (RW)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment"> *</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment"> * Sample override accelerate</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment"> */</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0e67bbb26fb7722351428f965b324ddf"> 1818</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa0f542fce489239b0854eee53c9e231c"> 1819</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_SHIFT (0U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8443744a2bbb40243d040cc3c92a1f1d"> 1820</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_SMP_ACC_ACC_SHIFT) &amp; SEI_CTRL_POS_SMP_ACC_ACC_MASK)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5272b00c39c1ee690f55934a988930b6"> 1821</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_ACC_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_ACC_ACC_MASK) &gt;&gt; SEI_CTRL_POS_SMP_ACC_ACC_SHIFT)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_EN */</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">/*</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment"> * ACC_EN (RW)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> *</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> * Position include acceleration</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment"> * 0: use acceleration from update override acceleration register</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment"> * 1: use acceleration from data register</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment"> */</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adba2f91b60cb0c7227f9492de53720ab"> 1831</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adab2e668d79d3dc2888e3829f4be9feb"> 1832</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1189ca0e8bc46f73a8bc4d10561332aa"> 1833</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_ACC_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_ACC_EN_MASK)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acc14aec776649ddd0d3f257ea1131e42"> 1834</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_ACC_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_ACC_EN_SHIFT)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span> </div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment">/*</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment"> * ACC_SEL (RW)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment"> *</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment"> * Data register for acceleration transfer</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment"> */</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4dfa6451e465fab99f5e0f88463c42e1"> 1841</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae92407070a32ae31d8071361f4723557"> 1842</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa42007533eb423e0eed9dd5ceeda554a"> 1843</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_ACC_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_ACC_SEL_MASK)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad9163b7133844e15f01a5dbe4d87c679"> 1844</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_ACC_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_ACC_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_ACC_SEL_SHIFT)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span> </div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment">/*</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment"> * SPD_EN (RW)</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment"> *</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment"> * Position include speed</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment"> * 0: use speed from update override speed register</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment"> * 1: use speed from data register</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment"> */</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaf68c1a1983120626022457696830130"> 1853</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a14468031bdb4748b24fb11616a864a14"> 1854</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc478e6fe205077e5fb8587c5d2c00fb"> 1855</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_SPD_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_SPD_EN_MASK)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa594a8fc312db4ee238e900697682c51"> 1856</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_SPD_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_SPD_EN_SHIFT)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span> </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment">/*</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment"> * SPD_SEL (RW)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment"> *</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment"> * Data register for speed transfer</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment"> */</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20a01271ea49f8faa2a1ad108bf71c3f"> 1863</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6abc7f27c746946c416f41f58eb721c9"> 1864</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae5e196892966ddbdad1967ccdd81b14f"> 1865</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_SPD_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_SPD_SEL_MASK)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa633e71ad8045d701068dfd6482542e9"> 1866</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_SPD_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_SPD_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_SPD_SEL_SHIFT)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment">/*</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment"> * REV_EN (RW)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment"> *</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment"> * Position include revolution</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment"> * 0: use revolution from update override revolution register</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment"> * 1: use revolution from data register</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment"> */</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae9cb71d612faedb4e4d6ad7f7a110ec1"> 1875</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a16b40d2cdbc2fe06ee2f376b9054d7db"> 1876</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa2357c2459343eec0f501cddc73c3b3a"> 1877</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_REV_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_REV_EN_MASK)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a29d26dc3c4e2d8b8636cf4d64f57e3f1"> 1878</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_REV_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_REV_EN_SHIFT)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span> </div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="comment">/*</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment"> * REV_SEL (RW)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment"> *</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment"> * Data register for revolution transfer</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment"> */</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2284931e130f95288edd343cd35d5a80"> 1885</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a28a6c768e8fbce4bb4fbbec2dab6a9ae"> 1886</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a08295321012912c0e59f7ac73b22b8e4"> 1887</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_REV_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_REV_SEL_MASK)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a80d6c5b6978803af3176c3137280757c"> 1888</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_REV_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_REV_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_REV_SEL_SHIFT)</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment">/*</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment"> * POS_EN (RW)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment"> *</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> * Position include position</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment"> * 0: use position from update override position register</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="comment"> * 1: use position from data register</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment"> */</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6f207823dc33f2b4c2466f873023d8c9"> 1897</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af7f39ffa3dfacd33aaf02496595d43f9"> 1898</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab715a31c97c16b69794b4f36ce30f65b"> 1899</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_POS_EN_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_POS_EN_MASK)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6761ca9f9d9e173c8c8e5e5f72ddca30"> 1900</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_EN_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_POS_EN_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_POS_EN_SHIFT)</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span> </div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">/*</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment"> * POS_SEL (RW)</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment"> *</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment"> * Data register for position transfer</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment"> */</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a89c3028ce67cb049cb499fc10f4e9118"> 1907</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_MASK (0x1FU)</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a55088c23bd7d157d520d6ff8f13a6428"> 1908</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a76500238c12b50e2d1d58424d347296c"> 1909</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_EN_POS_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_EN_POS_SEL_MASK)</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3ac296c0170f467a399b9d85167729c4"> 1910</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_EN_POS_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_EN_POS_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_EN_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span> </div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_CFG */</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="comment">/*</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="comment"> * TIME_OVRD (RW)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment"> *</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="comment"> * Use override time</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="comment"> * 0: use time sample from motor group</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment"> * 1: use override time</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment"> */</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3df7a5a48cb921e19d373d2a35c2c528"> 1920</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a310372a155520ba06fa7843b52002e08"> 1921</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SHIFT (31U)</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a48126b39b2a7418350d5a62fa6b6860d"> 1922</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SHIFT) &amp; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_MASK)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4e0f29e2e7cfefcb356ad7bd5ff442a1"> 1923</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_TIME_OVRD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_MASK) &gt;&gt; SEI_CTRL_POS_UPD_CFG_TIME_OVRD_SHIFT)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span> </div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">/*</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment"> * ONERR (RW)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment"> *</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment"> * Sample one time</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment"> * 0: Sample during windows time</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment"> * 1: Close sample window after first sample</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="comment"> */</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc16fb668d8c4610405fab1e40c9ec3e"> 1932</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a07034eb215e960bc65b5567f05327f37"> 1933</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_SHIFT (24U)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5dcbbca580b08c038a7fc34afd68f5b5"> 1934</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_CFG_ONERR_SHIFT) &amp; SEI_CTRL_POS_UPD_CFG_ONERR_MASK)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6621d1d5f6910457377826303bdd19ba"> 1935</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_ONERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_CFG_ONERR_MASK) &gt;&gt; SEI_CTRL_POS_UPD_CFG_ONERR_SHIFT)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span> </div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">/*</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment"> * LAT_SEL (RW)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment"> *</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment"> * Latch selection</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment"> * 0: latch 0</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment"> * 1: latch 1</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment"> * 2: latch 2</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"> * 3: latch 3</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> */</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a105c105135dc535f0bdcdcfd17adae2b"> 1946</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_MASK (0x30000UL)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa2fd6443d2c928c8f6ca695ff20078ef"> 1947</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acd020d1f914f9701ee5bf6c9cd103c78"> 1948</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_CFG_LAT_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_CFG_LAT_SEL_MASK)</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adc6c655b03b91a465fc7276febeb792a"> 1949</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_CFG_LAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_CFG_LAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_CFG_LAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_DAT */</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment">/*</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="comment"> * DAT_SEL (RW)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="comment"> *</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="comment"> * Data register sampled, each bit represent a data register, select the DATA registers need to be updated when UPDATE happen.</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment"> * Note: CRC register will be cleared automatically by UPDATE if select the DATA register used for CRC.</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="comment"> */</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a13f133879391d21edc3253778c2b58a2"> 1958</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aca006ff9b9c4898e897e53989c883dbf"> 1959</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a68e4205fce440a60203f951f24d4ec34"> 1960</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_DAT_DAT_SEL_SHIFT) &amp; SEI_CTRL_POS_UPD_DAT_DAT_SEL_MASK)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a485180f954828b355e94eb65d2c3b005"> 1961</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_DAT_DAT_SEL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_DAT_DAT_SEL_MASK) &gt;&gt; SEI_CTRL_POS_UPD_DAT_DAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span> </div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_TIME */</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment">/*</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment"> * TIME (RW)</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment"> *</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment"> * Update override time</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment"> */</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7a135091344e6528107f4825eaec23ed"> 1969</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af648b1acb3be1625895234eccacef503"> 1970</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1d4c9fdc7c89c2e7c2c52d91f9ebf0a7"> 1971</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_TIME_TIME_SHIFT) &amp; SEI_CTRL_POS_UPD_TIME_TIME_MASK)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a25d042b215ebc681bfa3203236841d3d"> 1972</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_TIME_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_TIME_TIME_MASK) &gt;&gt; SEI_CTRL_POS_UPD_TIME_TIME_SHIFT)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span> </div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_POS */</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="comment">/*</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment"> * POS (RW)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment"> *</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment"> * Update override position</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment"> */</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af756577666ee578a8fc3d5b48c874e42"> 1980</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20be38c9c097a376c2ada204ddc7cb85"> 1981</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a198cb503f6442d47adccd4ecb40cf157"> 1982</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_POS_POS_SHIFT) &amp; SEI_CTRL_POS_UPD_POS_POS_MASK)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a83eaa950265e5a7629a8c77d71fbd78e"> 1983</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_POS_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_POS_POS_MASK) &gt;&gt; SEI_CTRL_POS_UPD_POS_POS_SHIFT)</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_REV */</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">/*</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment"> * REV (RW)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment"> *</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment"> * Update override revolution</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment"> */</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afc5f0fae36b6a583a538e7edefbd3793"> 1991</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac9ce8d24dc42e594a06282c6fa5b53f0"> 1992</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a731d77a621c7e8b6925a2a4994ff1cda"> 1993</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_REV_REV_SHIFT) &amp; SEI_CTRL_POS_UPD_REV_REV_MASK)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afdead01820fa5028c0465c7184fe45d5"> 1994</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_REV_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_REV_REV_MASK) &gt;&gt; SEI_CTRL_POS_UPD_REV_REV_SHIFT)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span> </div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_SPD */</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">/*</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment"> * SPD (RW)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment"> *</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * Update override speed</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> */</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a39da2e365b43353fa16d09f3d5d03164"> 2002</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a266532309e71edd4c78befdaffd6c7cd"> 2003</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_SHIFT (0U)</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4c6d5e11a208023a16dfbd6c6e1b1ca8"> 2004</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_SPD_SPD_SHIFT) &amp; SEI_CTRL_POS_UPD_SPD_SPD_MASK)</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aea396014204835c789facc0276c09f24"> 2005</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_SPD_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_SPD_SPD_MASK) &gt;&gt; SEI_CTRL_POS_UPD_SPD_SPD_SHIFT)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span> </div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_ACC */</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment">/*</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment"> * ACC (RW)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="comment"> *</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="comment"> * Update override accelerate</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="comment"> */</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae598f8d2655f825db88c978016ca2009"> 2013</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aba4deb9a458c19750ff8f6208ee4ceac"> 2014</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_SHIFT (0U)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1a5b263a591152b1a7be4c75dd661ebb"> 2015</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_POS_UPD_ACC_ACC_SHIFT) &amp; SEI_CTRL_POS_UPD_ACC_ACC_MASK)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0056a27771f7b4303723b7880e7e8a51"> 2016</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_ACC_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_ACC_ACC_MASK) &gt;&gt; SEI_CTRL_POS_UPD_ACC_ACC_SHIFT)</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_VAL */</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">/*</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment"> * ACC (RO)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment"> *</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> * Position include acceleration</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> */</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6537e946503912da633c9fd6e439538f"> 2024</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_ACC_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8c0975b3337d7a4390021a078962df34"> 2025</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_ACC_SHIFT (31U)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6e22246c9a0b094c9101ca624ebfc587"> 2026</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_ACC_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_ACC_SHIFT)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span> </div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment">/*</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment"> * SPD (RO)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment"> *</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment"> * Position include speed</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment"> */</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa1422c33649afdb091149da90b03da30"> 2033</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_SPD_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad7e4bd0bed6047062d2139409997f5ef"> 2034</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_SPD_SHIFT (23U)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ace9d5cdcd13814bcfc4c287826b5924d"> 2035</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_SPD_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_SPD_SHIFT)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">/*</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment"> * REV (RO)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment"> *</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment"> * Position include revolution</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment"> */</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac1a02cb8dcdc1b01a32f97dff7008856"> 2042</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_REV_MASK (0x8000U)</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a316c709b698178ea383e9921e43f168a"> 2043</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_REV_SHIFT (15U)</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aefbc0848df5edee712cdbf01b994e346"> 2044</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_REV_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_REV_SHIFT)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span> </div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment">/*</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment"> * POS (RO)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment"> *</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="comment"> * Position include position</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment"> */</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afef257f6982d0d61843253f71e746128"> 2051</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_POS_MASK (0x80U)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae328bcd7df7dd2e08d645480e60ffa70"> 2052</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_POS_SHIFT (7U)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa6782214eab83a4e326f7e98a16d040f"> 2053</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_VAL_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_VAL_POS_MASK) &gt;&gt; SEI_CTRL_POS_SMP_VAL_POS_SHIFT)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span> </div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SMP_STS */</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">/*</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment"> * OCCUR (RO)</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment"> *</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment"> * Sample occured</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment"> * 0: Sample not happened</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment"> * 1: Sample occured</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment"> */</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ada8d5934b1d3dd1977d5a821371c053d"> 2063</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_OCCUR_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab062dc663e50f9d60a2383dcb26dbeb5"> 2064</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_OCCUR_SHIFT (24U)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adf43e969c7c7d10b8e1a180fe0d755c8"> 2065</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_OCCUR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_STS_OCCUR_MASK) &gt;&gt; SEI_CTRL_POS_SMP_STS_OCCUR_SHIFT)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span> </div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">/*</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment"> * WIN_CNT (RO)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment"> *</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment"> * Sample window counter</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment"> */</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a234bc7b8c9742480e321c9da3cf3b14a"> 2072</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_WIN_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a03b6bbe8cf2dce4dde735fe77beef706"> 2073</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_WIN_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1bb703875303b8af52b1d01df2d6c204"> 2074</a></span><span class="preprocessor">#define SEI_CTRL_POS_SMP_STS_WIN_CNT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SMP_STS_WIN_CNT_MASK) &gt;&gt; SEI_CTRL_POS_SMP_STS_WIN_CNT_SHIFT)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span> </div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">/* Bitfield definition for register of struct array CTRL: TIME_IN */</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment">/*</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"> * TIME (RO)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment"> *</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment"> * input time</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment"> */</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8d6840b0fc6405febe3868c0f85a8647"> 2082</a></span><span class="preprocessor">#define SEI_CTRL_POS_TIME_IN_TIME_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4ee46f2fcd59be4c15cf81690d46dde2"> 2083</a></span><span class="preprocessor">#define SEI_CTRL_POS_TIME_IN_TIME_SHIFT (0U)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a513a21436191109c74ca0261376e26db"> 2084</a></span><span class="preprocessor">#define SEI_CTRL_POS_TIME_IN_TIME_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_TIME_IN_TIME_MASK) &gt;&gt; SEI_CTRL_POS_TIME_IN_TIME_SHIFT)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span> </div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">/* Bitfield definition for register of struct array CTRL: POS_IN */</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/*</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment"> * POS (RO)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment"> *</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment"> * Input position</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment"> */</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20e547f6d03942fdd4dd1ff926942141"> 2092</a></span><span class="preprocessor">#define SEI_CTRL_POS_POS_IN_POS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a322ddd3deb6be6335e7b6a6e459b205f"> 2093</a></span><span class="preprocessor">#define SEI_CTRL_POS_POS_IN_POS_SHIFT (0U)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4ab0f09f0f43c480221a41ff031fa530"> 2094</a></span><span class="preprocessor">#define SEI_CTRL_POS_POS_IN_POS_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_POS_IN_POS_MASK) &gt;&gt; SEI_CTRL_POS_POS_IN_POS_SHIFT)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span> </div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">/* Bitfield definition for register of struct array CTRL: REV_IN */</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">/*</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment"> * REV (RO)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment"> *</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment"> * Input revolution</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment"> */</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5a00f0b4f4542b991ce83ded113b1683"> 2102</a></span><span class="preprocessor">#define SEI_CTRL_POS_REV_IN_REV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a463ab780d161b79dfa7d9f186e4e4e78"> 2103</a></span><span class="preprocessor">#define SEI_CTRL_POS_REV_IN_REV_SHIFT (0U)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a06606ebd230ac8fd8ba2147c82643dfd"> 2104</a></span><span class="preprocessor">#define SEI_CTRL_POS_REV_IN_REV_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_REV_IN_REV_MASK) &gt;&gt; SEI_CTRL_POS_REV_IN_REV_SHIFT)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span> </div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment">/* Bitfield definition for register of struct array CTRL: SPD_IN */</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">/*</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment"> * SPD (RO)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment"> *</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment"> * Input speed</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment"> */</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d5c6fa5ac143629089c0247eeef8697"> 2112</a></span><span class="preprocessor">#define SEI_CTRL_POS_SPD_IN_SPD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2cebcd8c0d459013ac8964794e693bed"> 2113</a></span><span class="preprocessor">#define SEI_CTRL_POS_SPD_IN_SPD_SHIFT (0U)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a88162581cd07f3c0cd77fddf7e2514e6"> 2114</a></span><span class="preprocessor">#define SEI_CTRL_POS_SPD_IN_SPD_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_SPD_IN_SPD_MASK) &gt;&gt; SEI_CTRL_POS_SPD_IN_SPD_SHIFT)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span> </div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="comment">/* Bitfield definition for register of struct array CTRL: ACC_IN */</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment">/*</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment"> * ACC (RO)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="comment"> *</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment"> * Input accelerate</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment"> */</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a13b8e320418e1cdcf765c01db1119c77"> 2122</a></span><span class="preprocessor">#define SEI_CTRL_POS_ACC_IN_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a22ad48b4895ede3843028936c4f815fc"> 2123</a></span><span class="preprocessor">#define SEI_CTRL_POS_ACC_IN_ACC_SHIFT (0U)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8d05673f671e244ea734e9c0acdec549"> 2124</a></span><span class="preprocessor">#define SEI_CTRL_POS_ACC_IN_ACC_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_ACC_IN_ACC_MASK) &gt;&gt; SEI_CTRL_POS_ACC_IN_ACC_SHIFT)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">/* Bitfield definition for register of struct array CTRL: UPD_STS */</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">/*</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment"> * UPD_ERR (RO)</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="comment"> *</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="comment"> * Update  error</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="comment"> * 0: data receive normally</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment"> * 1: data receive error</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment"> */</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab6547c5ade64e2a026cd4b0e572a7074"> 2134</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_STS_UPD_ERR_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae54558f7acc3b2ac08d296ae29852917"> 2135</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_STS_UPD_ERR_SHIFT (24U)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9045d67260b86db4d32b350a718b1e89"> 2136</a></span><span class="preprocessor">#define SEI_CTRL_POS_UPD_STS_UPD_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_POS_UPD_STS_UPD_ERR_MASK) &gt;&gt; SEI_CTRL_POS_UPD_STS_UPD_ERR_SHIFT)</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span> </div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">/* Bitfield definition for register of struct array CTRL: INT_EN */</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">/*</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment"> * TRG_ERR3 (RW)</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment"> *</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment"> * Trigger3 failed</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment"> */</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a70bdc08ab1e5457b5b07d2f611ffa775"> 2144</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac3f5e11d0223137effd9d922381cf698"> 2145</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SHIFT (31U)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2cf7a1fc56bd1acc4390ea1ec4644c79"> 2146</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_MASK)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac5d8d5baf759a0bab014247445e25763"> 2147</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR3_SHIFT)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment">/*</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment"> * TRG_ERR2 (RW)</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment"> *</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment"> * Trigger2 failed</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment"> */</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7681285634afa85d211060c33b8aa51a"> 2154</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7b68197c7b63acb050b113e222964713"> 2155</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SHIFT (30U)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4185da5e4c738a84fa0f44934ee41627"> 2156</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_MASK)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aba297e6b4f4ca5aefff4ca0f1ebeade2"> 2157</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR2_SHIFT)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span> </div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment">/*</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment"> * TRG_ERR1 (RW)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="comment"> *</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="comment"> * Trigger1 failed</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment"> */</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af20175cc0500985f2f81c52328772445"> 2164</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a03ff9e657bd90615ca2653b0bc88e20a"> 2165</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SHIFT (29U)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aea82f52c5c687682a7dfdf53c87ed480"> 2166</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_MASK)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8f0096bbe392f4ed74fbbde73bf0dfc4"> 2167</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR1_SHIFT)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span> </div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment">/*</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment"> * TRG_ERR0 (RW)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment"> *</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment"> * Trigger0 failed</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment"> */</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6a3047eed0d731fb1be6151f9883e0d7"> 2174</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a27a55fc7daca8df574333941647fea2d"> 2175</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SHIFT (28U)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5653a39ca6f10ef1552f0ccc1e72a7aa"> 2176</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_MASK)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5a98797067b13a9f5fbedf5b4576dd23"> 2177</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRG_ERR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRG_ERR0_SHIFT)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span> </div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment">/*</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="comment"> * TRIGER3 (RW)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="comment"> *</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="comment"> * Trigger3</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment"> */</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2bbfb8e7b137688ba3d1020c757b083c"> 2184</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a04d1f64f6d50e6d0ebee8a0042808a25"> 2185</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_SHIFT (27U)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aae36fff7bb39b5d6c2a830c104a9a52f"> 2186</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER3_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER3_MASK)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5fb9b0ca4cd8b55240c4a889a4dfbb48"> 2187</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER3_SHIFT)</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment">/*</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment"> * TRIGER2 (RW)</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment"> *</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment"> * Trigger2</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span><span class="comment"> */</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae8185c08975c4595b1131495ec1dc939"> 2194</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a529b6fc2d8fafb69f46ad87178c0a87b"> 2195</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_SHIFT (26U)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8effff6745b9ba2fc08c5edc55da3a18"> 2196</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER2_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER2_MASK)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4be38c149d9ca3fd7907c5c3ea132ca1"> 2197</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER2_SHIFT)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span> </div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment">/*</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment"> * TRIGER1 (RW)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment"> *</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment"> * Trigger1</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment"> */</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa447c4d2dee9297d6d9f026521bf59ab"> 2204</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab180c0037970cf02f17f03161b0bc3ea"> 2205</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_SHIFT (25U)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5ecd6c0c35f8936c9509d337bc9c56f3"> 2206</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER1_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER1_MASK)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae6a01b84d11eda5d609cf28e69c57877"> 2207</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER1_SHIFT)</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span> </div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment">/*</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment"> * TRIGER0 (RW)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span><span class="comment"> *</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="comment"> * Trigger0</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="comment"> */</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adf5f92416abfa979878484afffd7e472"> 2214</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a159d1bc1f2f48520ccbefc927b1e733e"> 2215</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_SHIFT (24U)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afe69927051add2455e670f7a57c77080"> 2216</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRIGER0_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER0_MASK)</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6ce91742b4985bab0a856769bc8c254e"> 2217</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRIGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRIGER0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRIGER0_SHIFT)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span> </div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">/*</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment"> * SMP_ERR (RW)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment"> *</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment"> * Sample error</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment"> */</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9ff4baf570d88e9cc1b7159233832006"> 2224</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9b5d17704280970f5beacb541908bd32"> 2225</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3d75f7febe3e236ed7eb5716f4554c50"> 2226</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_SMP_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_SMP_ERR_MASK)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc2ce81c835efb377ca31b0684e4ecc7"> 2227</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_SMP_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_SMP_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_SMP_ERR_SHIFT)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span> </div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">/*</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment"> * LATCH3 (RW)</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment"> *</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment"> * Latch3</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment"> */</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab00913fad93ef87209aef4a8bb5daf95"> 2234</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a50831cd0c0c1f4a5a09febf557d524af"> 2235</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_SHIFT (19U)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8c7839ac7126d54382b238d22ad4cb8f"> 2236</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH3_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH3_MASK)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adcbc0b96cff95f85d17683349cb7d8f1"> 2237</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH3_SHIFT)</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span> </div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment">/*</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment"> * LATCH2 (RW)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment"> *</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment"> * Latch2</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment"> */</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7d0a7fe6dd56dd38f77ca2e3b4df6dd1"> 2244</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a49bffec247b5c4febb0233827cf31e94"> 2245</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_SHIFT (18U)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aec70c1252c2923e5887dde2febe077f0"> 2246</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH2_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH2_MASK)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9c3c59c4f70c767a792121929314fbff"> 2247</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH2_SHIFT)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span> </div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span><span class="comment">/*</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment"> * LATCH1 (RW)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment"> *</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment"> * Latch1</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment"> */</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8e19ffa0a5ae5f20c28f8d914439aaaa"> 2254</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4f845c1d8655903f685f0075abdb64dd"> 2255</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_SHIFT (17U)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8861d342884a1b222d21b15b62699503"> 2256</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH1_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH1_MASK)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6e331d2b3facda69d86c3de5198949e8"> 2257</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH1_SHIFT)</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span> </div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">/*</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment"> * LATCH0 (RW)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment"> *</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment"> * Latch0</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment"> */</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a64cde4e4705b4f3dea13b34e548ebc51"> 2264</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a392e6cbfce42f0fbe0f98f566cff590e"> 2265</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_SHIFT (16U)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a225c8f4c72d717978ff83f6c6fca4e67"> 2266</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_LATCH0_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_LATCH0_MASK)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5e8a249c6c444fd94741791309c9bc3d"> 2267</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_LATCH0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_LATCH0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_LATCH0_SHIFT)</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span> </div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">/*</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment"> * TIMEOUT (RW)</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment"> *</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment"> * Timeout</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="comment"> */</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae0ab9de2a85911003b06158aaefa24e8"> 2274</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_MASK (0x2000U)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7aaad6b48305515fde8cc186f7596d99"> 2275</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_SHIFT (13U)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac231649c75a79ee4a4479fc74d9d2fa9"> 2276</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TIMEOUT_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TIMEOUT_MASK)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a404f81357fb44a271ea9e466a2f5d476"> 2277</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TIMEOUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TIMEOUT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TIMEOUT_SHIFT)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span> </div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment">/*</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="comment"> * TRX_ERR (RW)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment"> *</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment"> * Transfer error</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment"> */</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a14139c56061b504bf8d5a77e270a63d6"> 2284</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7cf3f0c36c5ac0076d95764014c5a317"> 2285</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8cf4244ee04e37a71778adfd474c8985"> 2286</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_TRX_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_TRX_ERR_MASK)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad9bed77463396e1eb5000b142cd21e53"> 2287</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_TRX_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_TRX_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_TRX_ERR_SHIFT)</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span> </div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span><span class="comment">/*</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment"> * INSTR1_END (RW)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="comment"> *</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span><span class="comment"> * Instruction 1 end</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="comment"> */</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aecfb74d9d6784112c00a12ec1cd668f2"> 2294</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_MASK (0x800U)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a45a12b403612b0a71101c108c2f8274d"> 2295</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_SHIFT (11U)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9c5534653a6d14aab8216563bb1b866b"> 2296</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_END_MASK)</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a15ccda36fc1f5750b21cca0c51f03bd2"> 2297</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR1_END_SHIFT)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span> </div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">/*</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment"> * INSTR0_END (RW)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment"> *</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment"> * Instruction 0 end</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="comment"> */</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae7f70db26d9d5b2fb4ce372826af94cb"> 2304</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_MASK (0x400U)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4057ce2ccd48f045abce89639bda1d0c"> 2305</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_SHIFT (10U)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0fa88043fe02df8c44c9e1240d127e9f"> 2306</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_END_MASK)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a01c51ca800d93b8addfd61c45a04271d"> 2307</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR0_END_SHIFT)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span> </div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment">/*</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment"> * PTR1_END (RW)</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment"> *</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment"> * Pointer 1 end</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment"> */</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9e5f3e5d3b7796c8af8ad52798156abc"> 2314</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_MASK (0x200U)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a16aac9b8d63debaf6859247f077735aa"> 2315</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_SHIFT (9U)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a502c54c1a4e8550cff6643e270e5f370"> 2316</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_END_MASK)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a27b60651876849c346ad743e6d9e4466"> 2317</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR1_END_SHIFT)</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span> </div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">/*</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment"> * PTR0_END (RW)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment"> *</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment"> * Pointer 0 end</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment"> */</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3b8d0da23fb7c3066c2001b167d512b1"> 2324</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_MASK (0x100U)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8aa430e78d19d74da396fb16ab655e8f"> 2325</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_SHIFT (8U)</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2b04b62c7fb4b99bda81c078239db1e8"> 2326</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_END_MASK)</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a47d69c21ffc16ac061f84695480fdcac"> 2327</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR0_END_SHIFT)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span> </div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">/*</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment"> * INSTR1_ST (RW)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment"> *</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="comment"> * Instruction 1 start</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="comment"> */</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9e1a72dd8a1af7334db1b2b7e2ad950a"> 2334</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_MASK (0x80U)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab9ca2b035847feedd3e71843e2bbba00"> 2335</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SHIFT (7U)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a14e50a976f7c6496126a151bac4e5edd"> 2336</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_MASK)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a31b3a1f65a98864f7986124922c8a674"> 2337</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span> </div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment">/*</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment"> * INSTR0_ST (RW)</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment"> *</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment"> * Instruction 0 start</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment"> */</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3094db510b8e9212ecd1c736f17e3d66"> 2344</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_MASK (0x40U)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a04e550c90a9ff392f150e54073054e0e"> 2345</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SHIFT (6U)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a33da6caedcaa5245ce864bf495b81c3e"> 2346</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_MASK)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac858a78d31234e8dddf6f71ccf432cdf"> 2347</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_INSTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_INSTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span> </div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment">/*</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment"> * PTR1_ST (RW)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment"> *</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment"> * Pointer 1 start</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> */</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac134a56ec40eaea072cf7179e05ad8da"> 2354</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_MASK (0x20U)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1e3128bc74262b2fa3064c26cc2d3689"> 2355</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_SHIFT (5U)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a50f7858f1c19ef757933855da03f6acc"> 2356</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_ST_MASK)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0e9d53e6709d0bb25beec00526f0caee"> 2357</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span> </div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment">/*</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment"> * PTR0_ST (RW)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment"> *</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment"> * Pointer 0 start</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment"> */</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abe264c7cc9643b570a4b94136e7d28d6"> 2364</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_MASK (0x10U)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc133ea96a463f545fdb659f2be6eb0a"> 2365</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_SHIFT (4U)</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a567dedfa395d3e391462bbfe3ba4938c"> 2366</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_PTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_ST_MASK)</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a60e8f72f9764aeef7c05c3a61d011c53"> 2367</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_PTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_PTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_PTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span> </div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">/*</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment"> * WDOG (RW)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment"> *</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment"> * Watch dog</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment"> */</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a97b91edd3a6bdcf7bf6722a465801f2b"> 2374</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_MASK (0x4U)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab9ab94228a0dc997927aacd56195cdcc"> 2375</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_SHIFT (2U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7a83f21c3beb3a9539e47550ff7615d8"> 2376</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_WDOG_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_WDOG_MASK)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa34ac5159a3de83eb07dfcb98d0d9e26"> 2377</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_WDOG_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_WDOG_SHIFT)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">/*</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment"> * EXCEPT (RW)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment"> *</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment"> * Exception</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment"> */</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aac72822c10acf5c4c9f595be5edf1fa4"> 2384</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_MASK (0x2U)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a962a32991cb6137ee2a53e0a11ab7659"> 2385</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_SHIFT (1U)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acb187b47f3f9c31e9b30cbe5ba18c211"> 2386</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_EXCEPT_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_EXCEPT_MASK)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9381de9ed8ee0a85ecd0566629b30a44"> 2387</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_EXCEPT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_EXCEPT_SHIFT)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span> </div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment">/*</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment"> * STALL (RW)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment"> *</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment"> * Stall</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment"> */</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a158ae2239a4d60ef8be7b4d96c4a6514"> 2394</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_MASK (0x1U)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc134aff15c022ed46bc73cbd40c39b9"> 2395</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_SHIFT (0U)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad0bcb9b8181c47682b96967f44186196"> 2396</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_EN_STALL_SHIFT) &amp; SEI_CTRL_IRQ_INT_EN_STALL_MASK)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ada7479331aa031164fefe00c306da6d1"> 2397</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_EN_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_EN_STALL_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_EN_STALL_SHIFT)</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span> </div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment">/* Bitfield definition for register of struct array CTRL: INT_FLAG */</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment">/*</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment"> * TRG_ERR3 (W1C)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment"> *</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment"> * Trigger3 failed</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment"> */</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aeb074598b84e10cf84639dd85423a6ac"> 2405</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8e2783131df99600cff2ad49311d73c1"> 2406</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SHIFT (31U)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae386607aad52d4ee700d1a0dde8a3210"> 2407</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_MASK)</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a065f86316c99964fb0d0a625140d1455"> 2408</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR3_SHIFT)</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span> </div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment">/*</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> * TRG_ERR2 (W1C)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> *</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment"> * Trigger2 failed</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment"> */</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a55cee26ba3457e15db5c9f024665754b"> 2415</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3a430fc03a2a8db7fbe0fa76e18b1b83"> 2416</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SHIFT (30U)</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aacdc35e34b6ae472bba71b854c26be01"> 2417</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_MASK)</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#addbc27ab978bba752ce8358dcb86402f"> 2418</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR2_SHIFT)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">/*</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment"> * TRG_ERR1 (W1C)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment"> *</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment"> * Trigger1 failed</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment"> */</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a87cad4a6fad9017b6e101fc3b57995c4"> 2425</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9ca7f1c72765fdb8483e26355138ef41"> 2426</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SHIFT (29U)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae7fe33bab5447ae19e4ee53fca0de33e"> 2427</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_MASK)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a503046bfd610cce24bf080e7d1141db7"> 2428</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR1_SHIFT)</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span> </div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">/*</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment"> * TRG_ERR0 (W1C)</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment"> *</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span><span class="comment"> * Trigger0 failed</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="comment"> */</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae3a9067b850ad1718b77fc60e108435c"> 2435</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae2b0cea2e158daabe86bd4a146298e7f"> 2436</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SHIFT (28U)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad74311b5df71c95aaba428eb6d2d93ea"> 2437</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_MASK)</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaaf2d1889a60bf10d33e5f060f754ea7"> 2438</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRG_ERR0_SHIFT)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span> </div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment">/*</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> * TRIGER3 (W1C)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> *</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment"> * Trigger3</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment"> */</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acd36c42d83ca82c415dbaffd38d39cf9"> 2445</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aea08bee146e28d0ae67fea36f34234b8"> 2446</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SHIFT (27U)</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acaa5c6c1efb0c3b28f61bbd4ee581b75"> 2447</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_MASK)</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaa1923078b81b55f4051273caefe9446"> 2448</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER3_SHIFT)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span> </div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span><span class="comment">/*</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="comment"> * TRIGER2 (W1C)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span><span class="comment"> *</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment"> * Trigger2</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment"> */</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae92f8ea6166b6e6524f11c714f62f6eb"> 2455</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17cb90f68930c8fa0d1b339dc07f786c"> 2456</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SHIFT (26U)</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aee5e49d19680a88037c28c5acaa2f9fe"> 2457</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_MASK)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af0e9b98f200e6348a6a4a769282e7070"> 2458</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER2_SHIFT)</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span> </div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">/*</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment"> * TRIGER1 (W1C)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment"> *</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment"> * Trigger1</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span><span class="comment"> */</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a39d5cfd445bb246f0beff755b2495046"> 2465</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a51e4b71127dd3988ca704f877c441d42"> 2466</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SHIFT (25U)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1caf303f46272383523c748605e58a59"> 2467</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_MASK)</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad0f07482021ce3aa2349f136061025f8"> 2468</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER1_SHIFT)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span> </div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">/*</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment"> * TRIGER0 (W1C)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment"> *</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment"> * Trigger0</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment"> */</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a78b2cf0aacdcad4a31a1bc330036fc49"> 2475</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a776418c2ddffa350024fd9aede94dbca"> 2476</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SHIFT (24U)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acb98bd7ed88772ea14b4bab533528df3"> 2477</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_MASK)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a754a8a24b782d49fb7de046d19fb7c7d"> 2478</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRIGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRIGER0_SHIFT)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span> </div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="comment">/*</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment"> * SMP_ERR (W1C)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="comment"> *</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment"> * Sample error</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment"> */</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5dac86f3407a070d9491496c30958346"> 2485</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9edfde1c87cbad28661f7b8b7e44a9a8"> 2486</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaa143396d8642ab4799e8530d088ae67"> 2487</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_MASK)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a99a29b876ca986864809b291b67d6394"> 2488</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_SMP_ERR_SHIFT)</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span> </div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment">/*</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment"> * LATCH3 (W1C)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span><span class="comment"> *</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span><span class="comment"> * Latch3</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span><span class="comment"> */</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac62a0a4aa215f9043a6ffdcde62e201a"> 2495</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a03e8809a1f9c80d27fe4212461154299"> 2496</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_SHIFT (19U)</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a297afc9508ceaeb362119e2ebb059c21"> 2497</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH3_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH3_MASK)</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a957bde79bf39ff26c50e419d85b3bcea"> 2498</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH3_SHIFT)</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span> </div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">/*</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment"> * LATCH2 (W1C)</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment"> *</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment"> * Latch2</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment"> */</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1960efb834c5c042b8748de96bf251ed"> 2505</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae0bcb2b016d93e4160a4c28f1a5f92bd"> 2506</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_SHIFT (18U)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a889fd320418d859f4aa2f827e4534c92"> 2507</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH2_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH2_MASK)</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aac50bc4edef5c780205625909ae243bd"> 2508</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH2_SHIFT)</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span> </div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment">/*</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment"> * LATCH1 (W1C)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment"> *</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="comment"> * Latch1</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="comment"> */</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1f52a69d66c5bf735d39b5751b75ad0b"> 2515</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1df9f46fa2b9aa829d29cfbf848c3693"> 2516</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_SHIFT (17U)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae8f714ff9fb5577e48629a2ae929d6b9"> 2517</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH1_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH1_MASK)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a06278137e446c9c72fccffa66261908e"> 2518</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH1_SHIFT)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span> </div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment">/*</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment"> * LATCH0 (W1C)</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment"> *</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment"> * Latch0</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment"> */</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afac635e87cba92da024bfc736f701f88"> 2525</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af5807c067a020b02c0ff3d1ea2bceb1d"> 2526</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_SHIFT (16U)</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5d3fe41acbf903ba0de5709007a65ffc"> 2527</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_LATCH0_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH0_MASK)</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a47274e6be92cfb24d2565f283a4e8987"> 2528</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_LATCH0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_LATCH0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_LATCH0_SHIFT)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span> </div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span><span class="comment">/*</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><span class="comment"> * TIMEOUT (W1C)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span><span class="comment"> *</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment"> * Timeout</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment"> */</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a79a4f772b97fdd5c06784f3658f8f689"> 2535</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_MASK (0x2000U)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac9d03e377481868a5d97c2eaa6940091"> 2536</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SHIFT (13U)</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abac90f7150fba46bb3e78053beab2339"> 2537</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_MASK)</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae21203c0015e03bd4a949be920b41146"> 2538</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TIMEOUT_SHIFT)</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span> </div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment">/*</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment"> * TRX_ERR (W1C)</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment"> *</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment"> * Transfer error</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="comment"> */</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a02cba73c0da74d3fe82362995ff7c525"> 2545</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aae6e93655d9448db16c08925f904c8bd"> 2546</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa0d998e613aed202bed98fb27d678b66"> 2547</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_MASK)</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1df7033340594d4a36cc1e766bededc4"> 2548</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_TRX_ERR_SHIFT)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span> </div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">/*</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment"> * INSTR1_END (W1C)</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment"> *</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment"> * Instruction 1 end</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment"> */</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a66033ab9869db628254b3ac378185d12"> 2555</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_MASK (0x800U)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3dbc06c706895f53bb941a2f969910bd"> 2556</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SHIFT (11U)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8bd62ce1eb528eeb75da8a852187047b"> 2557</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_MASK)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4fe1da3160b7b68941c3a09cca922724"> 2558</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_END_SHIFT)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span> </div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="comment">/*</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="comment"> * INSTR0_END (W1C)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment"> *</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment"> * Instruction 0 end</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment"> */</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad45a80b4629c35a44880641fabab5534"> 2565</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_MASK (0x400U)</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2e8eccd523d044fd1c342017b049f99d"> 2566</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SHIFT (10U)</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac3ab79f8b565f604a49ca64450ff3902"> 2567</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_MASK)</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab3d4b98703371d5a97529d65c230dc0a"> 2568</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_END_SHIFT)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span> </div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span><span class="comment">/*</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="comment"> * PTR1_END (W1C)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span><span class="comment"> *</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment"> * Pointer 1 end</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment"> */</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8cbdc451b2424afdfd7005fc0a8190dc"> 2575</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_MASK (0x200U)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad3aa14fc74a0e64610132f37ddc04922"> 2576</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SHIFT (9U)</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a136972455826af3eb7db0fa9c1dbe096"> 2577</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_MASK)</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaee783e971ce9e13ec42276cf4a4369a"> 2578</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR1_END_SHIFT)</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span> </div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span><span class="comment">/*</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="comment"> * PTR0_END (W1C)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span><span class="comment"> *</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="comment"> * Pointer 0 end</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment"> */</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5a3cd3f6341dd7fa0302b94231c6fd0c"> 2585</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_MASK (0x100U)</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6254cdb7c44375d8e7bd8fc8f7b0b97e"> 2586</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SHIFT (8U)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a724e23d7159b8dba7c8184cbe54aaa6b"> 2587</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_MASK)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a712fba7c7052d0cbed8fe423e41f0203"> 2588</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR0_END_SHIFT)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span> </div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment">/*</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment"> * INSTR1_ST (W1C)</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment"> *</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment"> * Instruction 1 start</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment"> */</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab5bcfc407567e8e93ba2bad9964ec958"> 2595</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_MASK (0x80U)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a133ccec346e81e360108a6a1ce3a59a9"> 2596</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SHIFT (7U)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae42623aeb3024e51da01b2f7ff506753"> 2597</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_MASK)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2f57af403fdb60964f5fb8dfabb6fd16"> 2598</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span> </div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">/*</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment"> * INSTR0_ST (W1C)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment"> *</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="comment"> * Instruction 0 start</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="comment"> */</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8852e25a19a9cf60becc56fb920a2917"> 2605</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_MASK (0x40U)</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a34ec15e74b8639d6d20f9cfb4fc6dd2d"> 2606</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SHIFT (6U)</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afdbdd296d8b3040a757f1c222c14581b"> 2607</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_MASK)</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4f1e13b6001cbe41ca052f92cc0d9c8d"> 2608</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_INSTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span> </div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span><span class="comment">/*</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="comment"> * PTR1_ST (W1C)</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span><span class="comment"> *</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment"> * Pointer 1 start</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="comment"> */</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a55fcedd8cf320dead82a09ff3e17da9f"> 2615</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_MASK (0x20U)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a976b756eaf0e5d02487c51c8a334fd2a"> 2616</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SHIFT (5U)</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a620ff6fe74970f8a79a88797fa4068a6"> 2617</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_MASK)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3f275e1a144594fe0da947507148c727"> 2618</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span> </div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">/*</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment"> * PTR0_ST (W1C)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment"> *</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment"> * Pointer 0 start</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="comment"> */</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2cc193948be4b9feb97f56d3aff2f3f6"> 2625</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_MASK (0x10U)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ada35e509f0f5cb3ce9cd6a6162bd2d89"> 2626</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SHIFT (4U)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abfddd4f007144b3dd2c2374f31cb045d"> 2627</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_MASK)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a061d228edc7ae0070b466c0f61a50b7a"> 2628</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_PTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span> </div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment">/*</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment"> * WDOG (W1C)</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="comment"> *</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment"> * Watch dog</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment"> */</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a87454554f297a2871aa3248fe6209fa5"> 2635</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_MASK (0x4U)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0382fd07fea9d7ddc862753ff6280b7a"> 2636</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_SHIFT (2U)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2f536bbe09b0a1dc66df7b175b821acd"> 2637</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_WDOG_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_WDOG_MASK)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4259ca3e9ef62aece63a2352513be59d"> 2638</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_WDOG_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_WDOG_SHIFT)</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span> </div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment">/*</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment"> * EXCEPT (W1C)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment"> *</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment"> * Exception</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment"> */</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7d92c32c62d90c47c90da8d9d084c718"> 2645</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_MASK (0x2U)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8121ecb2b667e756bba5e0b052706cb8"> 2646</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SHIFT (1U)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a194c1df13e6d8bb87d50c863ea2dad3d"> 2647</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_MASK)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab6910bb277fce39be3684f07e9050b7f"> 2648</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_EXCEPT_SHIFT)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span> </div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="comment">/*</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment"> * STALL (W1C)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> *</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="comment"> * Stall</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment"> */</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8310031176165132d2b4a53cb29594a1"> 2655</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_MASK (0x1U)</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d17a03b96408e9faae7dbe91138c528"> 2656</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_SHIFT (0U)</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac6d8cd254c38a59195dba99f8dea0de7"> 2657</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INT_FLAG_STALL_SHIFT) &amp; SEI_CTRL_IRQ_INT_FLAG_STALL_MASK)</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4cabafcfecf2e79d7bfcf259c7aefce8"> 2658</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_FLAG_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_FLAG_STALL_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_FLAG_STALL_SHIFT)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span> </div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="comment">/* Bitfield definition for register of struct array CTRL: INT_STS */</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="comment">/*</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment"> * TRG_ERR3 (RO)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment"> *</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment"> * Trigger3 failed</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment"> */</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a99e9fc715496d85fd47e61699209b92e"> 2666</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR3_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a44b51c8e985aa342926f26485de0ab46"> 2667</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR3_SHIFT (31U)</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae8d1f740e917f686851efb4934af3233"> 2668</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR3_SHIFT)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span> </div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="comment">/*</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="comment"> * TRG_ERR2 (RO)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="comment"> *</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment"> * Trigger2 failed</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment"> */</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a32c8b35699f86b3ae505c7d75f469c23"> 2675</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR2_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2369afd2b5e76532c5b95664643c88ed"> 2676</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR2_SHIFT (30U)</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8529ae0bde5cc73e5a069b4002280f42"> 2677</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR2_SHIFT)</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span> </div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment">/*</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment"> * TRG_ERR1 (RO)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment"> *</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment"> * Trigger1 failed</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="comment"> */</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8f86adc88f13a4abf2234879e021ca55"> 2684</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR1_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5385c223f52d51a33db6ec6056fc2d6a"> 2685</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR1_SHIFT (29U)</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af1bbb094854fbe3aa9f4e40c79ef83ba"> 2686</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR1_SHIFT)</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span> </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="comment">/*</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment"> * TRG_ERR0 (RO)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment"> *</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment"> * Trigger0 failed</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment"> */</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afed7490cc4466cd1f09549dbede67b15"> 2693</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR0_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af76cf8624e5a1ba6cebf8f6a76f68005"> 2694</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR0_SHIFT (28U)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1cd1163be79b4b9f092f61447352e38d"> 2695</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRG_ERR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRG_ERR0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRG_ERR0_SHIFT)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span> </div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment">/*</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="comment"> * TRIGER3 (RO)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment"> *</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment"> * Trigger3</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="comment"> */</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac7a60ace3baad495121ebca3461ea947"> 2702</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER3_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3c5629e052b1aa2ac4fc3268fff387fb"> 2703</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER3_SHIFT (27U)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6ff7c593fa1d4e5afc8b019476a83532"> 2704</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER3_SHIFT)</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span> </div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">/*</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment"> * TRIGER2 (RO)</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="comment"> *</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="comment"> * Trigger2</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span><span class="comment"> */</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adbc974839580da2e9cdb10912fed8ac3"> 2711</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER2_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ada2604ef068a6ad4a52e23a958e4b80e"> 2712</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER2_SHIFT (26U)</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaf6ebdd7dcea9f69804e122da9abde7d"> 2713</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER2_SHIFT)</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span> </div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment">/*</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment"> * TRIGER1 (RO)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="comment"> *</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="comment"> * Trigger1</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment"> */</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7e99c351f1036fa6d29ffdc072be8da1"> 2720</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER1_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaa16c53e9e4a5e566a1d0b1a39db25fd"> 2721</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER1_SHIFT (25U)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a076166c12601a0f0ddb1a97de1d464cc"> 2722</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER1_SHIFT)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span> </div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="comment">/*</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment"> * TRIGER0 (RO)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><span class="comment"> *</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment"> * Trigger0</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment"> */</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3bebb3bf8a64d76fa5b5c7e0e62d6b78"> 2729</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER0_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af133ddc3aef758bd746f00cec7a2c066"> 2730</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER0_SHIFT (24U)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b676452e70e73ad610175c384a1a1b7"> 2731</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRIGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRIGER0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRIGER0_SHIFT)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span> </div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="comment">/*</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="comment"> * SMP_ERR (RO)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment"> *</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment"> * Sample error</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment"> */</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7741a5800683bc3402b7830736f61f11"> 2738</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_SMP_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2c897218767b883938ae6b582534c138"> 2739</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_SMP_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2028dc24a596508fd06653f1a2e43d85"> 2740</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_SMP_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_SMP_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_SMP_ERR_SHIFT)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment">/*</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment"> * LATCH3 (RO)</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment"> *</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment"> * Latch3</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment"> */</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abddc015037d67de7669b06c6cf1c4910"> 2747</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a48c5769ca81bb4937684fc5ee9cc51f3"> 2748</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH3_SHIFT (19U)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae5db9ead5a6db76ea8ccc7eb13935561"> 2749</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH3_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH3_SHIFT)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span> </div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment">/*</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment"> * LATCH2 (RO)</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment"> *</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment"> * Latch2</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment"> */</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa7cd9ca5e88bff99e79c9bfc3a04b7ca"> 2756</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8217cb3c519e0298bc98dbd7fcfe2868"> 2757</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH2_SHIFT (18U)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aacd92a98233085df3c78dcc4420690af"> 2758</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH2_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH2_SHIFT)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span> </div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">/*</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment"> * LATCH1 (RO)</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment"> *</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment"> * Latch1</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment"> */</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ada632c17d99814dff3fdc527f697edec"> 2765</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a66dd52609b04304b47573aedd4f473e5"> 2766</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH1_SHIFT (17U)</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2295653386f5e5090b7854a4da7b6f75"> 2767</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH1_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH1_SHIFT)</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span> </div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">/*</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment"> * LATCH0 (RO)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment"> *</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment"> * Latch0</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="comment"> */</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acb2aaf604cc29cd13724455a7d3d84ac"> 2774</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab26c966733a7593c44b5a2fd19e21e8f"> 2775</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH0_SHIFT (16U)</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9b135124f84a0990675541ecaebe405a"> 2776</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_LATCH0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_LATCH0_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_LATCH0_SHIFT)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span> </div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">/*</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment"> * TIMEOUT (RO)</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment"> *</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment"> * Timeout</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment"> */</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6b514e8e83d4adc243c58deed8bed748"> 2783</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TIMEOUT_MASK (0x2000U)</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aee8dd5e8e2d5aef98c7f34be16540587"> 2784</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TIMEOUT_SHIFT (13U)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5e7bfe20c73ffd9903f09f8ed3249b6c"> 2785</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TIMEOUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TIMEOUT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TIMEOUT_SHIFT)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span> </div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span><span class="comment">/*</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="comment"> * TRX_ERR (RO)</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="comment"> *</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment"> * Transfer error</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment"> */</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7890e59f4a1d7c6bdf8a753c88d7d2ab"> 2792</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRX_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17e1cbb765efd1b05041d9576ba835e7"> 2793</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRX_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af55737ee6541bb55e1d1960541217a65"> 2794</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_TRX_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_TRX_ERR_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_TRX_ERR_SHIFT)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span> </div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment">/*</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="comment"> * INSTR1_END (RO)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="comment"> *</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span><span class="comment"> * Instruction 1 end</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span><span class="comment"> */</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa33d0f2b3d98ca7d5dc15df81b2fb05c"> 2801</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_END_MASK (0x800U)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4d88571dd24a3c1399d5324c390ad34e"> 2802</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_END_SHIFT (11U)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3be380ac99ab2d72145079fb2accc2ee"> 2803</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR1_END_SHIFT)</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span> </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment">/*</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment"> * INSTR0_END (RO)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="comment"> *</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment"> * Instruction 0 end</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="comment"> */</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab298f96ec74dcc4281806fcbcb5b0c5c"> 2810</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_END_MASK (0x400U)</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a647e4071f2e7a17fb0d1011aa784b524"> 2811</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_END_SHIFT (10U)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af5d63064dad75b62cbcba88441e6b8b7"> 2812</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR0_END_SHIFT)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment">/*</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment"> * PTR1_END (RO)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment"> *</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment"> * Pointer 1 end</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment"> */</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a798c94fb3eea22a8fee188c14f545077"> 2819</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_END_MASK (0x200U)</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a582ef8b0a352dfb39bf7521797707f60"> 2820</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_END_SHIFT (9U)</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad6843f869d5e881109be41e3c13cb422"> 2821</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR1_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR1_END_SHIFT)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span> </div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="comment">/*</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span><span class="comment"> * PTR0_END (RO)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span><span class="comment"> *</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment"> * Pointer 0 end</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment"> */</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab9bf8c80dbbf929367742cb205e7e845"> 2828</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_END_MASK (0x100U)</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a42af9f882ddd66643c6a1d6d17bbacf4"> 2829</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_END_SHIFT (8U)</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a85a198db5ad7dc0bfb45da6a486f4415"> 2830</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR0_END_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR0_END_SHIFT)</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span> </div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment">/*</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="comment"> * INSTR1_ST (RO)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span><span class="comment"> *</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="comment"> * Instruction 1 start</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment"> */</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9ec0ebc8047ae735fc217d38e69c2c80"> 2837</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_ST_MASK (0x80U)</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3083644a859adfe140b07d9bf031c45c"> 2838</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_ST_SHIFT (7U)</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8964c5c86353f41cc57c266c482bdfae"> 2839</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span> </div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment">/*</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="comment"> * INSTR0_ST (RO)</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment"> *</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment"> * Instruction 0 start</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment"> */</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a794602f602c33c4e12ad28ff748e92e1"> 2846</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_ST_MASK (0x40U)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2dce19863bfbd1883def7b7ffd2d84e4"> 2847</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_ST_SHIFT (6U)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a64d4ff5b0733e7a0e4bbcb68213a7f54"> 2848</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_INSTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_INSTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_INSTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span> </div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment">/*</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment"> * PTR1_ST (RO)</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment"> *</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment"> * Pointer 1 start</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment"> */</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a869d2bdf98f215c66fccad12b5edbf46"> 2855</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_ST_MASK (0x20U)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae9b034f103dedf5990faae8af20c82fe"> 2856</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_ST_SHIFT (5U)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad22ecc0a6b0834f609398e8f13702559"> 2857</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR1_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span> </div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment">/*</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment"> * PTR0_ST (RO)</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment"> *</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment"> * Pointer 0 start</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment"> */</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa80ea4fb8f99f8b7204f8aa2a26fc629"> 2864</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_ST_MASK (0x10U)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc4c499ae40b5073c86dadf8468b7d69"> 2865</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_ST_SHIFT (4U)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaab9cbff12d11dd406b39d33f32db528"> 2866</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_PTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_PTR0_ST_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_PTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span> </div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment">/*</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="comment"> * WDOG (RO)</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment"> *</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment"> * Watch dog</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment"> */</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4fe983818ef4cdfa297bb5e265f8e6dc"> 2873</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_WDOG_MASK (0x4U)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2771cc0a8076366c7b27eba4d315fadf"> 2874</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_WDOG_SHIFT (2U)</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9f82b11881706bf859585a64810b0475"> 2875</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_WDOG_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_WDOG_SHIFT)</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span> </div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">/*</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment"> * EXCEPT (RO)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="comment"> *</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment"> * Exception</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment"> */</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa50162ad2efc4161e30a633fa68fddcc"> 2882</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_EXCEPT_MASK (0x2U)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a67cb9385f92c90047c1e135ef6fd7216"> 2883</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_EXCEPT_SHIFT (1U)</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7ad0c6fccca1b94757fa606484164625"> 2884</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_EXCEPT_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_EXCEPT_SHIFT)</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span> </div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment">/*</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment"> * STALL (RO)</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment"> *</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment"> * Stall</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment"> */</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7b1e5ed716ce068ff6f07159daf0f8f4"> 2891</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_STALL_MASK (0x1U)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5f392e0b03894a0d9ef07d3b28e7f567"> 2892</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_STALL_SHIFT (0U)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7c406c903165c8c43c38a57497e5cd2b"> 2893</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INT_STS_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INT_STS_STALL_MASK) &gt;&gt; SEI_CTRL_IRQ_INT_STS_STALL_SHIFT)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span> </div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="comment">/* Bitfield definition for register of struct array CTRL: POINTER0 */</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="comment">/*</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment"> * POINTER (RW)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment"> *</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment"> * Match pointer 0</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment"> */</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a797e317e998e2cdf9a5d837dfdd83e96"> 2901</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_MASK (0xFFU)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a02e9bd9902f13867560ff54b7eefe03b"> 2902</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a33822461383f48a637e029252d46eacf"> 2903</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_POINTER0_POINTER_SHIFT) &amp; SEI_CTRL_IRQ_POINTER0_POINTER_MASK)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a441feba53b7ba8b873b432950d222114"> 2904</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER0_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_POINTER0_POINTER_MASK) &gt;&gt; SEI_CTRL_IRQ_POINTER0_POINTER_SHIFT)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span> </div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment">/* Bitfield definition for register of struct array CTRL: POINTER1 */</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">/*</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment"> * POINTER (RW)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment"> *</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment"> * Match pointer 1</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment"> */</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acbf41358a2af94ed3038ca51fafc06e2"> 2912</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_MASK (0xFFU)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6b7ec62d2a31f407fd6a1ffe67c15081"> 2913</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_SHIFT (0U)</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7e43cb29496c4d87a0386b2769adbf5d"> 2914</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_POINTER1_POINTER_SHIFT) &amp; SEI_CTRL_IRQ_POINTER1_POINTER_MASK)</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7b306c146a0f7efec7fc7ef704302cf0"> 2915</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_POINTER1_POINTER_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_POINTER1_POINTER_MASK) &gt;&gt; SEI_CTRL_IRQ_POINTER1_POINTER_SHIFT)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment">/* Bitfield definition for register of struct array CTRL: INSTR0 */</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">/*</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment"> * INSTR (RW)</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment"> *</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment"> * Match instruction 0</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment"> */</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a80ecf3670aef2cab91007d920f2478c0"> 2923</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa1cd402b50133bde3d0840a9edd3ddef"> 2924</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_SHIFT (0U)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8eb9e5b7f62f20e2e4880a8e183ee99d"> 2925</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INSTR0_INSTR_SHIFT) &amp; SEI_CTRL_IRQ_INSTR0_INSTR_MASK)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a67041760952911f53479b65053b8b9de"> 2926</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR0_INSTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INSTR0_INSTR_MASK) &gt;&gt; SEI_CTRL_IRQ_INSTR0_INSTR_SHIFT)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span> </div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment">/* Bitfield definition for register of struct array CTRL: INSTR1 */</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment">/*</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment"> * INSTR (RW)</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment"> *</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="comment"> * Match instruction 1</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="comment"> */</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a708e11b76711f86bbf809dc716d44c5a"> 2934</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a79555dca0a8e5cb8f212602d256ec11d"> 2935</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_SHIFT (0U)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d5d63bcd1e69271c9b491d056c72507"> 2936</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_IRQ_INSTR1_INSTR_SHIFT) &amp; SEI_CTRL_IRQ_INSTR1_INSTR_MASK)</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afafb6c8fb36c13b6ddab2170fbf71aa5"> 2937</a></span><span class="preprocessor">#define SEI_CTRL_IRQ_INSTR1_INSTR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_IRQ_INSTR1_INSTR_MASK) &gt;&gt; SEI_CTRL_IRQ_INSTR1_INSTR_SHIFT)</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span> </div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment">/* Bitfield definition for register of struct array CTRL: DMA_EN */</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment">/*</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment"> * TRG_ERR3 (RW)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment"> *</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment"> * Trigger3 failed</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment"> */</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9226cd294a72fcd44e4446979127f39c"> 2945</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR3_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0411cbf314c4472abe3b871226c151c1"> 2946</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR3_SHIFT (31U)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa098c05b7369047f1c4352922b5d0654"> 2947</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRG_ERR3_SHIFT) &amp; SEI_CTRL_DMA_EN_TRG_ERR3_MASK)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab5e830be0f690022e6a4409663fc9758"> 2948</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRG_ERR3_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRG_ERR3_SHIFT)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span> </div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">/*</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment"> * TRG_ERR2 (RW)</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment"> *</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment"> * Trigger2 failed</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment"> */</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac46aa8e2161398b25283da885052f868"> 2955</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR2_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac2d4b2dfef0709375473c0e1aca680cb"> 2956</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR2_SHIFT (30U)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa1f111c0b6abfb05a3891eb0453444f1"> 2957</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRG_ERR2_SHIFT) &amp; SEI_CTRL_DMA_EN_TRG_ERR2_MASK)</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a044accda2dd76e71ad5e5e4c25d90c37"> 2958</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRG_ERR2_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRG_ERR2_SHIFT)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span> </div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment">/*</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment"> * TRG_ERR1 (RW)</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment"> *</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment"> * Trigger1 failed</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment"> */</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acc081e4b96a888a0621199a033b531bc"> 2965</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR1_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab0f58b00dc6b91a088d7db8d854ecfaa"> 2966</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR1_SHIFT (29U)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a087f89de3e2e8c4abc83710dfa71cdb7"> 2967</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRG_ERR1_SHIFT) &amp; SEI_CTRL_DMA_EN_TRG_ERR1_MASK)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a333999195436cc84cd342537d767404f"> 2968</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRG_ERR1_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRG_ERR1_SHIFT)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span> </div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment">/*</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment"> * TRG_ERR0 (RW)</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment"> *</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment"> * Trigger0 failed</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="comment"> */</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a855e9ad8439ef985fa294fd30dd42b9d"> 2975</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR0_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8ef15ab765685d9f5219873ce88ea6c9"> 2976</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR0_SHIFT (28U)</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abeae4c7f3df685d7c50e7f7efc1aff4e"> 2977</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRG_ERR0_SHIFT) &amp; SEI_CTRL_DMA_EN_TRG_ERR0_MASK)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae3fd2a48ad91a68d128841406f84fdad"> 2978</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRG_ERR0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRG_ERR0_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRG_ERR0_SHIFT)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span> </div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment">/*</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment"> * TRIGER3 (RW)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment"> *</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment"> * Trigger3</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment"> */</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaa2f927e3c5d2ad1f2a4201e12aab850"> 2985</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER3_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa370a9c6a340ccee86ba98292af33561"> 2986</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER3_SHIFT (27U)</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8e652f825785ec4a9be6c9bf9607b4a3"> 2987</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRIGER3_SHIFT) &amp; SEI_CTRL_DMA_EN_TRIGER3_MASK)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a04fedc47a40c02b7681e1235672591e0"> 2988</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRIGER3_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRIGER3_SHIFT)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span> </div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span><span class="comment">/*</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment"> * TRIGER2 (RW)</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment"> *</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment"> * Trigger2</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment"> */</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aacfd9b77bb02c0c4380ee43bfde4162e"> 2995</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER2_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3db15ef43c8a3fbcc67258d97e8fedaa"> 2996</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER2_SHIFT (26U)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a576860370798bd0f4d6708d5a24eb7b9"> 2997</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRIGER2_SHIFT) &amp; SEI_CTRL_DMA_EN_TRIGER2_MASK)</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0924b7cebfbfa1d6c3a0a82eb8059a8c"> 2998</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRIGER2_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRIGER2_SHIFT)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span> </div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="comment">/*</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="comment"> * TRIGER1 (RW)</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment"> *</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment"> * Trigger1</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="comment"> */</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4cf1b4eb2bc2400d699d71c842dd9f83"> 3005</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER1_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af56e29f50f87a758112739242fdd611a"> 3006</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER1_SHIFT (25U)</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0bc42d82d6dc4ddac71424bc56d4b3f2"> 3007</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRIGER1_SHIFT) &amp; SEI_CTRL_DMA_EN_TRIGER1_MASK)</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4b2dab016cd846ebbd5d32f14a277f04"> 3008</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRIGER1_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRIGER1_SHIFT)</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span> </div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment">/*</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="comment"> * TRIGER0 (RW)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment"> *</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment"> * Trigger0</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="comment"> */</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a48441d9e43f2b99f444fe9ae90504a2a"> 3015</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER0_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aea5159a4baf81af7d7a89bba34089601"> 3016</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER0_SHIFT (24U)</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4e8eb0a7c7ea5ec292b32950e926f7dc"> 3017</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRIGER0_SHIFT) &amp; SEI_CTRL_DMA_EN_TRIGER0_MASK)</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a653421f82bf2314e46bff1c926c18da4"> 3018</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRIGER0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRIGER0_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRIGER0_SHIFT)</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span> </div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment">/*</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment"> * SMP_ERR (RW)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment"> *</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="comment"> * Sample error</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment"> */</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7f2fbfe2ba0bce845db7502d2e42e51b"> 3025</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_SMP_ERR_MASK (0x100000UL)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2984b7340f32dfdd22898e54288fcb5c"> 3026</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_SMP_ERR_SHIFT (20U)</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4d4807b790c6d4c5a8a9d9e1d6f06d3a"> 3027</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_SMP_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_SMP_ERR_SHIFT) &amp; SEI_CTRL_DMA_EN_SMP_ERR_MASK)</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1c1efc40bfce7f73a14c67040376569f"> 3028</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_SMP_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_SMP_ERR_MASK) &gt;&gt; SEI_CTRL_DMA_EN_SMP_ERR_SHIFT)</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span> </div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment">/*</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="comment"> * LATCH3 (RW)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="comment"> *</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment"> * Latch3</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment"> */</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af2910dc5f1ad692bd9a1d2662ddf903a"> 3035</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3f00020e4db0cd9cfcae89e883a47c7d"> 3036</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH3_SHIFT (19U)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aea045abe1bb7619e522fdbfa93ee2258"> 3037</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH3_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_LATCH3_SHIFT) &amp; SEI_CTRL_DMA_EN_LATCH3_MASK)</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a59f5a1d9b90ad1bc4a9c53739266501a"> 3038</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH3_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_LATCH3_MASK) &gt;&gt; SEI_CTRL_DMA_EN_LATCH3_SHIFT)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span> </div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment">/*</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment"> * LATCH2 (RW)</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment"> *</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="comment"> * Latch2</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="comment"> */</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7884869f0647f80136abdc35f7cf17aa"> 3045</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9d4cccfa06c45c6818f5b0feb9eda345"> 3046</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH2_SHIFT (18U)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a576f2e90eedc059ba0778f6e3061d654"> 3047</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH2_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_LATCH2_SHIFT) &amp; SEI_CTRL_DMA_EN_LATCH2_MASK)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a383417631fcb604c525ba3413163bdbd"> 3048</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH2_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_LATCH2_MASK) &gt;&gt; SEI_CTRL_DMA_EN_LATCH2_SHIFT)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span> </div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment">/*</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment"> * LATCH1 (RW)</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment"> *</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="comment"> * Latch1</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment"> */</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a88b599cce9dcb75eab184e08fb99a56b"> 3055</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a341e6efe6cb4f02ec6d8ad7f8bee09fe"> 3056</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH1_SHIFT (17U)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aca6325e8cb8a72f763042bb267f91986"> 3057</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH1_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_LATCH1_SHIFT) &amp; SEI_CTRL_DMA_EN_LATCH1_MASK)</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a31c8527dcf94839bc7aca8ddf0c4d5ac"> 3058</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH1_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_LATCH1_MASK) &gt;&gt; SEI_CTRL_DMA_EN_LATCH1_SHIFT)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span> </div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">/*</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment"> * LATCH0 (RW)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment"> *</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment"> * Latch0</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span><span class="comment"> */</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4b5bfb9b1f2b4ceb691dacbda0502e41"> 3065</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a827d378495fd9deaa52799d4f5c443c1"> 3066</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH0_SHIFT (16U)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a21c844c9c02447c62d687655008c76e4"> 3067</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH0_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_LATCH0_SHIFT) &amp; SEI_CTRL_DMA_EN_LATCH0_MASK)</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aec39bcab9bd298cf5b87f264e5131e51"> 3068</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_LATCH0_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_LATCH0_MASK) &gt;&gt; SEI_CTRL_DMA_EN_LATCH0_SHIFT)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span> </div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment">/*</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment"> * TIMEOUT (RW)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment"> *</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment"> * Timeout</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment"> */</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a06ce51b99faa3380a98c8393567d6035"> 3075</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TIMEOUT_MASK (0x2000U)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae516e5e317f6ee8acb6211c258053487"> 3076</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TIMEOUT_SHIFT (13U)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acc12b67b0ec251fc43238300e6cff1c7"> 3077</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TIMEOUT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TIMEOUT_SHIFT) &amp; SEI_CTRL_DMA_EN_TIMEOUT_MASK)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a15bd87d580a8fe7f861734f62502ff7e"> 3078</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TIMEOUT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TIMEOUT_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TIMEOUT_SHIFT)</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span> </div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment">/*</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment"> * TRX_ERR (RW)</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment"> *</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment"> * Transfer error</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment"> */</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8039171dbacbc29d25b4bfcd840dddcc"> 3085</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRX_ERR_MASK (0x1000U)</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac682789880cabd701ec56ab6db93b3f6"> 3086</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRX_ERR_SHIFT (12U)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4692c9e0dd8db097d29abbadf49c3497"> 3087</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRX_ERR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_TRX_ERR_SHIFT) &amp; SEI_CTRL_DMA_EN_TRX_ERR_MASK)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7724b004cd670b67347bdcf17e9b1d97"> 3088</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_TRX_ERR_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_TRX_ERR_MASK) &gt;&gt; SEI_CTRL_DMA_EN_TRX_ERR_SHIFT)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">/*</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment"> * INSTR1_END (RW)</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment"> *</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment"> * Instruction 1 end</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="comment"> */</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab2ebf39a5b547120be02f0d53b1ec158"> 3095</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_END_MASK (0x800U)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9faf25eb741e1b266d0eda37a0252144"> 3096</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_END_SHIFT (11U)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afca35d368dc3aa5bc81f1d564fdbdee5"> 3097</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_INSTR1_END_SHIFT) &amp; SEI_CTRL_DMA_EN_INSTR1_END_MASK)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae57c15cf25d12072a40e6a4f9e0e6af1"> 3098</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_INSTR1_END_MASK) &gt;&gt; SEI_CTRL_DMA_EN_INSTR1_END_SHIFT)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span> </div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">/*</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment"> * INSTR0_END (RW)</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment"> *</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment"> * Instruction 0 end</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment"> */</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a87462eddf072646872eb8095e220b3b2"> 3105</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_END_MASK (0x400U)</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aeedfa569131d57304f62635c68a0d08e"> 3106</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_END_SHIFT (10U)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aff9357b25aaec95ed55a2d2f84cf9385"> 3107</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_INSTR0_END_SHIFT) &amp; SEI_CTRL_DMA_EN_INSTR0_END_MASK)</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a02a3b7962c38031a61d3f72da3a0833b"> 3108</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_INSTR0_END_MASK) &gt;&gt; SEI_CTRL_DMA_EN_INSTR0_END_SHIFT)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span> </div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span><span class="comment">/*</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="comment"> * PTR1_END (RW)</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment"> *</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment"> * Pointer 1 end</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment"> */</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a24fc0e1f59377bddb6761a3107f0f35b"> 3115</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_END_MASK (0x200U)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0309c22ab36fbc7c33288a79971be3a7"> 3116</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_END_SHIFT (9U)</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6c55198255eb8f5b392c36f09e7f79d3"> 3117</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_PTR1_END_SHIFT) &amp; SEI_CTRL_DMA_EN_PTR1_END_MASK)</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5c60be9481251f2d0617aeba118c0972"> 3118</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_PTR1_END_MASK) &gt;&gt; SEI_CTRL_DMA_EN_PTR1_END_SHIFT)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span> </div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="comment">/*</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="comment"> * PTR0_END (RW)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment"> *</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment"> * Pointer 0 end</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment"> */</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8913dc27238ea2ff360b2bae2febecc3"> 3125</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_END_MASK (0x100U)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6eb9ac92752260abba139feb8f8a85c8"> 3126</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_END_SHIFT (8U)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7ace8e20b5fe0b5dc1ee3ec641fde1ac"> 3127</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_END_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_PTR0_END_SHIFT) &amp; SEI_CTRL_DMA_EN_PTR0_END_MASK)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afd2122df9957654ee0d65d7dd724e5d2"> 3128</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_END_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_PTR0_END_MASK) &gt;&gt; SEI_CTRL_DMA_EN_PTR0_END_SHIFT)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span> </div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="comment">/*</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment"> * INSTR1_ST (RW)</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment"> *</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment"> * Instruction 1 start</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment"> */</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a44c4cfdf504b4bcb6c351395c8381ad4"> 3135</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_ST_MASK (0x80U)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a32502773c949d82e51a935a85c3283bd"> 3136</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_ST_SHIFT (7U)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4d1ea3c6b20ba35207bce34a424efb9e"> 3137</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_INSTR1_ST_SHIFT) &amp; SEI_CTRL_DMA_EN_INSTR1_ST_MASK)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a35983293a0858712c7143c8ca0d85543"> 3138</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_INSTR1_ST_MASK) &gt;&gt; SEI_CTRL_DMA_EN_INSTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span> </div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><span class="comment">/*</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment"> * INSTR0_ST (RW)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment"> *</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><span class="comment"> * Instruction 0 start</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="comment"> */</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae969ca96b385767ec42cf57166721190"> 3145</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_ST_MASK (0x40U)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad3603277777d8af70ca2eaed560d8287"> 3146</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_ST_SHIFT (6U)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9b32ad71cd8d1242872d56d1f70897a5"> 3147</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_INSTR0_ST_SHIFT) &amp; SEI_CTRL_DMA_EN_INSTR0_ST_MASK)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a632df89abe193f4bcce7cef24999ca55"> 3148</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_INSTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_INSTR0_ST_MASK) &gt;&gt; SEI_CTRL_DMA_EN_INSTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span> </div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">/*</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment"> * PTR1_ST (RW)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment"> *</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="comment"> * Pointer 1 start</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="comment"> */</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0e1c2778d5d16473642c10841cb794cb"> 3155</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_ST_MASK (0x20U)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3fec2c40548eab8d5f21ca53bb1682f3"> 3156</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_ST_SHIFT (5U)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a22b96495ba019f075993ec125ad86990"> 3157</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_PTR1_ST_SHIFT) &amp; SEI_CTRL_DMA_EN_PTR1_ST_MASK)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae3fa95ef6818c3bbe2dc26691baa4e94"> 3158</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR1_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_PTR1_ST_MASK) &gt;&gt; SEI_CTRL_DMA_EN_PTR1_ST_SHIFT)</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span> </div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">/*</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment"> * PTR0_ST (RW)</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment"> *</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="comment"> * Pointer 0 start</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="comment"> */</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8463a50407bb4e62e9ae7be179e615a1"> 3165</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_ST_MASK (0x10U)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8ea45a90c6c36df6844c45f1aa4d887b"> 3166</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_ST_SHIFT (4U)</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a96bc2ad8b4e079c60591c50c93a5f193"> 3167</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_ST_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_PTR0_ST_SHIFT) &amp; SEI_CTRL_DMA_EN_PTR0_ST_MASK)</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aed1988486779cff7979fcf12a41abde0"> 3168</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_PTR0_ST_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_PTR0_ST_MASK) &gt;&gt; SEI_CTRL_DMA_EN_PTR0_ST_SHIFT)</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span> </div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="comment">/*</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment"> * WDOG (RW)</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment"> *</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment"> * Watch dog</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment"> */</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6156490b488fa3a676a44d221942a565"> 3175</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_WDOG_MASK (0x4U)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a35101b5633524017cb82521075ca716b"> 3176</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_WDOG_SHIFT (2U)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7e3b036efecd2c82c108d7537d9937d4"> 3177</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_WDOG_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_WDOG_SHIFT) &amp; SEI_CTRL_DMA_EN_WDOG_MASK)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af5580fac7b76980dfd7ae50f211d85a2"> 3178</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_WDOG_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_WDOG_MASK) &gt;&gt; SEI_CTRL_DMA_EN_WDOG_SHIFT)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span> </div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment">/*</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment"> * EXCEPT (RW)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="comment"> *</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment"> * Exception</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment"> */</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac28d80089a802cd9d753476d971193b5"> 3185</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_EXCEPT_MASK (0x2U)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7b10996579d2ba1d918ec853c41bd30a"> 3186</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_EXCEPT_SHIFT (1U)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae9f3b54bf7e2d4a5651dee0733ef4627"> 3187</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_EXCEPT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_EXCEPT_SHIFT) &amp; SEI_CTRL_DMA_EN_EXCEPT_MASK)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a11d1b05feb2fc238ff586571b733b2bf"> 3188</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_EXCEPT_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_EXCEPT_MASK) &gt;&gt; SEI_CTRL_DMA_EN_EXCEPT_SHIFT)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span> </div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment">/*</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment"> * STALL (RW)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment"> *</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment"> * Stall</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment"> */</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af331b924287b3505364fe573381b7b8e"> 3195</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_STALL_MASK (0x1U)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5240e79f6bfd91e6ee60740e0486c624"> 3196</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_STALL_SHIFT (0U)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8edef6d46fc569409bb3bfb216bba762"> 3197</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_STALL_SET(x) (((uint32_t)(x) &lt;&lt; SEI_CTRL_DMA_EN_STALL_SHIFT) &amp; SEI_CTRL_DMA_EN_STALL_MASK)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acd9cbd887ce26eb3f2411e2f038bd3e1"> 3198</a></span><span class="preprocessor">#define SEI_CTRL_DMA_EN_STALL_GET(x) (((uint32_t)(x) &amp; SEI_CTRL_DMA_EN_STALL_MASK) &gt;&gt; SEI_CTRL_DMA_EN_STALL_SHIFT)</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span> </div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="comment">/* Bitfield definition for register array: INSTR */</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">/*</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment"> * OP (RW)</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment"> *</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment"> * operation</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment"> * 0: halt</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment"> * 1: jump</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment"> * 2: send with timeout check</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="comment"> * 3: send without timout check</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="comment"> * 4: wait with timeout check</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span><span class="comment"> * 5: wait without timout check</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="comment"> * 6: receive with timeout check</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="comment"> * 7: receive without timout check</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment"> */</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac61f5e9b18520332acaa20498b08a51e"> 3214</a></span><span class="preprocessor">#define SEI_INSTR_OP_MASK (0x1C000000UL)</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a61e7382a763ff6a50690e3391df5a01f"> 3215</a></span><span class="preprocessor">#define SEI_INSTR_OP_SHIFT (26U)</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#affab3b15fd46535de3173070cdba22b4"> 3216</a></span><span class="preprocessor">#define SEI_INSTR_OP_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_OP_SHIFT) &amp; SEI_INSTR_OP_MASK)</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a771faa05aeae73c080a228514c0a4cb7"> 3217</a></span><span class="preprocessor">#define SEI_INSTR_OP_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_OP_MASK) &gt;&gt; SEI_INSTR_OP_SHIFT)</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span> </div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="comment">/*</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="comment"> * CK (RW)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="comment"> *</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment"> * clock</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment"> * 0: low</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment"> * 1: rise-fall</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment"> * 2: fall-rise</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment"> * 3: high</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment"> */</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af3babcf646b1fb0f6c83c25e27b27d3f"> 3228</a></span><span class="preprocessor">#define SEI_INSTR_CK_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a10cad0119a50257f2c059c3a033c13ca"> 3229</a></span><span class="preprocessor">#define SEI_INSTR_CK_SHIFT (24U)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8f44432257d5b452a3cda36fee05119e"> 3230</a></span><span class="preprocessor">#define SEI_INSTR_CK_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_CK_SHIFT) &amp; SEI_INSTR_CK_MASK)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9308292e9706999dd78ca31fe4cfb02b"> 3231</a></span><span class="preprocessor">#define SEI_INSTR_CK_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_CK_MASK) &gt;&gt; SEI_INSTR_CK_SHIFT)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span> </div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment">/*</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment"> * CRC (RW)</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment"> *</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment"> * CRC register</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment"> * 0: don&#39;t calculate CRC</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="comment"> * 1: do not set this value</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="comment"> * 2: data register 2</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="comment"> * 3: data register 3</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="comment"> * 29: data register 29</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment"> * 30: value 0 when send, wait 0 in receive</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="comment"> * 31: value1 when send,  wait 1 in receive</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="comment"> */</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6c5ec17fe46a4900c2aac46cdc02b348"> 3246</a></span><span class="preprocessor">#define SEI_INSTR_CRC_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5be0d343c3cf6469d2913f96258a186c"> 3247</a></span><span class="preprocessor">#define SEI_INSTR_CRC_SHIFT (16U)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a308e8d64f3faff41cf2b801942af2db0"> 3248</a></span><span class="preprocessor">#define SEI_INSTR_CRC_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_CRC_SHIFT) &amp; SEI_INSTR_CRC_MASK)</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae923567ff045eef1dbf6eece05f6ad71"> 3249</a></span><span class="preprocessor">#define SEI_INSTR_CRC_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_CRC_MASK) &gt;&gt; SEI_INSTR_CRC_SHIFT)</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span> </div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment">/*</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment"> * DAT (RW)</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="comment"> *</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="comment"> * DATA register</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="comment"> * 0: ignore data</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment"> * 1: command</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment"> * 2: data register 2</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment"> * 3: data register 3</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment"> * 29: data register 29</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment"> * 30: value 0 when send, wait 0 in receive</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="comment"> * 31: value1 when send,  wait 1 in receive</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="comment"> */</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5b608a0f44c17fe9b410589f4ca0321a"> 3264</a></span><span class="preprocessor">#define SEI_INSTR_DAT_MASK (0x1F00U)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a818b46d861db9577beba334de7baaa60"> 3265</a></span><span class="preprocessor">#define SEI_INSTR_DAT_SHIFT (8U)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a91400924af1cbaa2e2374c1e03c7de3e"> 3266</a></span><span class="preprocessor">#define SEI_INSTR_DAT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_DAT_SHIFT) &amp; SEI_INSTR_DAT_MASK)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a969d861c5de183952bd3a460c93c9890"> 3267</a></span><span class="preprocessor">#define SEI_INSTR_DAT_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_DAT_MASK) &gt;&gt; SEI_INSTR_DAT_SHIFT)</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span> </div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment">/*</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment"> * OPR (RW)</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment"> *</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment"> * a. When OP is 0, this area is the halt time in baudrate, 0 represents infinite time.</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="comment"> * b. When OP is 1, this area is the the pointer to the command table.</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment"> * OPR[4]=1, OPR[3:0] value is CMD_TABLE instruct pointer;</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment"> * OPR[4]=0, OPR[3:0]=0 is INIT_POINTER;</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment"> * OPR[4]=0, OPR[3:0]=1 is WDG_POINTER.</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment"> * c. When OP is 2-7, this area is the data length as fellow:</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="comment"> *  ...</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="comment"> */</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a09a109d59d29471b682f481d5358c519"> 3283</a></span><span class="preprocessor">#define SEI_INSTR_OPR_MASK (0x1FU)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a31d31c5c2440a336714f13e13a6e1eb9"> 3284</a></span><span class="preprocessor">#define SEI_INSTR_OPR_SHIFT (0U)</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a720b9ad5af57fe47e3837ce633939a0b"> 3285</a></span><span class="preprocessor">#define SEI_INSTR_OPR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_INSTR_OPR_SHIFT) &amp; SEI_INSTR_OPR_MASK)</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a892bf3dcfd49801ff8aea4c7ce7a245f"> 3286</a></span><span class="preprocessor">#define SEI_INSTR_OPR_GET(x) (((uint32_t)(x) &amp; SEI_INSTR_OPR_MASK) &gt;&gt; SEI_INSTR_OPR_SHIFT)</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span> </div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="comment">/* Bitfield definition for register of struct array DAT: MODE */</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="comment">/*</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="comment"> * CRC_LEN (RW)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment"> *</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment"> * CRC length</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="comment"> */</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a65afcebb941512313e4fb1683524a6f8"> 3298</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abe055f9d804af84bfe0c2431b558f616"> 3299</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_SHIFT (24U)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8d31ceaa0b5db58d09d6931a56cc574d"> 3300</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_CRC_LEN_SHIFT) &amp; SEI_DAT_MODE_CRC_LEN_MASK)</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a02edc38ee48c0fcf2468a3405ee6e7fb"> 3301</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_LEN_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_CRC_LEN_MASK) &gt;&gt; SEI_DAT_MODE_CRC_LEN_SHIFT)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span> </div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment">/*</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="comment"> * WLEN (RW)</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="comment"> *</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment"> * word length</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment"> * 0: 1 bit</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment"> * 1: 2 bit</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span><span class="comment"> * 31: 32 bit</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="comment"> */</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a42f16f261e1bd9c5ab4c99950160a601"> 3312</a></span><span class="preprocessor">#define SEI_DAT_MODE_WLEN_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa372a5485cb83fea98d67331e2cca6ec"> 3313</a></span><span class="preprocessor">#define SEI_DAT_MODE_WLEN_SHIFT (16U)</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8806b6c77c67a80fa7061b631e1b64b2"> 3314</a></span><span class="preprocessor">#define SEI_DAT_MODE_WLEN_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_WLEN_SHIFT) &amp; SEI_DAT_MODE_WLEN_MASK)</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6869264a6fdf00a377afb604ef8d01d0"> 3315</a></span><span class="preprocessor">#define SEI_DAT_MODE_WLEN_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_WLEN_MASK) &gt;&gt; SEI_DAT_MODE_WLEN_SHIFT)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span> </div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="comment">/*</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="comment"> * CRC_SHIFT (RW)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="comment"> *</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="comment"> * CRC shift mode, this mode is used to perform repeat code check</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment"> * 0: CRC</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment"> * 1: shift mode</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="comment"> */</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a819bb14e4637c2b758a12436bc76654e"> 3324</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_MASK (0x2000U)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae40a9055490de272e33ec46eb2376054"> 3325</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_SHIFT (13U)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a147810008e9f41d1b2ce6f0a8f0e07dd"> 3326</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_CRC_SHIFT_SHIFT) &amp; SEI_DAT_MODE_CRC_SHIFT_MASK)</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac1609808419dd5db00ebcb8d2a54446e"> 3327</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_SHIFT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_CRC_SHIFT_MASK) &gt;&gt; SEI_DAT_MODE_CRC_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span> </div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment">/*</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="comment"> * CRC_INV (RW)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="comment"> *</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="comment"> * CRC invert</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="comment"> * 0: use CRC</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment"> * 1: use inverted CRC</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment"> */</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac9c795f76050a3d28265a172bbf59141"> 3336</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_MASK (0x1000U)</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aebb84ff3f6bfa4e78bf79fac5b10252b"> 3337</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_SHIFT (12U)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a42726797b0f23b26520b41a9e843a2ab"> 3338</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_CRC_INV_SHIFT) &amp; SEI_DAT_MODE_CRC_INV_MASK)</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a50989740b2b6aa2e3099f1520b83871d"> 3339</a></span><span class="preprocessor">#define SEI_DAT_MODE_CRC_INV_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_CRC_INV_MASK) &gt;&gt; SEI_DAT_MODE_CRC_INV_SHIFT)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="comment">/*</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="comment"> * WORDER (RW)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="comment"> *</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="comment"> * word order</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment"> * 0: sample as bit order</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment"> * 1: different from bit order</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment"> */</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a887a09cc6510d4b8414d810b1f4f52a9"> 3348</a></span><span class="preprocessor">#define SEI_DAT_MODE_WORDER_MASK (0x800U)</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6c960805d4de805564cb545d7fbc8574"> 3349</a></span><span class="preprocessor">#define SEI_DAT_MODE_WORDER_SHIFT (11U)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab8742a7f204d87269cd5bc5b51bf7d43"> 3350</a></span><span class="preprocessor">#define SEI_DAT_MODE_WORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_WORDER_SHIFT) &amp; SEI_DAT_MODE_WORDER_MASK)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a06a9b58adfd5352cb263135c9531de7b"> 3351</a></span><span class="preprocessor">#define SEI_DAT_MODE_WORDER_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_WORDER_MASK) &gt;&gt; SEI_DAT_MODE_WORDER_SHIFT)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span> </div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="comment">/*</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="comment"> * BORDER (RW)</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment"> *</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment"> * bit order</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="comment"> * 0: LSB first</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="comment"> * 1: MSB first</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment"> */</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a85a9405ee310fb4b2023c4020f876133"> 3360</a></span><span class="preprocessor">#define SEI_DAT_MODE_BORDER_MASK (0x400U)</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3faf6226c66db8a2f47bd6388358b13d"> 3361</a></span><span class="preprocessor">#define SEI_DAT_MODE_BORDER_SHIFT (10U)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1cfe660da5ab60b0aadb7ae77732b470"> 3362</a></span><span class="preprocessor">#define SEI_DAT_MODE_BORDER_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_BORDER_SHIFT) &amp; SEI_DAT_MODE_BORDER_MASK)</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a385dbf14ea912fbce6d299ec605bdbc1"> 3363</a></span><span class="preprocessor">#define SEI_DAT_MODE_BORDER_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_BORDER_MASK) &gt;&gt; SEI_DAT_MODE_BORDER_SHIFT)</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span> </div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment">/*</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment"> * SIGNED (RW)</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="comment"> *</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span><span class="comment"> * Signed</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment"> * 0: unsigned value</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment"> * 1: signed value</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="comment"> */</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac1030bbceaf11f6d965ac6fb68ebd746"> 3372</a></span><span class="preprocessor">#define SEI_DAT_MODE_SIGNED_MASK (0x200U)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a44bab2e51a3baf897281d6f2a489581c"> 3373</a></span><span class="preprocessor">#define SEI_DAT_MODE_SIGNED_SHIFT (9U)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a649c5e425d0428082bbbc8217cec9a38"> 3374</a></span><span class="preprocessor">#define SEI_DAT_MODE_SIGNED_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_SIGNED_SHIFT) &amp; SEI_DAT_MODE_SIGNED_MASK)</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6f43cbae52ebbd869e0d4c5a91eb00a6"> 3375</a></span><span class="preprocessor">#define SEI_DAT_MODE_SIGNED_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_SIGNED_MASK) &gt;&gt; SEI_DAT_MODE_SIGNED_SHIFT)</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span> </div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment">/*</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment"> * REWIND (RW)</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="comment"> *</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="comment"> * Write 1 to rewind read/write pointer, this is a self clear bit</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment"> */</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a64a5815489d06dc3c6fbd48de2d9c9af"> 3382</a></span><span class="preprocessor">#define SEI_DAT_MODE_REWIND_MASK (0x100U)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af8fa3348ccd8a08fdbe2ed65c5edf105"> 3383</a></span><span class="preprocessor">#define SEI_DAT_MODE_REWIND_SHIFT (8U)</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abdd9125ea227de7ae0a7e7116e466fb7"> 3384</a></span><span class="preprocessor">#define SEI_DAT_MODE_REWIND_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_REWIND_SHIFT) &amp; SEI_DAT_MODE_REWIND_MASK)</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae00c7fc5cce0b848a4b0402c540c74ee"> 3385</a></span><span class="preprocessor">#define SEI_DAT_MODE_REWIND_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_REWIND_MASK) &gt;&gt; SEI_DAT_MODE_REWIND_SHIFT)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span> </div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="comment">/*</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment"> *</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment"> * Data mode</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment"> * 0: data mode</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment"> * 1: check mode</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="comment"> * 2: CRC mode</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment"> */</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aff6ac9106cfb852c35712b880a13e3de"> 3395</a></span><span class="preprocessor">#define SEI_DAT_MODE_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad33d027d8a8aa6197214f4b06188faa9"> 3396</a></span><span class="preprocessor">#define SEI_DAT_MODE_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac24a8c6e1019272481ade771fb04fa55"> 3397</a></span><span class="preprocessor">#define SEI_DAT_MODE_MODE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_MODE_MODE_SHIFT) &amp; SEI_DAT_MODE_MODE_MASK)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8097ff5937fb5467aa8931569297fbb1"> 3398</a></span><span class="preprocessor">#define SEI_DAT_MODE_MODE_GET(x) (((uint32_t)(x) &amp; SEI_DAT_MODE_MODE_MASK) &gt;&gt; SEI_DAT_MODE_MODE_SHIFT)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">/* Bitfield definition for register of struct array DAT: IDX */</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment">/*</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="comment"> * LAST_BIT (RW)</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment"> *</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment"> * Last bit index for tranceive</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span><span class="comment"> */</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a377b1995fcaa341209088f9c1d7df732"> 3406</a></span><span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b4aa8d13426c7c913709c78ac9ff43e"> 3407</a></span><span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_SHIFT (24U)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2af7852cfe870982fecfaa1cf8626353"> 3408</a></span><span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_LAST_BIT_SHIFT) &amp; SEI_DAT_IDX_LAST_BIT_MASK)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad47c481b448a52f0af3752241855e34a"> 3409</a></span><span class="preprocessor">#define SEI_DAT_IDX_LAST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_LAST_BIT_MASK) &gt;&gt; SEI_DAT_IDX_LAST_BIT_SHIFT)</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span> </div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">/*</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="comment"> * FIRST_BIT (RW)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="comment"> *</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="comment"> * First bit index for tranceive</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="comment"> */</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a49edd859f83322e08bb2a5f096f8aec6"> 3416</a></span><span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9c394792ec5acd13bccd517dd5e58670"> 3417</a></span><span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_SHIFT (16U)</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a43217c4410206f6b0bfad0fc5f41811b"> 3418</a></span><span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_FIRST_BIT_SHIFT) &amp; SEI_DAT_IDX_FIRST_BIT_MASK)</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17a8490209709f99d0a57f9fbb840bb4"> 3419</a></span><span class="preprocessor">#define SEI_DAT_IDX_FIRST_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_FIRST_BIT_MASK) &gt;&gt; SEI_DAT_IDX_FIRST_BIT_SHIFT)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span> </div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span><span class="comment">/*</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="comment"> * MAX_BIT (RW)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span><span class="comment"> *</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="comment"> * Highest bit index</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="comment"> */</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a10c446fadeeb460052ebab44e1593a8e"> 3426</a></span><span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_MASK (0x1F00U)</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a91c0d2ce4f462d0d10d6e89019ccfad6"> 3427</a></span><span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_SHIFT (8U)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a44df625c4a1d306b6754acfc6134ac45"> 3428</a></span><span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_MAX_BIT_SHIFT) &amp; SEI_DAT_IDX_MAX_BIT_MASK)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa89f34d6940d77ae9e470c982c2eb22b"> 3429</a></span><span class="preprocessor">#define SEI_DAT_IDX_MAX_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_MAX_BIT_MASK) &gt;&gt; SEI_DAT_IDX_MAX_BIT_SHIFT)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span> </div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment">/*</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment"> * MIN_BIT (RW)</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment"> *</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment"> * Lowest bit index</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment"> */</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adef51e37ecca338a97c5f6a33e97d9d0"> 3436</a></span><span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_MASK (0x1FU)</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a219cb9789f2a1201e83d111d9351ed70"> 3437</a></span><span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_SHIFT (0U)</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a11662119fc133b854c113a42bfc7cdbf"> 3438</a></span><span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_IDX_MIN_BIT_SHIFT) &amp; SEI_DAT_IDX_MIN_BIT_MASK)</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1aaa9e91c096324853b58531dbe86263"> 3439</a></span><span class="preprocessor">#define SEI_DAT_IDX_MIN_BIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IDX_MIN_BIT_MASK) &gt;&gt; SEI_DAT_IDX_MIN_BIT_SHIFT)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span> </div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span><span class="comment">/* Bitfield definition for register of struct array DAT: GOLD */</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="comment">/*</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="comment"> * GOLD_VALUE (RW)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment"> *</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment"> * Gold value for check mode</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="comment"> */</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3879709f91d5f3eef7e26f32723dc8d4"> 3447</a></span><span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4fc4ff7a781f22ec14a2e9fd6f199ac7"> 3448</a></span><span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a03b25d21d0dd01381a95032cfe1d8058"> 3449</a></span><span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_GOLD_GOLD_VALUE_SHIFT) &amp; SEI_DAT_GOLD_GOLD_VALUE_MASK)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abb7e732cce1ab2ed243336613d72d1b1"> 3450</a></span><span class="preprocessor">#define SEI_DAT_GOLD_GOLD_VALUE_GET(x) (((uint32_t)(x) &amp; SEI_DAT_GOLD_GOLD_VALUE_MASK) &gt;&gt; SEI_DAT_GOLD_GOLD_VALUE_SHIFT)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span> </div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment">/* Bitfield definition for register of struct array DAT: CRCINIT */</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span><span class="comment">/*</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span><span class="comment"> * CRC_INIT (RW)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="comment"> *</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="comment"> * CRC initial value</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="comment"> */</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac55b9270e07b7367e24f651d68eb75d2"> 3458</a></span><span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3578deefcb3056cf88f3a82d73de5ca8"> 3459</a></span><span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_SHIFT (0U)</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2dd20a32cd39ff23a86a47805cd7e351"> 3460</a></span><span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_CRCINIT_CRC_INIT_SHIFT) &amp; SEI_DAT_CRCINIT_CRC_INIT_MASK)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a649344bf8e8703ad77a7c439515e795d"> 3461</a></span><span class="preprocessor">#define SEI_DAT_CRCINIT_CRC_INIT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_CRCINIT_CRC_INIT_MASK) &gt;&gt; SEI_DAT_CRCINIT_CRC_INIT_SHIFT)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span> </div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment">/* Bitfield definition for register of struct array DAT: CRCPOLY */</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span><span class="comment">/*</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="comment"> * CRC_POLY (RW)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="comment"> *</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment"> * CRC polymonial</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment"> */</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afefdd5c028f3f6aed97a92e38a4f69da"> 3469</a></span><span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1b3f8e8a3996e1023c97fb419db26c70"> 3470</a></span><span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_SHIFT (0U)</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6151bf21e85f1236f82f338c65c7cc4a"> 3471</a></span><span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_CRCPOLY_CRC_POLY_SHIFT) &amp; SEI_DAT_CRCPOLY_CRC_POLY_MASK)</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6b30bc1bff9786715804781914afa4ae"> 3472</a></span><span class="preprocessor">#define SEI_DAT_CRCPOLY_CRC_POLY_GET(x) (((uint32_t)(x) &amp; SEI_DAT_CRCPOLY_CRC_POLY_MASK) &gt;&gt; SEI_DAT_CRCPOLY_CRC_POLY_SHIFT)</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span> </div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="comment">/* Bitfield definition for register of struct array DAT: DATA */</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span><span class="comment">/*</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span><span class="comment"> * DATA (RW)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="comment"> *</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="comment"> * DATA</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="comment"> */</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa2ab6d00e8aa4c0400aa310a1b9e5cfd"> 3480</a></span><span class="preprocessor">#define SEI_DAT_DATA_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac1a181bd833f5bdbe510e6576640c7e8"> 3481</a></span><span class="preprocessor">#define SEI_DAT_DATA_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af4cdefc6b4ed279f3e1809c93780544f"> 3482</a></span><span class="preprocessor">#define SEI_DAT_DATA_DATA_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_DATA_DATA_SHIFT) &amp; SEI_DAT_DATA_DATA_MASK)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab01a499d3931de6d8aac34d1f62f96ff"> 3483</a></span><span class="preprocessor">#define SEI_DAT_DATA_DATA_GET(x) (((uint32_t)(x) &amp; SEI_DAT_DATA_DATA_MASK) &gt;&gt; SEI_DAT_DATA_DATA_SHIFT)</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span> </div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span><span class="comment">/* Bitfield definition for register of struct array DAT: SET */</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="comment">/*</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment"> * DATA_SET (RW)</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="comment"> *</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="comment"> * DATA bit set</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="comment"> */</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc9560239e22356264769dc1b2b67711"> 3491</a></span><span class="preprocessor">#define SEI_DAT_SET_DATA_SET_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a812b0b9b1c9974dfad2adba27bec6d3f"> 3492</a></span><span class="preprocessor">#define SEI_DAT_SET_DATA_SET_SHIFT (0U)</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab3aee4486ebbf09ec50e0ba9a5d4d6a5"> 3493</a></span><span class="preprocessor">#define SEI_DAT_SET_DATA_SET_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_SET_DATA_SET_SHIFT) &amp; SEI_DAT_SET_DATA_SET_MASK)</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3cb218cd1e0f0c88bb71f4ddefd0e1cc"> 3494</a></span><span class="preprocessor">#define SEI_DAT_SET_DATA_SET_GET(x) (((uint32_t)(x) &amp; SEI_DAT_SET_DATA_SET_MASK) &gt;&gt; SEI_DAT_SET_DATA_SET_SHIFT)</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span> </div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="comment">/* Bitfield definition for register of struct array DAT: CLR */</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="comment">/*</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment"> * DATA_CLR (RW)</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment"> *</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment"> * DATA bit clear</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="comment"> */</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af3d3f1d2587bdbc4d2adba58c2b35cc5"> 3502</a></span><span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9717997099c3757203cee2f9964b3136"> 3503</a></span><span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_SHIFT (0U)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7d7ede44cb748d8cabbf03c8532dbca7"> 3504</a></span><span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_CLR_DATA_CLR_SHIFT) &amp; SEI_DAT_CLR_DATA_CLR_MASK)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab4f78e05f3e7b1f5eb552bf499abf29e"> 3505</a></span><span class="preprocessor">#define SEI_DAT_CLR_DATA_CLR_GET(x) (((uint32_t)(x) &amp; SEI_DAT_CLR_DATA_CLR_MASK) &gt;&gt; SEI_DAT_CLR_DATA_CLR_SHIFT)</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span> </div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment">/* Bitfield definition for register of struct array DAT: INV */</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment">/*</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="comment"> * DATA_INV (RW)</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment"> *</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment"> * DATA bit toggle</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment"> */</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aedcfc1346553e902818c3dd1837bae38"> 3513</a></span><span class="preprocessor">#define SEI_DAT_INV_DATA_INV_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa427453db81ec897061e6c9c26727e32"> 3514</a></span><span class="preprocessor">#define SEI_DAT_INV_DATA_INV_SHIFT (0U)</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a31be4af5a4cffb2c7a909db9af6f69ac"> 3515</a></span><span class="preprocessor">#define SEI_DAT_INV_DATA_INV_SET(x) (((uint32_t)(x) &lt;&lt; SEI_DAT_INV_DATA_INV_SHIFT) &amp; SEI_DAT_INV_DATA_INV_MASK)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9fba94cb702c7fe86c08ee76caf84dca"> 3516</a></span><span class="preprocessor">#define SEI_DAT_INV_DATA_INV_GET(x) (((uint32_t)(x) &amp; SEI_DAT_INV_DATA_INV_MASK) &gt;&gt; SEI_DAT_INV_DATA_INV_SHIFT)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span> </div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span><span class="comment">/* Bitfield definition for register of struct array DAT: IN */</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span><span class="comment">/*</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="comment"> * DATA_IN (RO)</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment"> *</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment"> * Data input</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment"> */</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7f1ceb44b760be31267c47ede2983029"> 3524</a></span><span class="preprocessor">#define SEI_DAT_IN_DATA_IN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7d276b8299a6e20853f5a0a12a092815"> 3525</a></span><span class="preprocessor">#define SEI_DAT_IN_DATA_IN_SHIFT (0U)</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab7a94c600585c7d9849635ee2b295481"> 3526</a></span><span class="preprocessor">#define SEI_DAT_IN_DATA_IN_GET(x) (((uint32_t)(x) &amp; SEI_DAT_IN_DATA_IN_MASK) &gt;&gt; SEI_DAT_IN_DATA_IN_SHIFT)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span> </div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span><span class="comment">/* Bitfield definition for register of struct array DAT: OUT */</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment">/*</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span><span class="comment"> * DATA_OUT (RO)</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="comment"> *</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment"> * Data output</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment"> */</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afc51ec8992bf0e838d374bfd2862ce22"> 3534</a></span><span class="preprocessor">#define SEI_DAT_OUT_DATA_OUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8324b90e2a33c6b24172ee552da178fd"> 3535</a></span><span class="preprocessor">#define SEI_DAT_OUT_DATA_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6800de15609c4ce18288f1023437780a"> 3536</a></span><span class="preprocessor">#define SEI_DAT_OUT_DATA_OUT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_OUT_DATA_OUT_MASK) &gt;&gt; SEI_DAT_OUT_DATA_OUT_SHIFT)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span> </div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="comment">/* Bitfield definition for register of struct array DAT: STS */</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span><span class="comment">/*</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span><span class="comment"> * CRC_IDX (RO)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span><span class="comment"> *</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span><span class="comment"> * CRC index</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment"> */</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a27d316f5ee44a46b243b2f204ef5ba05"> 3544</a></span><span class="preprocessor">#define SEI_DAT_STS_CRC_IDX_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7c05ab13eb04a5dd931d4d9f79442a08"> 3545</a></span><span class="preprocessor">#define SEI_DAT_STS_CRC_IDX_SHIFT (24U)</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af08db3291c094685fe4130f914f1f8ad"> 3546</a></span><span class="preprocessor">#define SEI_DAT_STS_CRC_IDX_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_CRC_IDX_MASK) &gt;&gt; SEI_DAT_STS_CRC_IDX_SHIFT)</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span> </div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment">/*</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment"> * WORD_IDX (RO)</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="comment"> *</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span><span class="comment"> * Word index</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="comment"> */</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7233d49947ef60c1938387d21cf3e93c"> 3553</a></span><span class="preprocessor">#define SEI_DAT_STS_WORD_IDX_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad2a4e09fcdf6b6347e31456dd68ccba9"> 3554</a></span><span class="preprocessor">#define SEI_DAT_STS_WORD_IDX_SHIFT (16U)</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afb9f7f5ac7ee292d00d3d48f69c4e4e0"> 3555</a></span><span class="preprocessor">#define SEI_DAT_STS_WORD_IDX_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_WORD_IDX_MASK) &gt;&gt; SEI_DAT_STS_WORD_IDX_SHIFT)</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span> </div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment">/*</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="comment"> * WORD_CNT (RO)</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment"> *</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment"> * Word counter</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment"> */</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afbfa990a91248d4fb3d86228394539cf"> 3562</a></span><span class="preprocessor">#define SEI_DAT_STS_WORD_CNT_MASK (0x1F00U)</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a34ddc6117cc8fcef0a292de705024c26"> 3563</a></span><span class="preprocessor">#define SEI_DAT_STS_WORD_CNT_SHIFT (8U)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a31eee9b89ff8f5c1584dfed39611361e"> 3564</a></span><span class="preprocessor">#define SEI_DAT_STS_WORD_CNT_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_WORD_CNT_MASK) &gt;&gt; SEI_DAT_STS_WORD_CNT_SHIFT)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span> </div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="comment">/*</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="comment"> * BIT_IDX (RO)</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="comment"> *</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment"> * Bit index</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment"> */</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a91917c0ed5ea0bc04786dc87b6cc525f"> 3571</a></span><span class="preprocessor">#define SEI_DAT_STS_BIT_IDX_MASK (0x1FU)</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2d7b7535a71816608c8d5e25a7927582"> 3572</a></span><span class="preprocessor">#define SEI_DAT_STS_BIT_IDX_SHIFT (0U)</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a04c31caa8d531e79acf2e637158043ef"> 3573</a></span><span class="preprocessor">#define SEI_DAT_STS_BIT_IDX_GET(x) (((uint32_t)(x) &amp; SEI_DAT_STS_BIT_IDX_MASK) &gt;&gt; SEI_DAT_STS_BIT_IDX_SHIFT)</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span> </div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span> </div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span> </div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment">/* CMD register group index macro definition */</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad4ce7b71137d3a78c7cfc3e5b56aa3b7"> 3578</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_0 (0UL)</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20db2c6ece180a6da8f1df36b53e0a8d"> 3579</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_1 (1UL)</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a97a4e2d049132ce97358965c0776f0c1"> 3580</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_2 (2UL)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5b7ff88a8c37324d68ed421958c9c2fd"> 3581</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_CMD_3 (3UL)</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span> </div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="comment">/* TIME register group index macro definition */</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af43b25a0f4f0cd77cae01bb14fabd72c"> 3584</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_0 (0UL)</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acff796e7f3b2d31917b8947f2097140a"> 3585</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_1 (1UL)</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa30ea6ca3e5f177525a3b7626fb99b38"> 3586</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_2 (2UL)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2658919ff3fa0037f81631a76f5f626c"> 3587</a></span><span class="preprocessor">#define SEI_CTRL_TRG_TABLE_TIME_3 (3UL)</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span> </div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment">/* CMD_TABLE register group index macro definition */</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5d05a548088b499a502f8391326331aa"> 3590</a></span><span class="preprocessor">#define SEI_CMD_TABLE_0 (0UL)</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a343fc1ebc508d96f1d866ac4bd20a756"> 3591</a></span><span class="preprocessor">#define SEI_CMD_TABLE_1 (1UL)</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1ebc50967b5766a925f7103f84c48114"> 3592</a></span><span class="preprocessor">#define SEI_CMD_TABLE_2 (2UL)</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9300ca64ecd9274a31ffb1da5e4e4e44"> 3593</a></span><span class="preprocessor">#define SEI_CMD_TABLE_3 (3UL)</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a892b9ee5ea38da60e91f21f9f73635e4"> 3594</a></span><span class="preprocessor">#define SEI_CMD_TABLE_4 (4UL)</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#affbf12c26b08e3b8cb193bed3d4a2a38"> 3595</a></span><span class="preprocessor">#define SEI_CMD_TABLE_5 (5UL)</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad43d0515307784ce6a06b1921158510e"> 3596</a></span><span class="preprocessor">#define SEI_CMD_TABLE_6 (6UL)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab159301f7c5b10e38199625405049cde"> 3597</a></span><span class="preprocessor">#define SEI_CMD_TABLE_7 (7UL)</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span> </div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span><span class="comment">/* TRAN register group index macro definition */</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af70ffaa512997ee5e1570fcc8b9823db"> 3600</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_0_1 (0UL)</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af988626688efee33536e9fe2247f6409"> 3601</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_1_2 (1UL)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a159cd0ae1638f56b52ccbed74e526826"> 3602</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_2_3 (2UL)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2de6bf9da702fe72f95ade402c59d99e"> 3603</a></span><span class="preprocessor">#define SEI_CTRL_LATCH_TRAN_3_0 (3UL)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span> </div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment">/* LATCH register group index macro definition */</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad7021b4f6aa3137ea3ef699a46d2bcd6"> 3606</a></span><span class="preprocessor">#define SEI_LATCH_0 (0UL)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3f30b28ecdc265a48dd1c306850b7346"> 3607</a></span><span class="preprocessor">#define SEI_LATCH_1 (1UL)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a62f1e137c2b5a38483413defbd6d0025"> 3608</a></span><span class="preprocessor">#define SEI_LATCH_2 (2UL)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afce40799624b19cd7c12a49d2285657b"> 3609</a></span><span class="preprocessor">#define SEI_LATCH_3 (3UL)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span> </div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment">/* CTRL register group index macro definition */</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a546165433754cbd493bf77c954653e00"> 3612</a></span><span class="preprocessor">#define SEI_CTRL_0 (0UL)</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a95b813992ad182edfe8fad36d16df543"> 3613</a></span><span class="preprocessor">#define SEI_CTRL_1 (1UL)</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6e760b145e482e5b808bc5e0f30f5ddc"> 3614</a></span><span class="preprocessor">#define SEI_CTRL_2 (2UL)</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aab8440159504e2342fe8cae8a5ddf53b"> 3615</a></span><span class="preprocessor">#define SEI_CTRL_3 (3UL)</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab069f9bb8f69a102b2d34bc3014d29b6"> 3616</a></span><span class="preprocessor">#define SEI_CTRL_4 (4UL)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afc9c857d13da7e77b943dd7bae42ddb9"> 3617</a></span><span class="preprocessor">#define SEI_CTRL_5 (5UL)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa45ebc392526101cc9494dfaaf1aa2df"> 3618</a></span><span class="preprocessor">#define SEI_CTRL_6 (6UL)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a45c647485fda2beb255e70ac77fd3daa"> 3619</a></span><span class="preprocessor">#define SEI_CTRL_7 (7UL)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a859714fce86319ec1b02a61c00978a03"> 3620</a></span><span class="preprocessor">#define SEI_CTRL_8 (8UL)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9f81bb68bc4161b2796c904dc95ce8b8"> 3621</a></span><span class="preprocessor">#define SEI_CTRL_9 (9UL)</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afa1aa1b3e00ac44b83a3d945b590beec"> 3622</a></span><span class="preprocessor">#define SEI_CTRL_10 (10UL)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6fbdde00aa7a1d05e30f5f28cff61e2c"> 3623</a></span><span class="preprocessor">#define SEI_CTRL_11 (11UL)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adbf3f4664b4717c2c05764c7a466947d"> 3624</a></span><span class="preprocessor">#define SEI_CTRL_12 (12UL)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span> </div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="comment">/* INSTR register group index macro definition */</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ada9bcf685869aaaa144b42cbc1d01c7f"> 3627</a></span><span class="preprocessor">#define SEI_INSTR_0 (0UL)</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a12ff022cbcaedf9ef5a3ec7d0d8e9fba"> 3628</a></span><span class="preprocessor">#define SEI_INSTR_1 (1UL)</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad2bcfc8becbab17c128afc808eee8265"> 3629</a></span><span class="preprocessor">#define SEI_INSTR_2 (2UL)</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a355b17fb14ff1d85518b2a559e70479e"> 3630</a></span><span class="preprocessor">#define SEI_INSTR_3 (3UL)</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a31b5e705043948f3aefb6ab46d17e003"> 3631</a></span><span class="preprocessor">#define SEI_INSTR_4 (4UL)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1c818b772fb2d980755d7a0bf2e14fe8"> 3632</a></span><span class="preprocessor">#define SEI_INSTR_5 (5UL)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad0f22d4440d39ee0fde432ba35653ace"> 3633</a></span><span class="preprocessor">#define SEI_INSTR_6 (6UL)</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8b2295a7648f0d81ae4262ec26d3f9f4"> 3634</a></span><span class="preprocessor">#define SEI_INSTR_7 (7UL)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae81fd8beb8df58efb4fe9bac7cb35432"> 3635</a></span><span class="preprocessor">#define SEI_INSTR_8 (8UL)</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2707eab5681a8cc68ac4289da3a8603d"> 3636</a></span><span class="preprocessor">#define SEI_INSTR_9 (9UL)</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afe35bc295ba37c603d681e2485b05f81"> 3637</a></span><span class="preprocessor">#define SEI_INSTR_10 (10UL)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae6444703504395a5281b56463b5176d3"> 3638</a></span><span class="preprocessor">#define SEI_INSTR_11 (11UL)</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aeea5ec1d0f6fe26964a5cc4aaeceb900"> 3639</a></span><span class="preprocessor">#define SEI_INSTR_12 (12UL)</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3e76395db35fcda12e282d04d3e26309"> 3640</a></span><span class="preprocessor">#define SEI_INSTR_13 (13UL)</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#accbf52cba317df4880a2a296c775d86b"> 3641</a></span><span class="preprocessor">#define SEI_INSTR_14 (14UL)</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acf61aff817f73f4b0dfb106c1a7d26ec"> 3642</a></span><span class="preprocessor">#define SEI_INSTR_15 (15UL)</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af5a06ff8815a511c12db1d33ff12c01d"> 3643</a></span><span class="preprocessor">#define SEI_INSTR_16 (16UL)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2deb9997b81a742b739c9d628c4343d2"> 3644</a></span><span class="preprocessor">#define SEI_INSTR_17 (17UL)</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae8325919115659cd17741ccd80a58d3d"> 3645</a></span><span class="preprocessor">#define SEI_INSTR_18 (18UL)</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a87261989f19609f356dbed1a714e0daa"> 3646</a></span><span class="preprocessor">#define SEI_INSTR_19 (19UL)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a606b76bda467014b9c9ff711c83b6dc0"> 3647</a></span><span class="preprocessor">#define SEI_INSTR_20 (20UL)</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a23975bd8e667d97fc5efa7c4e2c3ef6d"> 3648</a></span><span class="preprocessor">#define SEI_INSTR_21 (21UL)</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1c8412213272b15f0ad2e73a06335cfc"> 3649</a></span><span class="preprocessor">#define SEI_INSTR_22 (22UL)</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9cf2f7a8126b365f6112c02a44ce7fff"> 3650</a></span><span class="preprocessor">#define SEI_INSTR_23 (23UL)</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a01b251e056b9865ad7971ad68ab8b7c9"> 3651</a></span><span class="preprocessor">#define SEI_INSTR_24 (24UL)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acbb76c32716215e3f58e29a09c1fa2e6"> 3652</a></span><span class="preprocessor">#define SEI_INSTR_25 (25UL)</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afd98e29b1891a834404261862e150fe5"> 3653</a></span><span class="preprocessor">#define SEI_INSTR_26 (26UL)</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af59de454fa3116b0e00fbfb39efbc7aa"> 3654</a></span><span class="preprocessor">#define SEI_INSTR_27 (27UL)</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae4cdb84fbbacd22b33baa39a1b34b55b"> 3655</a></span><span class="preprocessor">#define SEI_INSTR_28 (28UL)</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8c295d1032400ea6f79cddebce0721e8"> 3656</a></span><span class="preprocessor">#define SEI_INSTR_29 (29UL)</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a002de17c33a57496cde6aca13b52834f"> 3657</a></span><span class="preprocessor">#define SEI_INSTR_30 (30UL)</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aca8a556697c1167e936242bc8bb30822"> 3658</a></span><span class="preprocessor">#define SEI_INSTR_31 (31UL)</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3ac2c506356c130b219b67da3e3f55d7"> 3659</a></span><span class="preprocessor">#define SEI_INSTR_32 (32UL)</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a39ed58a031545fb47dad82b5e5222c9c"> 3660</a></span><span class="preprocessor">#define SEI_INSTR_33 (33UL)</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a47dc2c512cd1815eab7fc3cff4f5eb95"> 3661</a></span><span class="preprocessor">#define SEI_INSTR_34 (34UL)</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a20fc0849e427f906129c8233b0890099"> 3662</a></span><span class="preprocessor">#define SEI_INSTR_35 (35UL)</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaf86fafa7cf8bffcb37998d295742f9d"> 3663</a></span><span class="preprocessor">#define SEI_INSTR_36 (36UL)</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac4a2f59941f56ebe02c2afd8088fbf18"> 3664</a></span><span class="preprocessor">#define SEI_INSTR_37 (37UL)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7c911b619c849e2d77b23d22da9e2104"> 3665</a></span><span class="preprocessor">#define SEI_INSTR_38 (38UL)</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a16f3f7ad976aeea29cad17024dde7dbc"> 3666</a></span><span class="preprocessor">#define SEI_INSTR_39 (39UL)</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aedc9b3d49003b72f655b9d07cf0bac60"> 3667</a></span><span class="preprocessor">#define SEI_INSTR_40 (40UL)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a79b174ab24fa26cd0002b9498bb42aa4"> 3668</a></span><span class="preprocessor">#define SEI_INSTR_41 (41UL)</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a95080f980cd2a10146795f3f77e47a53"> 3669</a></span><span class="preprocessor">#define SEI_INSTR_42 (42UL)</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1e89f6f1f3a93fa709ad459bbebb7ca7"> 3670</a></span><span class="preprocessor">#define SEI_INSTR_43 (43UL)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ade9179dd988d67c8e2f0dbce1e787048"> 3671</a></span><span class="preprocessor">#define SEI_INSTR_44 (44UL)</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a187935359df4215c3bb3b64841ef0f47"> 3672</a></span><span class="preprocessor">#define SEI_INSTR_45 (45UL)</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aca125e953729fa26e4a34d51ec2f0252"> 3673</a></span><span class="preprocessor">#define SEI_INSTR_46 (46UL)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a30bf5ab14e211683f38a3bf07ccc3347"> 3674</a></span><span class="preprocessor">#define SEI_INSTR_47 (47UL)</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1c0855d24fdddca83e0024ae1517601a"> 3675</a></span><span class="preprocessor">#define SEI_INSTR_48 (48UL)</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a503c4994fab2c45352674e1208837b68"> 3676</a></span><span class="preprocessor">#define SEI_INSTR_49 (49UL)</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2468e95f06a2364aa82e7853c6c2aa0d"> 3677</a></span><span class="preprocessor">#define SEI_INSTR_50 (50UL)</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad9e180b916b816fdaf236cacb43424a6"> 3678</a></span><span class="preprocessor">#define SEI_INSTR_51 (51UL)</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abfe534c4516020a7c5868bd2db6b2caa"> 3679</a></span><span class="preprocessor">#define SEI_INSTR_52 (52UL)</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae05c8ef54bc98bc2395e1ae5d9bb347d"> 3680</a></span><span class="preprocessor">#define SEI_INSTR_53 (53UL)</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5821002d7201521ee126e844020ad77b"> 3681</a></span><span class="preprocessor">#define SEI_INSTR_54 (54UL)</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9e45130e6a18eacd79c436c33411514b"> 3682</a></span><span class="preprocessor">#define SEI_INSTR_55 (55UL)</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a419d89d3b42722c7d455f1197b15a0db"> 3683</a></span><span class="preprocessor">#define SEI_INSTR_56 (56UL)</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a629c586d06409612b78371d8c9ca7589"> 3684</a></span><span class="preprocessor">#define SEI_INSTR_57 (57UL)</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac2fc99d039510935efba50cb19914792"> 3685</a></span><span class="preprocessor">#define SEI_INSTR_58 (58UL)</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7a77c979f1a9483f58ea41c33e62132d"> 3686</a></span><span class="preprocessor">#define SEI_INSTR_59 (59UL)</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3a166692a171a7ea86b1900cadb1d342"> 3687</a></span><span class="preprocessor">#define SEI_INSTR_60 (60UL)</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a15cfd3a1c08fb4774e2176e1fb96882f"> 3688</a></span><span class="preprocessor">#define SEI_INSTR_61 (61UL)</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a871e3ceb3f9375ece8fdc1e9fc0a7af8"> 3689</a></span><span class="preprocessor">#define SEI_INSTR_62 (62UL)</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4ab9d8bbd3f0d9de4204c7912ccedeab"> 3690</a></span><span class="preprocessor">#define SEI_INSTR_63 (63UL)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af395c81ae8e5b06831a8a7af3547b879"> 3691</a></span><span class="preprocessor">#define SEI_INSTR_64 (64UL)</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abb89b2bb9807a7cf14736329bf408a76"> 3692</a></span><span class="preprocessor">#define SEI_INSTR_65 (65UL)</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a17b21191bbd7becdedec62908313dd79"> 3693</a></span><span class="preprocessor">#define SEI_INSTR_66 (66UL)</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8897f6e60dfb2eee4250a699dfe832e6"> 3694</a></span><span class="preprocessor">#define SEI_INSTR_67 (67UL)</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a414d6744969991ac6f39af7c29341d8d"> 3695</a></span><span class="preprocessor">#define SEI_INSTR_68 (68UL)</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1db299a88e96caf0e6b5a9f1ec1abaa8"> 3696</a></span><span class="preprocessor">#define SEI_INSTR_69 (69UL)</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8e9eb9c0db44e47f20552e3a1e5cb8ad"> 3697</a></span><span class="preprocessor">#define SEI_INSTR_70 (70UL)</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab95011e3bc4a34f074a41cf9f785fd31"> 3698</a></span><span class="preprocessor">#define SEI_INSTR_71 (71UL)</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad6ebc839270fdfeca980112db1d66efe"> 3699</a></span><span class="preprocessor">#define SEI_INSTR_72 (72UL)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1d159c1ca2a6762379c7b11fbdc5b28f"> 3700</a></span><span class="preprocessor">#define SEI_INSTR_73 (73UL)</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae62ee4c928b65a3efe1481d500753d7b"> 3701</a></span><span class="preprocessor">#define SEI_INSTR_74 (74UL)</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af55785263a8b7e8c1998a6e355594cbe"> 3702</a></span><span class="preprocessor">#define SEI_INSTR_75 (75UL)</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b38993f68e41c7fa204bc704bb6b192"> 3703</a></span><span class="preprocessor">#define SEI_INSTR_76 (76UL)</span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a50d07478248e528c3ab93b6b39a949dc"> 3704</a></span><span class="preprocessor">#define SEI_INSTR_77 (77UL)</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8bbe38dc3fa186b22bedd3a309267b3d"> 3705</a></span><span class="preprocessor">#define SEI_INSTR_78 (78UL)</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a86485358dd99c477550440f40ea4ad0e"> 3706</a></span><span class="preprocessor">#define SEI_INSTR_79 (79UL)</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af63501b7ab2c830ea44f806a57a42156"> 3707</a></span><span class="preprocessor">#define SEI_INSTR_80 (80UL)</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a590de5a4d2d261b530f9f88b8a50dbb9"> 3708</a></span><span class="preprocessor">#define SEI_INSTR_81 (81UL)</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7e3d44495ad30bc12f5ac70d4d4ae29a"> 3709</a></span><span class="preprocessor">#define SEI_INSTR_82 (82UL)</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa62fecf0996254cf2d0f96a10f47d5ee"> 3710</a></span><span class="preprocessor">#define SEI_INSTR_83 (83UL)</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adddf295d0009d48a9943a035dd1d03e7"> 3711</a></span><span class="preprocessor">#define SEI_INSTR_84 (84UL)</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc90307e913c705331444620d6b1bdf8"> 3712</a></span><span class="preprocessor">#define SEI_INSTR_85 (85UL)</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab15994b1d4783dbb4fef5142d60977a7"> 3713</a></span><span class="preprocessor">#define SEI_INSTR_86 (86UL)</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ace401558c00394a83a0101880f6a421c"> 3714</a></span><span class="preprocessor">#define SEI_INSTR_87 (87UL)</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a19614bd0e0f11336f4aa76ac2674dd3e"> 3715</a></span><span class="preprocessor">#define SEI_INSTR_88 (88UL)</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a093bd0d3da8b4ae4c31c75392c922390"> 3716</a></span><span class="preprocessor">#define SEI_INSTR_89 (89UL)</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a889d21c67e1b8a0e1c4cac02771e6e43"> 3717</a></span><span class="preprocessor">#define SEI_INSTR_90 (90UL)</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9d429a4750e63016bde5b085789127a9"> 3718</a></span><span class="preprocessor">#define SEI_INSTR_91 (91UL)</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa80aa99b2c23c927fe91f9e20d8b4882"> 3719</a></span><span class="preprocessor">#define SEI_INSTR_92 (92UL)</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaccc279fb718b7abadb6430d9eb10a10"> 3720</a></span><span class="preprocessor">#define SEI_INSTR_93 (93UL)</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac90996a4d88b597f7e3dc0c07e85c101"> 3721</a></span><span class="preprocessor">#define SEI_INSTR_94 (94UL)</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a924cce4d0126cf1cf22cced99dcc5b9a"> 3722</a></span><span class="preprocessor">#define SEI_INSTR_95 (95UL)</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa0b3617d710c4bf5d775b5632114c81a"> 3723</a></span><span class="preprocessor">#define SEI_INSTR_96 (96UL)</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4419c6a13dad10874ebc76fe029b596c"> 3724</a></span><span class="preprocessor">#define SEI_INSTR_97 (97UL)</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad1ce8f23b0e251812967f0b63abdf901"> 3725</a></span><span class="preprocessor">#define SEI_INSTR_98 (98UL)</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afbd0adffb099130a7ff1fd0f290dbbe8"> 3726</a></span><span class="preprocessor">#define SEI_INSTR_99 (99UL)</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afbc4b7df71dd0c8b3fd4dfe27071e253"> 3727</a></span><span class="preprocessor">#define SEI_INSTR_100 (100UL)</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5188afea9f2b35c3930b3627dcd325d2"> 3728</a></span><span class="preprocessor">#define SEI_INSTR_101 (101UL)</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a043475434bef58ecb4325f0d56def6ad"> 3729</a></span><span class="preprocessor">#define SEI_INSTR_102 (102UL)</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab5d9e41f53f9c373e8267f2620c14b36"> 3730</a></span><span class="preprocessor">#define SEI_INSTR_103 (103UL)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa89a08ee911d32ddacb05cfe09692455"> 3731</a></span><span class="preprocessor">#define SEI_INSTR_104 (104UL)</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a71dd97d10ce884fa5b65917223e0f850"> 3732</a></span><span class="preprocessor">#define SEI_INSTR_105 (105UL)</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a532cc194ebf7cfe8f251a3250e76f00c"> 3733</a></span><span class="preprocessor">#define SEI_INSTR_106 (106UL)</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac3b034afe111873feb491313302e1687"> 3734</a></span><span class="preprocessor">#define SEI_INSTR_107 (107UL)</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a05653175a0cf52962598974b506b64eb"> 3735</a></span><span class="preprocessor">#define SEI_INSTR_108 (108UL)</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3fee765678ed052664f31ef013aa9a74"> 3736</a></span><span class="preprocessor">#define SEI_INSTR_109 (109UL)</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7d84c5ac9ac6653585d76994883879f6"> 3737</a></span><span class="preprocessor">#define SEI_INSTR_110 (110UL)</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a06bb29819bb1e35d64de705cc066cdf9"> 3738</a></span><span class="preprocessor">#define SEI_INSTR_111 (111UL)</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac8cb2872f740acbade5521df90bd689d"> 3739</a></span><span class="preprocessor">#define SEI_INSTR_112 (112UL)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3ccb4f01ecce5c23454a55d7c1f332b2"> 3740</a></span><span class="preprocessor">#define SEI_INSTR_113 (113UL)</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a35a55b87aa2bb5b570d5584d6ff32a7a"> 3741</a></span><span class="preprocessor">#define SEI_INSTR_114 (114UL)</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad727228a01ad48e80cbd58f3a710c56c"> 3742</a></span><span class="preprocessor">#define SEI_INSTR_115 (115UL)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a04b83607a98f7b9eb5a652eafd1efaca"> 3743</a></span><span class="preprocessor">#define SEI_INSTR_116 (116UL)</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab8c7cd2818d1875753e2cd598841e40a"> 3744</a></span><span class="preprocessor">#define SEI_INSTR_117 (117UL)</span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae686c25ebf1e92ef693b4801b8c9ee0a"> 3745</a></span><span class="preprocessor">#define SEI_INSTR_118 (118UL)</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac95a2202f86e25f0a87a1c5184b8d1c8"> 3746</a></span><span class="preprocessor">#define SEI_INSTR_119 (119UL)</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab6263863b5a6a7718d76c36271ad1aa9"> 3747</a></span><span class="preprocessor">#define SEI_INSTR_120 (120UL)</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae20749a8a464a0440575e6926c43b69e"> 3748</a></span><span class="preprocessor">#define SEI_INSTR_121 (121UL)</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad7796c3b024488fdcd575b7b993e47a1"> 3749</a></span><span class="preprocessor">#define SEI_INSTR_122 (122UL)</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc33efe30b47b48acd5246f1c91e5d7b"> 3750</a></span><span class="preprocessor">#define SEI_INSTR_123 (123UL)</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afe64f53538658cd0b27c77ea2b192845"> 3751</a></span><span class="preprocessor">#define SEI_INSTR_124 (124UL)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae8fb1135a5df9077be9147d14b6c5234"> 3752</a></span><span class="preprocessor">#define SEI_INSTR_125 (125UL)</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0bf2a9db8ca49f7b91db84c9a989994f"> 3753</a></span><span class="preprocessor">#define SEI_INSTR_126 (126UL)</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0a6417a04fef90c8f8d59720830e682c"> 3754</a></span><span class="preprocessor">#define SEI_INSTR_127 (127UL)</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6559805c912e44eea395c8df22ab8243"> 3755</a></span><span class="preprocessor">#define SEI_INSTR_128 (128UL)</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7c05b7c72cf76de233e07b58ed2bdb62"> 3756</a></span><span class="preprocessor">#define SEI_INSTR_129 (129UL)</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a70421114425e891bf88e4ad4e06ae7d8"> 3757</a></span><span class="preprocessor">#define SEI_INSTR_130 (130UL)</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a52e18e5a9829cd84be21f2ebbfa80689"> 3758</a></span><span class="preprocessor">#define SEI_INSTR_131 (131UL)</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a449edef9d079b208d4912bd948fd2772"> 3759</a></span><span class="preprocessor">#define SEI_INSTR_132 (132UL)</span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a099ee163fd9fa7a3beab783b2e90370d"> 3760</a></span><span class="preprocessor">#define SEI_INSTR_133 (133UL)</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1d9b279c43f43a7d2424e177e410130a"> 3761</a></span><span class="preprocessor">#define SEI_INSTR_134 (134UL)</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0ffc7269a5a3d6a53ea4ec57a8fa1ef2"> 3762</a></span><span class="preprocessor">#define SEI_INSTR_135 (135UL)</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4d73d03d649dbf0029bb9da9a3d79380"> 3763</a></span><span class="preprocessor">#define SEI_INSTR_136 (136UL)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6e418d52e4d9b95260baddb18c20b1ae"> 3764</a></span><span class="preprocessor">#define SEI_INSTR_137 (137UL)</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3c9ca13a03ded79e472112a25f300175"> 3765</a></span><span class="preprocessor">#define SEI_INSTR_138 (138UL)</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a427f6b71052fa09409a62c157e802fd5"> 3766</a></span><span class="preprocessor">#define SEI_INSTR_139 (139UL)</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8866eb8ab731a990d28f1c156c34e008"> 3767</a></span><span class="preprocessor">#define SEI_INSTR_140 (140UL)</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2c99752ac1b5921f9890651b51d21d85"> 3768</a></span><span class="preprocessor">#define SEI_INSTR_141 (141UL)</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abf7c0e3c395025287bc3abeedccb785c"> 3769</a></span><span class="preprocessor">#define SEI_INSTR_142 (142UL)</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab6f17572bd309939e3ab16fc5e3e0e50"> 3770</a></span><span class="preprocessor">#define SEI_INSTR_143 (143UL)</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1b192f20fba6a24447a28979f61abc7d"> 3771</a></span><span class="preprocessor">#define SEI_INSTR_144 (144UL)</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a007c221aae0c30f5f2855061ef36d3a7"> 3772</a></span><span class="preprocessor">#define SEI_INSTR_145 (145UL)</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a57a120f09ffe95e84bde4100c782f651"> 3773</a></span><span class="preprocessor">#define SEI_INSTR_146 (146UL)</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5e817f24a4aedc43c6eb797fa9cf0664"> 3774</a></span><span class="preprocessor">#define SEI_INSTR_147 (147UL)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4654c60b15caf6674797a24679858b22"> 3775</a></span><span class="preprocessor">#define SEI_INSTR_148 (148UL)</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a546caeb070e078af4e1c0d5345f9af7c"> 3776</a></span><span class="preprocessor">#define SEI_INSTR_149 (149UL)</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afc84a8bc95b94ac9ef18372c007b2284"> 3777</a></span><span class="preprocessor">#define SEI_INSTR_150 (150UL)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa4377c980a7c632680305b88e9b7c1ad"> 3778</a></span><span class="preprocessor">#define SEI_INSTR_151 (151UL)</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7d71fbd6f0541d3f59d4ba855778f5de"> 3779</a></span><span class="preprocessor">#define SEI_INSTR_152 (152UL)</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad9cabec0a427c5bcd1178ae346d49645"> 3780</a></span><span class="preprocessor">#define SEI_INSTR_153 (153UL)</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aeee453c4ed3b07a60dbc8cd0b4096250"> 3781</a></span><span class="preprocessor">#define SEI_INSTR_154 (154UL)</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a14334915e31e5d7dfd5e6342d70a4569"> 3782</a></span><span class="preprocessor">#define SEI_INSTR_155 (155UL)</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa2e5b32812a3eabe69ef2b51d6a2ee60"> 3783</a></span><span class="preprocessor">#define SEI_INSTR_156 (156UL)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7ff417609d40ae7e7797a168cf18c63d"> 3784</a></span><span class="preprocessor">#define SEI_INSTR_157 (157UL)</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa4d0cc158d858ab65ea56f4697e77783"> 3785</a></span><span class="preprocessor">#define SEI_INSTR_158 (158UL)</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0846fea9cc8fdc81256fec985e951097"> 3786</a></span><span class="preprocessor">#define SEI_INSTR_159 (159UL)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aeb9c060d45b08b1b56ced72223713571"> 3787</a></span><span class="preprocessor">#define SEI_INSTR_160 (160UL)</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a187ea88c0e9700b298dfd81f5bfa1a3c"> 3788</a></span><span class="preprocessor">#define SEI_INSTR_161 (161UL)</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a089dd8971f6eb4e5b38ae1b6a3b2b26f"> 3789</a></span><span class="preprocessor">#define SEI_INSTR_162 (162UL)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae972b4af589508bbe2ef262a9a94c87f"> 3790</a></span><span class="preprocessor">#define SEI_INSTR_163 (163UL)</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a47566acf00905eaf0c45cedb2e1d7862"> 3791</a></span><span class="preprocessor">#define SEI_INSTR_164 (164UL)</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5733ea613f9bbce12ab49f24387d9ff3"> 3792</a></span><span class="preprocessor">#define SEI_INSTR_165 (165UL)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0678c33e9532057cd7b18407d996a0e5"> 3793</a></span><span class="preprocessor">#define SEI_INSTR_166 (166UL)</span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4dd3d4d21212fd8554ca28d03e818ad9"> 3794</a></span><span class="preprocessor">#define SEI_INSTR_167 (167UL)</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afb9fd04cf0809e9f782a0aa7a84ef5ad"> 3795</a></span><span class="preprocessor">#define SEI_INSTR_168 (168UL)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4e6fbff85ad576f479c75f554280434c"> 3796</a></span><span class="preprocessor">#define SEI_INSTR_169 (169UL)</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3a34678a88b0f224c313b3826af9fb4f"> 3797</a></span><span class="preprocessor">#define SEI_INSTR_170 (170UL)</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3cb90568c5f0985eb2d3c3c821274fab"> 3798</a></span><span class="preprocessor">#define SEI_INSTR_171 (171UL)</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a49ab689376c1bb450796755319441e83"> 3799</a></span><span class="preprocessor">#define SEI_INSTR_172 (172UL)</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a29bc31cdf62f5d223f6ba943fa33a05b"> 3800</a></span><span class="preprocessor">#define SEI_INSTR_173 (173UL)</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#addaaa569dd9b0cf4da1f56a9845def62"> 3801</a></span><span class="preprocessor">#define SEI_INSTR_174 (174UL)</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aae1b304fb9d5891a1ec4bf4f5db6eb76"> 3802</a></span><span class="preprocessor">#define SEI_INSTR_175 (175UL)</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a279ae4403af4a3aebb5dc1a497d33cec"> 3803</a></span><span class="preprocessor">#define SEI_INSTR_176 (176UL)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa8f58d3ed88433477551844c41db5fc9"> 3804</a></span><span class="preprocessor">#define SEI_INSTR_177 (177UL)</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab1a8d1871ed336f86f1d2e0084a1281d"> 3805</a></span><span class="preprocessor">#define SEI_INSTR_178 (178UL)</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a578e21a1cd742fcd75711a148f35f43e"> 3806</a></span><span class="preprocessor">#define SEI_INSTR_179 (179UL)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3a52ad10e16c105da2ce754e02fa9c71"> 3807</a></span><span class="preprocessor">#define SEI_INSTR_180 (180UL)</span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aab1423d4e0533ab4e24d1be8284f9ba6"> 3808</a></span><span class="preprocessor">#define SEI_INSTR_181 (181UL)</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a56bbe9a8bf6d57628e11cac82cb2d312"> 3809</a></span><span class="preprocessor">#define SEI_INSTR_182 (182UL)</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a66997ccf9eb4ff5be02dff40d8cb19b4"> 3810</a></span><span class="preprocessor">#define SEI_INSTR_183 (183UL)</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3638f951b8ccf11e8105a4e2dcee65bb"> 3811</a></span><span class="preprocessor">#define SEI_INSTR_184 (184UL)</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad1ac648e5e27bd8a75f953353145c2ce"> 3812</a></span><span class="preprocessor">#define SEI_INSTR_185 (185UL)</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae89cd26de3a2ab1e154ac8d0ab33acc5"> 3813</a></span><span class="preprocessor">#define SEI_INSTR_186 (186UL)</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a914c124929741298a3b28bf3817ced77"> 3814</a></span><span class="preprocessor">#define SEI_INSTR_187 (187UL)</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2caaa514723524fa3ec33e47ca45a4a9"> 3815</a></span><span class="preprocessor">#define SEI_INSTR_188 (188UL)</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac48038fc51aea4ad91b860f325cc2ab8"> 3816</a></span><span class="preprocessor">#define SEI_INSTR_189 (189UL)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a23043d42705adcadd8dc0b438c862454"> 3817</a></span><span class="preprocessor">#define SEI_INSTR_190 (190UL)</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af1194f8f3527fb9f52e377f3a384f74c"> 3818</a></span><span class="preprocessor">#define SEI_INSTR_191 (191UL)</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a247e2e75fb48cbcdd6ad97b901cc3ba0"> 3819</a></span><span class="preprocessor">#define SEI_INSTR_192 (192UL)</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ad996c9420e9feff011145634f94d0926"> 3820</a></span><span class="preprocessor">#define SEI_INSTR_193 (193UL)</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acef55f3ce893e4cd93b80bbc6a2ca817"> 3821</a></span><span class="preprocessor">#define SEI_INSTR_194 (194UL)</span></div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a329149a84a91a7855b74d57d1328e748"> 3822</a></span><span class="preprocessor">#define SEI_INSTR_195 (195UL)</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a00ae6121320ed5279cad6e564d4f05b6"> 3823</a></span><span class="preprocessor">#define SEI_INSTR_196 (196UL)</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a07673ae40d34e113765529ab212a42ab"> 3824</a></span><span class="preprocessor">#define SEI_INSTR_197 (197UL)</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7cfd0d03f0fc3f8b177b00c2ae37911a"> 3825</a></span><span class="preprocessor">#define SEI_INSTR_198 (198UL)</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a907f3d8b1e643a3e2ee0edfc486e4db7"> 3826</a></span><span class="preprocessor">#define SEI_INSTR_199 (199UL)</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afb3cd0ce881247d233cb2de417063ab3"> 3827</a></span><span class="preprocessor">#define SEI_INSTR_200 (200UL)</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a15ef4f7292836ce26ecebe3fee0e0789"> 3828</a></span><span class="preprocessor">#define SEI_INSTR_201 (201UL)</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acd7d010b8017e584ccd9219783537c57"> 3829</a></span><span class="preprocessor">#define SEI_INSTR_202 (202UL)</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a58f2810c0cbee683760872e3728830ad"> 3830</a></span><span class="preprocessor">#define SEI_INSTR_203 (203UL)</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2a32c140ba21f6dd6ef825642c20fd7f"> 3831</a></span><span class="preprocessor">#define SEI_INSTR_204 (204UL)</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae1d720df6798cdd25cbebe7ae95ec400"> 3832</a></span><span class="preprocessor">#define SEI_INSTR_205 (205UL)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6dc40ef876facf8c6d4c6ad976ee802a"> 3833</a></span><span class="preprocessor">#define SEI_INSTR_206 (206UL)</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae4b4401b0b2f63e6f16d8201c342014c"> 3834</a></span><span class="preprocessor">#define SEI_INSTR_207 (207UL)</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac3f65db9b5457be810b1f48ea4568db4"> 3835</a></span><span class="preprocessor">#define SEI_INSTR_208 (208UL)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acc4f15ddbf51eaa5078a51e90e1aaa8e"> 3836</a></span><span class="preprocessor">#define SEI_INSTR_209 (209UL)</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aac94c19259b5c2dc02d5504aacdc6ffc"> 3837</a></span><span class="preprocessor">#define SEI_INSTR_210 (210UL)</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ac27c7d842e016a67d3a77aa9920397ff"> 3838</a></span><span class="preprocessor">#define SEI_INSTR_211 (211UL)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a12701bd70f5a9b97afdbf527329fc6e6"> 3839</a></span><span class="preprocessor">#define SEI_INSTR_212 (212UL)</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a70f6049b048200767d6284c37a6652fd"> 3840</a></span><span class="preprocessor">#define SEI_INSTR_213 (213UL)</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a473546b15006592fbe067a6996be6cfc"> 3841</a></span><span class="preprocessor">#define SEI_INSTR_214 (214UL)</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a8ac85bbde5b9cb810b540a97ce6ca548"> 3842</a></span><span class="preprocessor">#define SEI_INSTR_215 (215UL)</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4d93894dce6bdeb685351eb2eee5948b"> 3843</a></span><span class="preprocessor">#define SEI_INSTR_216 (216UL)</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab2c80a501d5fa6ae45d6c0bd7d6c4cad"> 3844</a></span><span class="preprocessor">#define SEI_INSTR_217 (217UL)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7d484ac72522825f7cfd936617ab30a3"> 3845</a></span><span class="preprocessor">#define SEI_INSTR_218 (218UL)</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a19f27037463c364485ebd4a1d21ac8ba"> 3846</a></span><span class="preprocessor">#define SEI_INSTR_219 (219UL)</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a07ec879fb3d389968decf8250a77be67"> 3847</a></span><span class="preprocessor">#define SEI_INSTR_220 (220UL)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a63874beab5c3493712fedf1389bbad3f"> 3848</a></span><span class="preprocessor">#define SEI_INSTR_221 (221UL)</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a64ae4fb32046d93f9c625f668ce416e8"> 3849</a></span><span class="preprocessor">#define SEI_INSTR_222 (222UL)</span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af7bffe8df95156155e29e185c0295608"> 3850</a></span><span class="preprocessor">#define SEI_INSTR_223 (223UL)</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a40a81afac06485862aafaae232f2a81f"> 3851</a></span><span class="preprocessor">#define SEI_INSTR_224 (224UL)</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9719c201197769fdb3525f1ebc10305c"> 3852</a></span><span class="preprocessor">#define SEI_INSTR_225 (225UL)</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a453d84cdfca24f716841909c6d667ebc"> 3853</a></span><span class="preprocessor">#define SEI_INSTR_226 (226UL)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a292b6d63a1b2dd6ded4dbf988476e86b"> 3854</a></span><span class="preprocessor">#define SEI_INSTR_227 (227UL)</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abfce1a85b562a57725cf15690ac72e4c"> 3855</a></span><span class="preprocessor">#define SEI_INSTR_228 (228UL)</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acc72552fc10c585790a6a6f9792627bd"> 3856</a></span><span class="preprocessor">#define SEI_INSTR_229 (229UL)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abc566ce42e4cd368f95082144302cfd8"> 3857</a></span><span class="preprocessor">#define SEI_INSTR_230 (230UL)</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#abe806e0add2b145a3715e5293ce2687e"> 3858</a></span><span class="preprocessor">#define SEI_INSTR_231 (231UL)</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa7ad166196be1bfb9aaa5eae454c0c90"> 3859</a></span><span class="preprocessor">#define SEI_INSTR_232 (232UL)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ada15648f45d07a82dc9b5c0548aed778"> 3860</a></span><span class="preprocessor">#define SEI_INSTR_233 (233UL)</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0f23c5b6eef96577340e49f7b20dffe5"> 3861</a></span><span class="preprocessor">#define SEI_INSTR_234 (234UL)</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adb88fd7e63a000a9ec6611a467b17841"> 3862</a></span><span class="preprocessor">#define SEI_INSTR_235 (235UL)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1b4aeb4c88cd712877c0616b57aad758"> 3863</a></span><span class="preprocessor">#define SEI_INSTR_236 (236UL)</span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a036fa0863c2d5626e6211d51ab7e8022"> 3864</a></span><span class="preprocessor">#define SEI_INSTR_237 (237UL)</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a51d7683eb54c75b73044d90f645ac597"> 3865</a></span><span class="preprocessor">#define SEI_INSTR_238 (238UL)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ae6405026d2d1f4333b467603921cd983"> 3866</a></span><span class="preprocessor">#define SEI_INSTR_239 (239UL)</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a91fc6d34ae0243a3666e317b637e65b4"> 3867</a></span><span class="preprocessor">#define SEI_INSTR_240 (240UL)</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adb5e7301a211eebd13cb6ffb47d3b7f3"> 3868</a></span><span class="preprocessor">#define SEI_INSTR_241 (241UL)</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5ba2b70824c93e02ffa168906e9f53be"> 3869</a></span><span class="preprocessor">#define SEI_INSTR_242 (242UL)</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aaa5901c28e73811a91f75e6732f76f03"> 3870</a></span><span class="preprocessor">#define SEI_INSTR_243 (243UL)</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7c4976b4b90f02d18f7d241d69489fbb"> 3871</a></span><span class="preprocessor">#define SEI_INSTR_244 (244UL)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5fec9b5380d2b77d9295924c96212566"> 3872</a></span><span class="preprocessor">#define SEI_INSTR_245 (245UL)</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7597b44d7a3ed7b6833dccdb5f277fe9"> 3873</a></span><span class="preprocessor">#define SEI_INSTR_246 (246UL)</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af39449606dd1c92bc87a7839bfae5805"> 3874</a></span><span class="preprocessor">#define SEI_INSTR_247 (247UL)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aa74ad6ae28bca79506ab0075e4cdd612"> 3875</a></span><span class="preprocessor">#define SEI_INSTR_248 (248UL)</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#acd0d65efd623ea3e5c3b7c4ac243805f"> 3876</a></span><span class="preprocessor">#define SEI_INSTR_249 (249UL)</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#afc52fc3f53c02085ea14af46129fd349"> 3877</a></span><span class="preprocessor">#define SEI_INSTR_250 (250UL)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a585b908ae5f6b6276852c3e81e0efca2"> 3878</a></span><span class="preprocessor">#define SEI_INSTR_251 (251UL)</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a5924fc5893ab857d3314994367916f42"> 3879</a></span><span class="preprocessor">#define SEI_INSTR_252 (252UL)</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3c15bb78967267cad37e653c5a9ffa8b"> 3880</a></span><span class="preprocessor">#define SEI_INSTR_253 (253UL)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#adb2086ad5019090df43c86199566eb91"> 3881</a></span><span class="preprocessor">#define SEI_INSTR_254 (254UL)</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a034b766001e9815853919fad97fa8a60"> 3882</a></span><span class="preprocessor">#define SEI_INSTR_255 (255UL)</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span> </div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span><span class="comment">/* DAT register group index macro definition */</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0b3ea7747ced4833b69e63731aee3741"> 3885</a></span><span class="preprocessor">#define SEI_DAT_0 (0UL)</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af8241476e278e9c37c81cd59a989f534"> 3886</a></span><span class="preprocessor">#define SEI_DAT_1 (1UL)</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a731af519bddf1de691c3b9e00d94e734"> 3887</a></span><span class="preprocessor">#define SEI_DAT_2 (2UL)</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af5e46bf530b2326ac4abcca7f12ae5d7"> 3888</a></span><span class="preprocessor">#define SEI_DAT_3 (3UL)</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9abaf641302c7d1454665c5c0e3f4a08"> 3889</a></span><span class="preprocessor">#define SEI_DAT_4 (4UL)</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a614462b8a74909f037d6e5428f46ee17"> 3890</a></span><span class="preprocessor">#define SEI_DAT_5 (5UL)</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a327883a1590de074c026d3a8486220c6"> 3891</a></span><span class="preprocessor">#define SEI_DAT_6 (6UL)</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6156db3a67660fce954800662714b26e"> 3892</a></span><span class="preprocessor">#define SEI_DAT_7 (7UL)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3463fa7572fa9a90ac96588b1751dc89"> 3893</a></span><span class="preprocessor">#define SEI_DAT_8 (8UL)</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4b55976a19ace89d495c0a850554b75d"> 3894</a></span><span class="preprocessor">#define SEI_DAT_9 (9UL)</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4876e0b51e613d79e985d982ed2da7ca"> 3895</a></span><span class="preprocessor">#define SEI_DAT_10 (10UL)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a6404ec925ceca2561d4e63c007feda67"> 3896</a></span><span class="preprocessor">#define SEI_DAT_11 (11UL)</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a9bf0838140bc8087cc0b1881a892144f"> 3897</a></span><span class="preprocessor">#define SEI_DAT_12 (12UL)</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a96ed96321bce4bd2644d7fe450a240ac"> 3898</a></span><span class="preprocessor">#define SEI_DAT_13 (13UL)</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a0f47ad55e7935d82d67b08e11fe2921c"> 3899</a></span><span class="preprocessor">#define SEI_DAT_14 (14UL)</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a539e7ea9b437f6c57cd8bfcbb0004e76"> 3900</a></span><span class="preprocessor">#define SEI_DAT_15 (15UL)</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#ab37c66f56051a8eb406d371e78892631"> 3901</a></span><span class="preprocessor">#define SEI_DAT_16 (16UL)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a24e635ec4bf2129c465bdbd129090775"> 3902</a></span><span class="preprocessor">#define SEI_DAT_17 (17UL)</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#aac6dbb658b28f09097c1c29a65eb87c2"> 3903</a></span><span class="preprocessor">#define SEI_DAT_18 (18UL)</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2f2dfa1c678c5cf6b4630738a708d65c"> 3904</a></span><span class="preprocessor">#define SEI_DAT_19 (19UL)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a470cc73a279f9b05788b3176fd006453"> 3905</a></span><span class="preprocessor">#define SEI_DAT_20 (20UL)</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4f3da0c00454c7ee61384ead3d1c3a47"> 3906</a></span><span class="preprocessor">#define SEI_DAT_21 (21UL)</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2b6fce65d6fc8d3444af50adef9987a2"> 3907</a></span><span class="preprocessor">#define SEI_DAT_22 (22UL)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4d5942d59082b10f05072f610fffd700"> 3908</a></span><span class="preprocessor">#define SEI_DAT_23 (23UL)</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2512db60fd91b437072548f32711f2fc"> 3909</a></span><span class="preprocessor">#define SEI_DAT_24 (24UL)</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a4115988fe3b025c46ba9867af8b174a3"> 3910</a></span><span class="preprocessor">#define SEI_DAT_25 (25UL)</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a1052c7a6fb662f70dec54da05e7d918a"> 3911</a></span><span class="preprocessor">#define SEI_DAT_26 (26UL)</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a73d8c113243c2bd0d35b567e2192c21c"> 3912</a></span><span class="preprocessor">#define SEI_DAT_27 (27UL)</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a2ccef6b2a4075ff26bda529bedd404bb"> 3913</a></span><span class="preprocessor">#define SEI_DAT_28 (28UL)</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a3a1e9485a11a9b5ec7a58e5e1332a625"> 3914</a></span><span class="preprocessor">#define SEI_DAT_29 (29UL)</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#af380d1dd2235deb1fd729c47d0fb1c8b"> 3915</a></span><span class="preprocessor">#define SEI_DAT_30 (30UL)</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__sei__regs_8h.html#a7947e31e8d8bf8f2093c1aace557fc7f"> 3916</a></span><span class="preprocessor">#define SEI_DAT_31 (31UL)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span> </div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span> </div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_SEI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__common__interface_html_ga3acffbd305ee72dcd4593c0d8af64a4f"><div class="ttname"><a href="group__common__interface.html#ga3acffbd305ee72dcd4593c0d8af64a4f">MIN</a></div><div class="ttdeci">#define MIN(a, b)</div><div class="ttdef"><b>Definition</b> hpm_common.h:49</div></div>
<div class="ttc" id="agroup__common__interface_html_gafa99ec4acc4ecb2dc3c2d05da15d0e3f"><div class="ttname"><a href="group__common__interface.html#gafa99ec4acc4ecb2dc3c2d05da15d0e3f">MAX</a></div><div class="ttdeci">#define MAX(a, b)</div><div class="ttdef"><b>Definition</b> hpm_common.h:46</div></div>
<div class="ttc" id="astructSEI__Type_html"><div class="ttname"><a href="structSEI__Type.html">SEI_Type</a></div><div class="ttdef"><b>Definition</b> hpm_sei_regs.h:12</div></div>
<div class="ttc" id="astructSEI__Type_html_a1bdbb209176ed892239db16aedba96b8"><div class="ttname"><a href="structSEI__Type.html#a1bdbb209176ed892239db16aedba96b8">SEI_Type::PTD</a></div><div class="ttdeci">__RW uint32_t PTD</div><div class="ttdef"><b>Definition</b> hpm_sei_regs.h:72</div></div>
<div class="ttc" id="astructSEI__Type_html_aef53dab1c8638a81ff735f6fc206c05d"><div class="ttname"><a href="structSEI__Type.html#aef53dab1c8638a81ff735f6fc206c05d">SEI_Type::PTC</a></div><div class="ttdeci">__RW uint32_t PTC</div><div class="ttdef"><b>Definition</b> hpm_sei_regs.h:71</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__sei__regs_8h.html">hpm_sei_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:17:18 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
