<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 92.8315%;"><colgroup><col style="width: 3.14501%;"/><col style="width: 63.4575%;"/><col style="width: 12.251%;"/><col style="width: 21.1362%;"/></colgroup><tbody><tr><th class="confluenceTh">ID</th><th class="confluenceTh">Enhancement requested</th><th class="confluenceTh">Domain impacted</th><th colspan="1" class="confluenceTh">AI</th></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd"><ul><li><span>All software visible blocks must have a confluence page describing high level interfaces and parameters.  → Derived from TACHL/CPR/Type file</span></li><li><span>All library elements need a confluence page explaining parameters and functions. (Including JS functions)</span></li><li><span>Modules shared across units should be made lib components. </span></li><li><span>Have Library element tested and verified separately.</span></li></ul></td><td class="confluenceTd">Design team</td><td colspan="1" class="confluenceTd">Design team to talk to Maestro team to automate the parameter value generation process [Why mapping layer?]</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd"><ul><li><span><span>Better organize uArch page to match documents to a version of Ncore. Have common page which can reach all uArch documents, right now we have separate header pages for Legato Blocks, Legato Library Elements, NCore Blocks, NCore library elements, etc. </span></span></li><li>We should have a standardized tool/way to create diagrams in our documents. </li><li><span class="legacy-color-text-blue3">The Arch and Uarch specs should be 'Books'. We should have Books with subchapters for the various blocks, features, etc. That way we don't have to browse around for docs that are more or less scattered.<span> </span></span></li></ul></td><td class="confluenceTd">Design team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd"><p><span>Have some common coding methodology, existing Ncore code base does not follow a common coding guideline. This makes it harder for designers to help out each other and new designers get brought up. Need to enforce certain degree of modularity of a TACHL module to avoid gigantic monolithic module.</span></p><p><span>Having a commenting methodology implemented. Code review to be put in place. </span></p></td><td class="confluenceTd">Design team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">4</td><td class="confluenceTd">Having things defined through specification updates and then communicated to design/DV. Less things defined in Teams/JIRAs / emails and more by updating the ruling specification.</td><td class="confluenceTd">Architecture/Design/DV teams.</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">5</td><td class="confluenceTd">Have additional DC_NXT licenses and more machines to run synthesis/timing runs. Explore other synthesis tools and power analysis tools.</td><td class="confluenceTd">IT/Management</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">6</td><td class="confluenceTd"><ul><li><span>Need the ability to have a single synthesis flow that supports DC, ZWL &amp; hierarchical runs.</span></li><li><span>Add additional scripts to automate checking for additional issues within each synthesis runs.</span></li><li><span>Add scripts to automate the generation of  a combined synthesis report from the various log files that are generated by DC.</span></li><li><span>Add capability within bucketize to list the logic levels corresponding to a path and then be able to sort report based off LoL [both reported LoL and real LoL].</span></li><li><span>Looking at using hierarchical run as the default run till we hit a WNS threshold.</span></li></ul></td><td class="confluenceTd">Design team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">7</td><td class="confluenceTd"><ul><li><span>Have the capability to run any FSYS test on performance model report the theoretical max BW for a given configuration → Look at using a single switch topo </span></li><li><span>More performance checks in the checkin tests. If there are major BW changes, we could just flag that it happens and not block it</span></li></ul></td><td class="confluenceTd">Performance team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">8</td><td class="confluenceTd"><ul style="text-align: left;"><li><span>Addressing the reproducibility of bugs issue.</span></li><li><span>JIRA's being filed should have path to dump files, logs and some initial debug pointing to the possible rootcause.</span></li><li><span>Ability to run regressions on branches [both mini as well as full regressions].</span></li></ul></td><td class="confluenceTd">Verification team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">9</td><td class="confluenceTd">Reduce running time for <span>pre-push, check-in to release &amp; refresh_rtl. Better notifications to the design team when we have issues with LINT, <span class="legacy-color-text-blue3">pushq etc. </span></span></td><td class="confluenceTd">Maestro/Verification team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">10</td><td class="confluenceTd">Add framework within TACHL to aid collection of performance metrics on a per block basis and help correlate that with numbers provided by performance model.</td><td class="confluenceTd">Performance/Design teams</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">11</td><td class="confluenceTd"><ul><li>Generate checklists for every Ncore block to track functionality, timing.. for every release </li><li>Having capability to run sizing studies of individual components within each block from a synthesis/timing POV.</li></ul></td><td class="confluenceTd">Design team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">12</td><td class="confluenceTd"><ul><li>Have a design flow supporting LEC between 2 RTL models.</li><li><span class="legacy-color-text-blue3">Improved error reporting in tachl compile. Eg: Missing endquote is not reported with a line number. (run debug version of tachl compiler for design team runs)</span></li><li><span class="legacy-color-text-blue3">Need multi-node support from Maestro (need support for 5nm)<span> </span></span></li></ul></td><td class="confluenceTd">Design/Maestro team</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">13</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div><p><br/></p><p><br/></p>