$date
	Tue Mar 03 12:44:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_jk_tb $end
$var wire 1 ! o2 $end
$var wire 1 " o1 $end
$var reg 1 # I1 $end
$var reg 1 $ I2 $end
$scope module f1 $end
$var wire 1 $ clk $end
$var wire 1 # d $end
$var wire 1 % w $end
$var wire 1 ! qt $end
$var wire 1 " q $end
$scope module j1 $end
$var wire 1 $ clk $end
$var wire 1 # j $end
$var wire 1 % k $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#10
0%
1!
1"
1#
1$
#20
1%
0#
0$
#30
0%
0!
0"
1#
1$
#40
0$
#50
1%
0#
1$
#60
0$
#70
