Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 324b53cb4a0d4ef095811b26a2ac3767 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_CortexM3_behav xil_defaultlib.tb_CortexM3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM0' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:445]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM1' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:460]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'HMASTERM2' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:475]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:499]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:539]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'HADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:578]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'PADDR' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:778]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 12 for port 'paddr' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/CortexM3.v:801]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 13 for port 'cmos_h_pixel' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:149]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 13 for port 'cmos_v_pixel' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:150]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 'total_h_pixel' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:151]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 13 for port 'total_v_pixel' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:152]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 28 for port 'app_addr_rd_max' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:191]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'rd_bust_len' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:192]
WARNING: [VRFC 10-3091] actual bit length 27 differs from formal bit length 28 for port 'app_addr_wr_max' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:194]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'wr_bust_len' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:195]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'app_wdf_mask' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ddr3/ddr3_top.v:168]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [C:/Users/84308/Desktop/my_CortexM3/vivado_a7/CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_phase_locked_lanes' [C:/Users/84308/Desktop/my_CortexM3/vivado_a7/CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'pi_dqs_found_lanes' [C:/Users/84308/Desktop/my_CortexM3/vivado_a7/CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'wr_data_count' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ddr3/ddr3_fifo_ctrl.v:223]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'rd_data_count' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ddr3/ddr3_fifo_ctrl.v:238]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'h_disp' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:252]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'v_disp' [C:/Users/84308/Desktop/my_CortexM3/my_rtl/peripheral/vip/ov5640_hdmi.v:253]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [C:/Users/84308/Desktop/my_CortexM3/vivado_a7/CortexM3.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.cortexm3ds_logic
Compiling module xil_defaultlib.L1_AHBInputstg
Compiling module xil_defaultlib.L1_AHBMatrix_default_slave
Compiling module xil_defaultlib.L1_AHBDecoderS0
Compiling module xil_defaultlib.L1_AHBDecoderS1
Compiling module xil_defaultlib.L1_AHBDecoderS2
Compiling module xil_defaultlib.L1_AHBArbiterM0
Compiling module xil_defaultlib.L1_AHBOutputStgM0
Compiling module xil_defaultlib.L1_AHBArbiterM1
Compiling module xil_defaultlib.L1_AHBOutputStgM1
Compiling module xil_defaultlib.L1_AHBArbiterM2
Compiling module xil_defaultlib.L1_AHBOutputStgM2
Compiling module xil_defaultlib.L1_AHBMatrix
Compiling module xil_defaultlib.cmsdk_ahb_to_sram
Compiling module xil_defaultlib.cmsdk_fpga_sram(AW=14)
Compiling module xil_defaultlib.cmsdk_ahb_to_apb(REGISTER_WDATA=...
Compiling module xil_defaultlib.cmsdk_apb_slave_mux(PORT4_ENABLE...
Compiling module xil_defaultlib.cmsdk_apb_uart
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_interface_le...
Compiling module xil_defaultlib.custom_apb_led
Compiling module xil_defaultlib.cmsdk_apb3_eg_slave_led
Compiling module xil_defaultlib.custom_apb_button
Compiling module xil_defaultlib.i2c_ov5640_rgb565_cfg
Compiling module xil_defaultlib.i2c_dri(SLAVE_ADDR=7'b0111100,CL...
Compiling module xil_defaultlib.cmos_capture_data
Compiling module xil_defaultlib.ov5640_dri
Compiling module xil_defaultlib.rgb2ycbcr
Compiling module xil_defaultlib.ycbcr2bin
Compiling module xil_defaultlib.vip
Compiling module xil_defaultlib.ddr3_rw
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=4,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(nCK_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(COL_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.mig_7series_0_mig_default
Compiling module xil_defaultlib.mig_7series_0
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.rd_fifo
Compiling module xil_defaultlib.wr_fifo
Compiling module xil_defaultlib.ddr3_fifo_ctrl
Compiling module xil_defaultlib.ddr3_top
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=26.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.video_driver
Compiling module xil_defaultlib.asyn_rst_syn
Compiling module xil_defaultlib.dvi_encoder
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.serializer_10_to_1
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.dvi_transmitter_top
Compiling module xil_defaultlib.hdmi_top
Compiling module xil_defaultlib.ov5640_hdmi_default
Compiling module xil_defaultlib.custom_apb_hdmi
Compiling module xil_defaultlib.CortexM3_default
Compiling module xil_defaultlib.tb_CortexM3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CortexM3_behav
