
GccApplication10.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000004  00800200  0000167e  00001712  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000167e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004a  00800204  00800204  00001716  2**0
                  ALLOC
  3 .stab         00002934  00000000  00000000  00001718  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000950  00000000  00000000  0000404c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000e0  00000000  00000000  000049a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014cb  00000000  00000000  00004a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000036d  00000000  00000000  00005f4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000083d  00000000  00000000  000062b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000040c  00000000  00000000  00006af8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000041a  00000000  00000000  00006f04  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ab9  00000000  00000000  0000731e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 89 00 	jmp	0x112	; 0x112 <__ctors_end>
       4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
       8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
       c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      10:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      14:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      18:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      1c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      20:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      24:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      28:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      2c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      30:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      34:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      38:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      3c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      40:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      44:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      48:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      4c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      50:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      54:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      58:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      5c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      60:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      64:	0c 94 45 05 	jmp	0xa8a	; 0xa8a <__vector_25>
      68:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      6c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      70:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      74:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      78:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      7c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      80:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      84:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      88:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      8c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      90:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      94:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      98:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      9c:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      a0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      a4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      a8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      ac:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      b0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      b4:	0c 94 ce 00 	jmp	0x19c	; 0x19c <__vector_45>
      b8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      bc:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      c0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      c4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      c8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      cc:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      d0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      d4:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      d8:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      dc:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      e0:	0c 94 aa 00 	jmp	0x154	; 0x154 <__bad_interrupt>
      e4:	08 4a       	sbci	r16, 0xA8	; 168
      e6:	d7 3b       	cpi	r29, 0xB7	; 183
      e8:	3b ce       	rjmp	.-906    	; 0xfffffd60 <__eeprom_end+0xff7efd60>
      ea:	01 6e       	ori	r16, 0xE1	; 225
      ec:	84 bc       	out	0x24, r8	; 36
      ee:	bf fd       	.word	0xfdbf	; ????
      f0:	c1 2f       	mov	r28, r17
      f2:	3d 6c       	ori	r19, 0xCD	; 205
      f4:	74 31       	cpi	r23, 0x14	; 20
      f6:	9a bd       	out	0x2a, r25	; 42
      f8:	56 83       	std	Z+6, r21	; 0x06
      fa:	3d da       	rcall	.-2950   	; 0xfffff576 <__eeprom_end+0xff7ef576>
      fc:	3d 00       	.word	0x003d	; ????
      fe:	c7 7f       	andi	r28, 0xF7	; 247
     100:	11 be       	out	0x31, r1	; 49
     102:	d9 e4       	ldi	r29, 0x49	; 73
     104:	bb 4c       	sbci	r27, 0xCB	; 203
     106:	3e 91       	ld	r19, -X
     108:	6b aa       	sts	0x9b, r22
     10a:	aa be       	out	0x3a, r10	; 58
     10c:	00 00       	nop
     10e:	00 80       	ld	r0, Z
     110:	3f 00       	.word	0x003f	; ????

00000112 <__ctors_end>:
     112:	11 24       	eor	r1, r1
     114:	1f be       	out	0x3f, r1	; 63
     116:	cf ef       	ldi	r28, 0xFF	; 255
     118:	d1 e2       	ldi	r29, 0x21	; 33
     11a:	de bf       	out	0x3e, r29	; 62
     11c:	cd bf       	out	0x3d, r28	; 61
     11e:	00 e0       	ldi	r16, 0x00	; 0
     120:	0c bf       	out	0x3c, r16	; 60

00000122 <__do_copy_data>:
     122:	12 e0       	ldi	r17, 0x02	; 2
     124:	a0 e0       	ldi	r26, 0x00	; 0
     126:	b2 e0       	ldi	r27, 0x02	; 2
     128:	ee e7       	ldi	r30, 0x7E	; 126
     12a:	f6 e1       	ldi	r31, 0x16	; 22
     12c:	00 e0       	ldi	r16, 0x00	; 0
     12e:	0b bf       	out	0x3b, r16	; 59
     130:	02 c0       	rjmp	.+4      	; 0x136 <__do_copy_data+0x14>
     132:	07 90       	elpm	r0, Z+
     134:	0d 92       	st	X+, r0
     136:	a4 30       	cpi	r26, 0x04	; 4
     138:	b1 07       	cpc	r27, r17
     13a:	d9 f7       	brne	.-10     	; 0x132 <__do_copy_data+0x10>

0000013c <__do_clear_bss>:
     13c:	12 e0       	ldi	r17, 0x02	; 2
     13e:	a4 e0       	ldi	r26, 0x04	; 4
     140:	b2 e0       	ldi	r27, 0x02	; 2
     142:	01 c0       	rjmp	.+2      	; 0x146 <.do_clear_bss_start>

00000144 <.do_clear_bss_loop>:
     144:	1d 92       	st	X+, r1

00000146 <.do_clear_bss_start>:
     146:	ae 34       	cpi	r26, 0x4E	; 78
     148:	b1 07       	cpc	r27, r17
     14a:	e1 f7       	brne	.-8      	; 0x144 <.do_clear_bss_loop>
     14c:	0e 94 6d 07 	call	0xeda	; 0xeda <main>
     150:	0c 94 3d 0b 	jmp	0x167a	; 0x167a <_exit>

00000154 <__bad_interrupt>:
     154:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000158 <timer4_init>:
volatile uint8_t tot_overflow;


void timer4_init(void)
{
	tot_overflow=0;
     158:	10 92 34 02 	sts	0x0234, r1
	TCCR4B = 0x00; //stop
     15c:	e1 ea       	ldi	r30, 0xA1	; 161
     15e:	f0 e0       	ldi	r31, 0x00	; 0
     160:	10 82       	st	Z, r1
	TCNT4H = 0xC6; //Counter higher 8 bit value
     162:	86 ec       	ldi	r24, 0xC6	; 198
     164:	80 93 a5 00 	sts	0x00A5, r24
	TCNT4L = 0x67; //Counter lower 8 bit value
     168:	87 e6       	ldi	r24, 0x67	; 103
     16a:	80 93 a4 00 	sts	0x00A4, r24
	OCR4AH = 0x00; //Output compare Register (OCR)- Not used
     16e:	10 92 a9 00 	sts	0x00A9, r1
	OCR4AL = 0x00; //Output compare Register (OCR)- Not used
     172:	10 92 a8 00 	sts	0x00A8, r1
	OCR4BH = 0x00; //Output compare Register (OCR)- Not used
     176:	10 92 ab 00 	sts	0x00AB, r1
	OCR4BL = 0x00; //Output compare Register (OCR)- Not used
     17a:	10 92 aa 00 	sts	0x00AA, r1
	OCR4CH = 0x00; //Output compare Register (OCR)- Not used
     17e:	10 92 ad 00 	sts	0x00AD, r1
	OCR4CL = 0x00; //Output compare Register (OCR)- Not used
     182:	10 92 ac 00 	sts	0x00AC, r1
	ICR4H  = 0x00; //Input Capture Register (ICR)- Not used
     186:	10 92 a7 00 	sts	0x00A7, r1
	ICR4L  = 0x00; //Input Capture Register (ICR)- Not used
     18a:	10 92 a6 00 	sts	0x00A6, r1
	TCCR4A = 0x00;
     18e:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4C = 0x00;
     192:	10 92 a2 00 	sts	0x00A2, r1
	TCCR4B = 0x01; //start Timer
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	80 83       	st	Z, r24
}
     19a:	08 95       	ret

0000019c <__vector_45>:

// TIMER4 overflow interrupt service routine
// called whenever TCNT4 overflows
ISR(TIMER4_OVF_vect)
{
     19c:	1f 92       	push	r1
     19e:	0f 92       	push	r0
     1a0:	0f b6       	in	r0, 0x3f	; 63
     1a2:	0f 92       	push	r0
     1a4:	11 24       	eor	r1, r1
     1a6:	8f 93       	push	r24
	// keep a track of number of overflows
	tot_overflow++;
     1a8:	80 91 34 02 	lds	r24, 0x0234
     1ac:	8f 5f       	subi	r24, 0xFF	; 255
     1ae:	80 93 34 02 	sts	0x0234, r24
	//TIMER4 has overflowed
	TCNT4H = 0xC6; //reload counter high value
     1b2:	86 ec       	ldi	r24, 0xC6	; 198
     1b4:	80 93 a5 00 	sts	0x00A5, r24
	TCNT4L = 0x67; //reload counter low value
     1b8:	87 e6       	ldi	r24, 0x67	; 103
     1ba:	80 93 a4 00 	sts	0x00A4, r24
}
     1be:	8f 91       	pop	r24
     1c0:	0f 90       	pop	r0
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	0f 90       	pop	r0
     1c6:	1f 90       	pop	r1
     1c8:	18 95       	reti

000001ca <start_timer4>:

void start_timer4(void)
{
	cli(); //Clears the global interrupts
     1ca:	f8 94       	cli
	timer4_init();
     1cc:	0e 94 ac 00 	call	0x158	; 0x158 <timer4_init>
	TIMSK4 = 0x01; //timer4 overflow interrupt enable
     1d0:	81 e0       	ldi	r24, 0x01	; 1
     1d2:	80 93 72 00 	sts	0x0072, r24
	sei();   //Enables the global interrupts
     1d6:	78 94       	sei

}
     1d8:	08 95       	ret

000001da <micros>:

int micros(void)
{
     1da:	0f 93       	push	r16
     1dc:	1f 93       	push	r17
     1de:	cf 93       	push	r28
     1e0:	df 93       	push	r29
	int time=0;
	time=1000*(tot_overflow + (TCNT4-50791)/14745);
     1e2:	10 91 34 02 	lds	r17, 0x0234
     1e6:	c0 91 a4 00 	lds	r28, 0x00A4
     1ea:	d0 91 a5 00 	lds	r29, 0x00A5
	start_timer4();
     1ee:	0e 94 e5 00 	call	0x1ca	; 0x1ca <start_timer4>
}

int micros(void)
{
	int time=0;
	time=1000*(tot_overflow + (TCNT4-50791)/14745);
     1f2:	ce 01       	movw	r24, r28
     1f4:	a0 e0       	ldi	r26, 0x00	; 0
     1f6:	b0 e0       	ldi	r27, 0x00	; 0
     1f8:	bc 01       	movw	r22, r24
     1fa:	cd 01       	movw	r24, r26
     1fc:	67 56       	subi	r22, 0x67	; 103
     1fe:	76 4c       	sbci	r23, 0xC6	; 198
     200:	80 40       	sbci	r24, 0x00	; 0
     202:	90 40       	sbci	r25, 0x00	; 0
     204:	29 e9       	ldi	r18, 0x99	; 153
     206:	39 e3       	ldi	r19, 0x39	; 57
     208:	40 e0       	ldi	r20, 0x00	; 0
     20a:	50 e0       	ldi	r21, 0x00	; 0
     20c:	0e 94 00 0b 	call	0x1600	; 0x1600 <__divmodsi4>
     210:	da 01       	movw	r26, r20
     212:	c9 01       	movw	r24, r18
     214:	81 0f       	add	r24, r17
     216:	91 1d       	adc	r25, r1
     218:	a1 1d       	adc	r26, r1
     21a:	b1 1d       	adc	r27, r1
     21c:	8c 01       	movw	r16, r24
     21e:	9d 01       	movw	r18, r26
     220:	48 ee       	ldi	r20, 0xE8	; 232
     222:	53 e0       	ldi	r21, 0x03	; 3
     224:	04 9f       	mul	r16, r20
     226:	c0 01       	movw	r24, r0
     228:	05 9f       	mul	r16, r21
     22a:	90 0d       	add	r25, r0
     22c:	14 9f       	mul	r17, r20
     22e:	90 0d       	add	r25, r0
     230:	11 24       	eor	r1, r1
	start_timer4();
	return time;

}
     232:	df 91       	pop	r29
     234:	cf 91       	pop	r28
     236:	1f 91       	pop	r17
     238:	0f 91       	pop	r16
     23a:	08 95       	ret

0000023c <millis>:
int millis(void)
{
     23c:	1f 93       	push	r17
     23e:	cf 93       	push	r28
     240:	df 93       	push	r29
	int time=0;
	time=(tot_overflow + (TCNT4-50791)/14745);
     242:	10 91 34 02 	lds	r17, 0x0234
     246:	c0 91 a4 00 	lds	r28, 0x00A4
     24a:	d0 91 a5 00 	lds	r29, 0x00A5
	start_timer4();
     24e:	0e 94 e5 00 	call	0x1ca	; 0x1ca <start_timer4>

}
int millis(void)
{
	int time=0;
	time=(tot_overflow + (TCNT4-50791)/14745);
     252:	ce 01       	movw	r24, r28
     254:	a0 e0       	ldi	r26, 0x00	; 0
     256:	b0 e0       	ldi	r27, 0x00	; 0
     258:	bc 01       	movw	r22, r24
     25a:	cd 01       	movw	r24, r26
     25c:	67 56       	subi	r22, 0x67	; 103
     25e:	76 4c       	sbci	r23, 0xC6	; 198
     260:	80 40       	sbci	r24, 0x00	; 0
     262:	90 40       	sbci	r25, 0x00	; 0
     264:	29 e9       	ldi	r18, 0x99	; 153
     266:	39 e3       	ldi	r19, 0x39	; 57
     268:	40 e0       	ldi	r20, 0x00	; 0
     26a:	50 e0       	ldi	r21, 0x00	; 0
     26c:	0e 94 00 0b 	call	0x1600	; 0x1600 <__divmodsi4>
     270:	81 2f       	mov	r24, r17
     272:	90 e0       	ldi	r25, 0x00	; 0
     274:	28 0f       	add	r18, r24
     276:	39 1f       	adc	r19, r25
	start_timer4();
	return time;

}
     278:	82 2f       	mov	r24, r18
     27a:	93 2f       	mov	r25, r19
     27c:	df 91       	pop	r29
     27e:	cf 91       	pop	r28
     280:	1f 91       	pop	r17
     282:	08 95       	ret

00000284 <lcd_set_4bit>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     284:	86 e6       	ldi	r24, 0x66	; 102
     286:	9e e0       	ldi	r25, 0x0E	; 14
     288:	01 97       	sbiw	r24, 0x01	; 1
     28a:	f1 f7       	brne	.-4      	; 0x288 <lcd_set_4bit+0x4>
     28c:	00 00       	nop
//Function to Reset LCD
void lcd_set_4bit()
{
	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     28e:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     290:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3 in the upper nibble
     292:	80 e3       	ldi	r24, 0x30	; 48
     294:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     296:	42 9a       	sbi	0x08, 2	; 8
     298:	ef ef       	ldi	r30, 0xFF	; 255
     29a:	f7 e4       	ldi	r31, 0x47	; 71
     29c:	31 97       	sbiw	r30, 0x01	; 1
     29e:	f1 f7       	brne	.-4      	; 0x29c <lcd_set_4bit+0x18>
     2a0:	00 c0       	rjmp	.+0      	; 0x2a2 <lcd_set_4bit+0x1e>
     2a2:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     2a4:	42 98       	cbi	0x08, 2	; 8
     2a6:	e6 e6       	ldi	r30, 0x66	; 102
     2a8:	fe e0       	ldi	r31, 0x0E	; 14
     2aa:	31 97       	sbiw	r30, 0x01	; 1
     2ac:	f1 f7       	brne	.-4      	; 0x2aa <lcd_set_4bit+0x26>
     2ae:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     2b0:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     2b2:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3 in the upper nibble
     2b4:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     2b6:	42 9a       	sbi	0x08, 2	; 8
     2b8:	ef ef       	ldi	r30, 0xFF	; 255
     2ba:	f7 e4       	ldi	r31, 0x47	; 71
     2bc:	31 97       	sbiw	r30, 0x01	; 1
     2be:	f1 f7       	brne	.-4      	; 0x2bc <lcd_set_4bit+0x38>
     2c0:	00 c0       	rjmp	.+0      	; 0x2c2 <lcd_set_4bit+0x3e>
     2c2:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     2c4:	42 98       	cbi	0x08, 2	; 8
     2c6:	e6 e6       	ldi	r30, 0x66	; 102
     2c8:	fe e0       	ldi	r31, 0x0E	; 14
     2ca:	31 97       	sbiw	r30, 0x01	; 1
     2cc:	f1 f7       	brne	.-4      	; 0x2ca <lcd_set_4bit+0x46>
     2ce:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     2d0:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     2d2:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x30;				//Sending 3 in the upper nibble
     2d4:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     2d6:	42 9a       	sbi	0x08, 2	; 8
     2d8:	8f ef       	ldi	r24, 0xFF	; 255
     2da:	97 e4       	ldi	r25, 0x47	; 71
     2dc:	01 97       	sbiw	r24, 0x01	; 1
     2de:	f1 f7       	brne	.-4      	; 0x2dc <lcd_set_4bit+0x58>
     2e0:	00 c0       	rjmp	.+0      	; 0x2e2 <lcd_set_4bit+0x5e>
     2e2:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     2e4:	42 98       	cbi	0x08, 2	; 8
     2e6:	e6 e6       	ldi	r30, 0x66	; 102
     2e8:	fe e0       	ldi	r31, 0x0E	; 14
     2ea:	31 97       	sbiw	r30, 0x01	; 1
     2ec:	f1 f7       	brne	.-4      	; 0x2ea <lcd_set_4bit+0x66>
     2ee:	00 00       	nop

	_delay_ms(1);

	cbit(lcd_port,RS);				//RS=0 --- Command Input
     2f0:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);				//RW=0 --- Writing to LCD
     2f2:	41 98       	cbi	0x08, 1	; 8
	lcd_port = 0x20;				//Sending 2 in the upper nibble to initialize LCD 4-bit mode
     2f4:	80 e2       	ldi	r24, 0x20	; 32
     2f6:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,EN);				//Set Enable Pin
     2f8:	42 9a       	sbi	0x08, 2	; 8
     2fa:	8f ef       	ldi	r24, 0xFF	; 255
     2fc:	97 e4       	ldi	r25, 0x47	; 71
     2fe:	01 97       	sbiw	r24, 0x01	; 1
     300:	f1 f7       	brne	.-4      	; 0x2fe <lcd_set_4bit+0x7a>
     302:	00 c0       	rjmp	.+0      	; 0x304 <lcd_set_4bit+0x80>
     304:	00 00       	nop
	_delay_ms(5);					//delay
	cbit(lcd_port,EN);				//Clear Enable Pin
     306:	42 98       	cbi	0x08, 2	; 8
}
     308:	08 95       	ret

0000030a <lcd_wr_command>:
void lcd_wr_command(unsigned char cmd)
{
	unsigned char temp;
	temp = cmd;
	temp = temp & 0xF0;
	lcd_port &= 0x0F;
     30a:	98 b1       	in	r25, 0x08	; 8
     30c:	9f 70       	andi	r25, 0x0F	; 15
     30e:	98 b9       	out	0x08, r25	; 8
	lcd_port |= temp;
     310:	98 b1       	in	r25, 0x08	; 8
//Function to write command on LCD
void lcd_wr_command(unsigned char cmd)
{
	unsigned char temp;
	temp = cmd;
	temp = temp & 0xF0;
     312:	28 2f       	mov	r18, r24
     314:	20 7f       	andi	r18, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= temp;
     316:	92 2b       	or	r25, r18
     318:	98 b9       	out	0x08, r25	; 8
	cbit(lcd_port,RS);
     31a:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     31c:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     31e:	42 9a       	sbi	0x08, 2	; 8
     320:	ef ef       	ldi	r30, 0xFF	; 255
     322:	f7 e4       	ldi	r31, 0x47	; 71
     324:	31 97       	sbiw	r30, 0x01	; 1
     326:	f1 f7       	brne	.-4      	; 0x324 <lcd_wr_command+0x1a>
     328:	00 c0       	rjmp	.+0      	; 0x32a <lcd_wr_command+0x20>
     32a:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     32c:	42 98       	cbi	0x08, 2	; 8
	
	cmd = cmd & 0x0F;
	cmd = cmd<<4;
	lcd_port &= 0x0F;
     32e:	98 b1       	in	r25, 0x08	; 8
     330:	9f 70       	andi	r25, 0x0F	; 15
     332:	98 b9       	out	0x08, r25	; 8
	lcd_port |= cmd;
     334:	98 b1       	in	r25, 0x08	; 8
	sbit(lcd_port,EN);
	_delay_ms(5);
	cbit(lcd_port,EN);
	
	cmd = cmd & 0x0F;
	cmd = cmd<<4;
     336:	82 95       	swap	r24
     338:	80 7f       	andi	r24, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= cmd;
     33a:	89 2b       	or	r24, r25
     33c:	88 b9       	out	0x08, r24	; 8
	cbit(lcd_port,RS);
     33e:	40 98       	cbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     340:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     342:	42 9a       	sbi	0x08, 2	; 8
     344:	8f ef       	ldi	r24, 0xFF	; 255
     346:	97 e4       	ldi	r25, 0x47	; 71
     348:	01 97       	sbiw	r24, 0x01	; 1
     34a:	f1 f7       	brne	.-4      	; 0x348 <lcd_wr_command+0x3e>
     34c:	00 c0       	rjmp	.+0      	; 0x34e <lcd_wr_command+0x44>
     34e:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     350:	42 98       	cbi	0x08, 2	; 8
}
     352:	08 95       	ret

00000354 <lcd_init>:
     354:	86 e6       	ldi	r24, 0x66	; 102
     356:	9e e0       	ldi	r25, 0x0E	; 14
     358:	01 97       	sbiw	r24, 0x01	; 1
     35a:	f1 f7       	brne	.-4      	; 0x358 <lcd_init+0x4>
     35c:	00 00       	nop
//Function to Initialize LCD
void lcd_init()
{
	_delay_ms(1);

	lcd_wr_command(0x28); //4-bit mode and 5x8 dot character font
     35e:	88 e2       	ldi	r24, 0x28	; 40
     360:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
	lcd_wr_command(0x01); //Clear LCD display
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
	lcd_wr_command(0x06); //Auto increment cursor position
     36a:	86 e0       	ldi	r24, 0x06	; 6
     36c:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
	lcd_wr_command(0x0E); //Turn on LCD and cursor
     370:	8e e0       	ldi	r24, 0x0E	; 14
     372:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
	lcd_wr_command(0x80); //Set cursor position
     376:	80 e8       	ldi	r24, 0x80	; 128
     378:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
}
     37c:	08 95       	ret

0000037e <lcd_wr_char>:
void lcd_wr_char(char letter)
{
	char temp;
	temp = letter;
	temp = (temp & 0xF0);
	lcd_port &= 0x0F;
     37e:	98 b1       	in	r25, 0x08	; 8
     380:	9f 70       	andi	r25, 0x0F	; 15
     382:	98 b9       	out	0x08, r25	; 8
	lcd_port |= temp;
     384:	98 b1       	in	r25, 0x08	; 8
//Function to write data on LCD
void lcd_wr_char(char letter)
{
	char temp;
	temp = letter;
	temp = (temp & 0xF0);
     386:	28 2f       	mov	r18, r24
     388:	20 7f       	andi	r18, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= temp;
     38a:	92 2b       	or	r25, r18
     38c:	98 b9       	out	0x08, r25	; 8
	sbit(lcd_port,RS);
     38e:	40 9a       	sbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     390:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     392:	42 9a       	sbi	0x08, 2	; 8
     394:	ef ef       	ldi	r30, 0xFF	; 255
     396:	f7 e4       	ldi	r31, 0x47	; 71
     398:	31 97       	sbiw	r30, 0x01	; 1
     39a:	f1 f7       	brne	.-4      	; 0x398 <lcd_wr_char+0x1a>
     39c:	00 c0       	rjmp	.+0      	; 0x39e <lcd_wr_char+0x20>
     39e:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     3a0:	42 98       	cbi	0x08, 2	; 8

	letter = letter & 0x0F;
	letter = letter<<4;
	lcd_port &= 0x0F;
     3a2:	98 b1       	in	r25, 0x08	; 8
     3a4:	9f 70       	andi	r25, 0x0F	; 15
     3a6:	98 b9       	out	0x08, r25	; 8
	lcd_port |= letter;
     3a8:	98 b1       	in	r25, 0x08	; 8
	sbit(lcd_port,EN);
	_delay_ms(5);
	cbit(lcd_port,EN);

	letter = letter & 0x0F;
	letter = letter<<4;
     3aa:	82 95       	swap	r24
     3ac:	80 7f       	andi	r24, 0xF0	; 240
	lcd_port &= 0x0F;
	lcd_port |= letter;
     3ae:	89 2b       	or	r24, r25
     3b0:	88 b9       	out	0x08, r24	; 8
	sbit(lcd_port,RS);
     3b2:	40 9a       	sbi	0x08, 0	; 8
	cbit(lcd_port,RW);
     3b4:	41 98       	cbi	0x08, 1	; 8
	sbit(lcd_port,EN);
     3b6:	42 9a       	sbi	0x08, 2	; 8
     3b8:	8f ef       	ldi	r24, 0xFF	; 255
     3ba:	97 e4       	ldi	r25, 0x47	; 71
     3bc:	01 97       	sbiw	r24, 0x01	; 1
     3be:	f1 f7       	brne	.-4      	; 0x3bc <lcd_wr_char+0x3e>
     3c0:	00 c0       	rjmp	.+0      	; 0x3c2 <lcd_wr_char+0x44>
     3c2:	00 00       	nop
	_delay_ms(5);
	cbit(lcd_port,EN);
     3c4:	42 98       	cbi	0x08, 2	; 8
}
     3c6:	08 95       	ret

000003c8 <lcd_home>:


void lcd_home()
{
	lcd_wr_command(0x80);
     3c8:	80 e8       	ldi	r24, 0x80	; 128
     3ca:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
}
     3ce:	08 95       	ret

000003d0 <lcd_string>:


//Function to Print String on LCD
void lcd_string(char *str)
{
     3d0:	cf 93       	push	r28
     3d2:	df 93       	push	r29
     3d4:	ec 01       	movw	r28, r24
	while(*str != '\0')
     3d6:	88 81       	ld	r24, Y
     3d8:	88 23       	and	r24, r24
     3da:	31 f0       	breq	.+12     	; 0x3e8 <lcd_string+0x18>
	lcd_wr_command(0x80);
}


//Function to Print String on LCD
void lcd_string(char *str)
     3dc:	21 96       	adiw	r28, 0x01	; 1
{
	while(*str != '\0')
	{
		lcd_wr_char(*str);
     3de:	0e 94 bf 01 	call	0x37e	; 0x37e <lcd_wr_char>


//Function to Print String on LCD
void lcd_string(char *str)
{
	while(*str != '\0')
     3e2:	89 91       	ld	r24, Y+
     3e4:	88 23       	and	r24, r24
     3e6:	d9 f7       	brne	.-10     	; 0x3de <lcd_string+0xe>
	{
		lcd_wr_char(*str);
		str++;
	}
}
     3e8:	df 91       	pop	r29
     3ea:	cf 91       	pop	r28
     3ec:	08 95       	ret

000003ee <lcd_cursor>:

//Position the LCD cursor at "row", "column"

void lcd_cursor (char row, char column)
{
	switch (row) {
     3ee:	82 30       	cpi	r24, 0x02	; 2
     3f0:	79 f0       	breq	.+30     	; 0x410 <lcd_cursor+0x22>
     3f2:	83 30       	cpi	r24, 0x03	; 3
     3f4:	18 f4       	brcc	.+6      	; 0x3fc <lcd_cursor+0xe>
     3f6:	81 30       	cpi	r24, 0x01	; 1
     3f8:	c9 f4       	brne	.+50     	; 0x42c <lcd_cursor+0x3e>
     3fa:	05 c0       	rjmp	.+10     	; 0x406 <lcd_cursor+0x18>
     3fc:	83 30       	cpi	r24, 0x03	; 3
     3fe:	69 f0       	breq	.+26     	; 0x41a <lcd_cursor+0x2c>
     400:	84 30       	cpi	r24, 0x04	; 4
     402:	a1 f4       	brne	.+40     	; 0x42c <lcd_cursor+0x3e>
     404:	0f c0       	rjmp	.+30     	; 0x424 <lcd_cursor+0x36>
		case 1: lcd_wr_command (0x80 + column - 1); break;
     406:	86 2f       	mov	r24, r22
     408:	81 58       	subi	r24, 0x81	; 129
     40a:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
     40e:	08 95       	ret
		case 2: lcd_wr_command (0xc0 + column - 1); break;
     410:	86 2f       	mov	r24, r22
     412:	81 54       	subi	r24, 0x41	; 65
     414:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
     418:	08 95       	ret
		case 3: lcd_wr_command (0x94 + column - 1); break;
     41a:	86 2f       	mov	r24, r22
     41c:	8d 56       	subi	r24, 0x6D	; 109
     41e:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
     422:	08 95       	ret
		case 4: lcd_wr_command (0xd4 + column - 1); break;
     424:	86 2f       	mov	r24, r22
     426:	8d 52       	subi	r24, 0x2D	; 45
     428:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
     42c:	08 95       	ret

0000042e <lcd_print>:
	}
}

//Function to print any input value up to the desired digit on LCD
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
     42e:	0f 93       	push	r16
     430:	1f 93       	push	r17
     432:	cf 93       	push	r28
     434:	df 93       	push	r29
     436:	8a 01       	movw	r16, r20
     438:	e9 01       	movw	r28, r18
	unsigned char flag=0;
	if(row==0||coloumn==0)
     43a:	88 23       	and	r24, r24
     43c:	11 f0       	breq	.+4      	; 0x442 <lcd_print+0x14>
     43e:	66 23       	and	r22, r22
     440:	19 f4       	brne	.+6      	; 0x448 <lcd_print+0x1a>
	{
		lcd_home();
     442:	0e 94 e4 01 	call	0x3c8	; 0x3c8 <lcd_home>
     446:	02 c0       	rjmp	.+4      	; 0x44c <lcd_print+0x1e>
	}
	else
	{
		lcd_cursor(row,coloumn);
     448:	0e 94 f7 01 	call	0x3ee	; 0x3ee <lcd_cursor>
	}
	if(digits==5 || flag==1)
     44c:	c5 30       	cpi	r28, 0x05	; 5
     44e:	d1 05       	cpc	r29, r1
     450:	71 f4       	brne	.+28     	; 0x46e <lcd_print+0x40>
	{
		million=value/10000+48;
     452:	c8 01       	movw	r24, r16
     454:	60 e1       	ldi	r22, 0x10	; 16
     456:	77 e2       	ldi	r23, 0x27	; 39
     458:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     45c:	cb 01       	movw	r24, r22
     45e:	c0 96       	adiw	r24, 0x30	; 48
     460:	90 93 2f 02 	sts	0x022F, r25
     464:	80 93 2e 02 	sts	0x022E, r24
		lcd_wr_char(million);
     468:	0e 94 bf 01 	call	0x37e	; 0x37e <lcd_wr_char>
     46c:	03 c0       	rjmp	.+6      	; 0x474 <lcd_print+0x46>
		flag=1;
	}
	if(digits==4 || flag==1)
     46e:	c4 30       	cpi	r28, 0x04	; 4
     470:	d1 05       	cpc	r29, r1
     472:	b9 f4       	brne	.+46     	; 0x4a2 <lcd_print+0x74>
	{
		temp = value/1000;
     474:	c8 01       	movw	r24, r16
     476:	68 ee       	ldi	r22, 0xE8	; 232
     478:	73 e0       	ldi	r23, 0x03	; 3
     47a:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     47e:	cb 01       	movw	r24, r22
     480:	70 93 31 02 	sts	0x0231, r23
     484:	60 93 30 02 	sts	0x0230, r22
		thousand = temp%10 + 48;
     488:	6a e0       	ldi	r22, 0x0A	; 10
     48a:	70 e0       	ldi	r23, 0x00	; 0
     48c:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     490:	c0 96       	adiw	r24, 0x30	; 48
     492:	90 93 49 02 	sts	0x0249, r25
     496:	80 93 48 02 	sts	0x0248, r24
		lcd_wr_char(thousand);
     49a:	0e 94 bf 01 	call	0x37e	; 0x37e <lcd_wr_char>
		flag=1;
     49e:	81 e0       	ldi	r24, 0x01	; 1
     4a0:	01 c0       	rjmp	.+2      	; 0x4a4 <lcd_print+0x76>
}

//Function to print any input value up to the desired digit on LCD
void lcd_print (char row, char coloumn, unsigned int value, int digits)
{
	unsigned char flag=0;
     4a2:	80 e0       	ldi	r24, 0x00	; 0
		temp = value/1000;
		thousand = temp%10 + 48;
		lcd_wr_char(thousand);
		flag=1;
	}
	if(digits==3 || flag==1)
     4a4:	c3 30       	cpi	r28, 0x03	; 3
     4a6:	d1 05       	cpc	r29, r1
     4a8:	11 f0       	breq	.+4      	; 0x4ae <lcd_print+0x80>
     4aa:	81 30       	cpi	r24, 0x01	; 1
     4ac:	b1 f4       	brne	.+44     	; 0x4da <lcd_print+0xac>
	{
		temp = value/100;
     4ae:	c8 01       	movw	r24, r16
     4b0:	64 e6       	ldi	r22, 0x64	; 100
     4b2:	70 e0       	ldi	r23, 0x00	; 0
     4b4:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     4b8:	cb 01       	movw	r24, r22
     4ba:	70 93 31 02 	sts	0x0231, r23
     4be:	60 93 30 02 	sts	0x0230, r22
		hundred = temp%10 + 48;
     4c2:	6a e0       	ldi	r22, 0x0A	; 10
     4c4:	70 e0       	ldi	r23, 0x00	; 0
     4c6:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     4ca:	c0 96       	adiw	r24, 0x30	; 48
     4cc:	90 93 41 02 	sts	0x0241, r25
     4d0:	80 93 40 02 	sts	0x0240, r24
		lcd_wr_char(hundred);
     4d4:	0e 94 bf 01 	call	0x37e	; 0x37e <lcd_wr_char>
		flag=1;
     4d8:	81 e0       	ldi	r24, 0x01	; 1
	}
	if(digits==2 || flag==1)
     4da:	c2 30       	cpi	r28, 0x02	; 2
     4dc:	d1 05       	cpc	r29, r1
     4de:	11 f0       	breq	.+4      	; 0x4e4 <lcd_print+0xb6>
     4e0:	81 30       	cpi	r24, 0x01	; 1
     4e2:	b1 f4       	brne	.+44     	; 0x510 <lcd_print+0xe2>
	{
		temp = value/10;
     4e4:	2a e0       	ldi	r18, 0x0A	; 10
     4e6:	30 e0       	ldi	r19, 0x00	; 0
     4e8:	c8 01       	movw	r24, r16
     4ea:	b9 01       	movw	r22, r18
     4ec:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     4f0:	cb 01       	movw	r24, r22
     4f2:	70 93 31 02 	sts	0x0231, r23
     4f6:	60 93 30 02 	sts	0x0230, r22
		tens = temp%10 + 48;
     4fa:	b9 01       	movw	r22, r18
     4fc:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     500:	c0 96       	adiw	r24, 0x30	; 48
     502:	90 93 3a 02 	sts	0x023A, r25
     506:	80 93 39 02 	sts	0x0239, r24
		lcd_wr_char(tens);
     50a:	0e 94 bf 01 	call	0x37e	; 0x37e <lcd_wr_char>
		flag=1;
     50e:	81 e0       	ldi	r24, 0x01	; 1
	}
	if(digits==1 || flag==1)
     510:	c1 30       	cpi	r28, 0x01	; 1
     512:	d1 05       	cpc	r29, r1
     514:	11 f0       	breq	.+4      	; 0x51a <lcd_print+0xec>
     516:	81 30       	cpi	r24, 0x01	; 1
     518:	61 f4       	brne	.+24     	; 0x532 <lcd_print+0x104>
	{
		unit = value%10 + 48;
     51a:	c8 01       	movw	r24, r16
     51c:	6a e0       	ldi	r22, 0x0A	; 10
     51e:	70 e0       	ldi	r23, 0x00	; 0
     520:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <__udivmodhi4>
     524:	c0 96       	adiw	r24, 0x30	; 48
     526:	90 93 47 02 	sts	0x0247, r25
     52a:	80 93 46 02 	sts	0x0246, r24
		lcd_wr_char(unit);
     52e:	0e 94 bf 01 	call	0x37e	; 0x37e <lcd_wr_char>
	}
	if(digits>5)
     532:	c6 30       	cpi	r28, 0x06	; 6
     534:	d1 05       	cpc	r29, r1
     536:	1c f0       	brlt	.+6      	; 0x53e <lcd_print+0x110>
	{
		lcd_wr_char('E');
     538:	85 e4       	ldi	r24, 0x45	; 69
     53a:	0e 94 bf 01 	call	0x37e	; 0x37e <lcd_wr_char>
	}
}
     53e:	df 91       	pop	r29
     540:	cf 91       	pop	r28
     542:	1f 91       	pop	r17
     544:	0f 91       	pop	r16
     546:	08 95       	ret

00000548 <display_clear>:
	

void display_clear(void)
{
	lcd_wr_command(0x01);
     548:	81 e0       	ldi	r24, 0x01	; 1
     54a:	0e 94 85 01 	call	0x30a	; 0x30a <lcd_wr_command>
}	
     54e:	08 95       	ret

00000550 <lcd_port_config>:

//------------------------------------------------------------------------------
//Function to configure LCD port
void lcd_port_config (void)
{
 DDRC = DDRC | 0xF7;      //all the LCD pin's direction set as output
     550:	87 b1       	in	r24, 0x07	; 7
     552:	87 6f       	ori	r24, 0xF7	; 247
     554:	87 b9       	out	0x07, r24	; 7
 PORTC = PORTC & 0x80;    // all the LCD pins are set to logic 0 except PORTC 7
     556:	88 b1       	in	r24, 0x08	; 8
     558:	80 78       	andi	r24, 0x80	; 128
     55a:	88 b9       	out	0x08, r24	; 8
}
     55c:	08 95       	ret

0000055e <twi_init>:

//TWI initialize
// bit rate:72
void twi_init(void)
{
 TWCR = 0x00;   //disable twi
     55e:	ec eb       	ldi	r30, 0xBC	; 188
     560:	f0 e0       	ldi	r31, 0x00	; 0
     562:	10 82       	st	Z, r1
 TWBR = 0x10; //set bit rate
     564:	80 e1       	ldi	r24, 0x10	; 16
     566:	80 93 b8 00 	sts	0x00B8, r24
 TWSR = 0x00; //set prescale
     56a:	10 92 b9 00 	sts	0x00B9, r1
 TWAR = 0x00; //set slave address
     56e:	10 92 ba 00 	sts	0x00BA, r1
 TWCR = 0x04; //enable twi
     572:	84 e0       	ldi	r24, 0x04	; 4
     574:	80 83       	st	Z, r24
}
     576:	08 95       	ret

00000578 <write_byte>:
// Outputs:		none
// Description:	Writes a byte to the RTC given the address register 
//------------------------------------------------------------------------------
void write_byte(unsigned char data_out,unsigned char address)
{
 TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);       // send START condition  
     578:	94 ea       	ldi	r25, 0xA4	; 164
     57a:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     57e:	ec eb       	ldi	r30, 0xBC	; 188
     580:	f0 e0       	ldi	r31, 0x00	; 0
     582:	90 81       	ld	r25, Z
     584:	99 23       	and	r25, r25
     586:	ec f7       	brge	.-6      	; 0x582 <write_byte+0xa>
     588:	ef ef       	ldi	r30, 0xFF	; 255
     58a:	ff e8       	ldi	r31, 0x8F	; 143
     58c:	31 97       	sbiw	r30, 0x01	; 1
     58e:	f1 f7       	brne	.-4      	; 0x58c <write_byte+0x14>
     590:	00 c0       	rjmp	.+0      	; 0x592 <write_byte+0x1a>
     592:	00 00       	nop
 _delay_ms(10);                                    

 TWDR = SLA_W;                                     // load SLA_W into TWDR Register
     594:	96 ea       	ldi	r25, 0xA6	; 166
     596:	90 93 bb 00 	sts	0x00BB, r25
 TWCR  = (1<<TWINT) | (0<<TWSTA) | (1<<TWEN);      // clear TWINT flag to start tramnsmission of slave address 
     59a:	94 e8       	ldi	r25, 0x84	; 132
     59c:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5a0:	ec eb       	ldi	r30, 0xBC	; 188
     5a2:	f0 e0       	ldi	r31, 0x00	; 0
     5a4:	90 81       	ld	r25, Z
     5a6:	99 23       	and	r25, r25
     5a8:	ec f7       	brge	.-6      	; 0x5a4 <write_byte+0x2c>
     5aa:	ef ef       	ldi	r30, 0xFF	; 255
     5ac:	ff e8       	ldi	r31, 0x8F	; 143
     5ae:	31 97       	sbiw	r30, 0x01	; 1
     5b0:	f1 f7       	brne	.-4      	; 0x5ae <write_byte+0x36>
     5b2:	00 c0       	rjmp	.+0      	; 0x5b4 <write_byte+0x3c>
     5b4:	00 00       	nop
 _delay_ms(10);

 TWDR = address;                                   // send address of register byte want to access register
     5b6:	60 93 bb 00 	sts	0x00BB, r22
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of address 
     5ba:	94 e8       	ldi	r25, 0x84	; 132
     5bc:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5c0:	ec eb       	ldi	r30, 0xBC	; 188
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	90 81       	ld	r25, Z
     5c6:	99 23       	and	r25, r25
     5c8:	ec f7       	brge	.-6      	; 0x5c4 <write_byte+0x4c>
     5ca:	ef ef       	ldi	r30, 0xFF	; 255
     5cc:	ff e8       	ldi	r31, 0x8F	; 143
     5ce:	31 97       	sbiw	r30, 0x01	; 1
     5d0:	f1 f7       	brne	.-4      	; 0x5ce <write_byte+0x56>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <write_byte+0x5c>
     5d4:	00 00       	nop
 _delay_ms(10);

 TWDR = data_out;                       // convert the character to equivalent BCD value and load into TWDR
     5d6:	80 93 bb 00 	sts	0x00BB, r24
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of data byte
     5da:	84 e8       	ldi	r24, 0x84	; 132
     5dc:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     5e0:	ec eb       	ldi	r30, 0xBC	; 188
     5e2:	f0 e0       	ldi	r31, 0x00	; 0
     5e4:	80 81       	ld	r24, Z
     5e6:	88 23       	and	r24, r24
     5e8:	ec f7       	brge	.-6      	; 0x5e4 <write_byte+0x6c>
     5ea:	8f ef       	ldi	r24, 0xFF	; 255
     5ec:	9f e8       	ldi	r25, 0x8F	; 143
     5ee:	01 97       	sbiw	r24, 0x01	; 1
     5f0:	f1 f7       	brne	.-4      	; 0x5ee <write_byte+0x76>
     5f2:	00 c0       	rjmp	.+0      	; 0x5f4 <write_byte+0x7c>
     5f4:	00 00       	nop
 _delay_ms(10);

 TWCR = (1<<TWINT) | (1<<TWSTO) | (1<<TWEN);       // send STOP condition
     5f6:	84 e9       	ldi	r24, 0x94	; 148
     5f8:	80 93 bc 00 	sts	0x00BC, r24
}
     5fc:	08 95       	ret

000005fe <read_byte>:
unsigned char read_byte(unsigned char address)
{  
 unsigned char rtc_recv_data;

 
TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);      // send START condition  
     5fe:	94 ea       	ldi	r25, 0xA4	; 164
     600:	90 93 bc 00 	sts	0x00BC, r25
while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     604:	ec eb       	ldi	r30, 0xBC	; 188
     606:	f0 e0       	ldi	r31, 0x00	; 0
     608:	90 81       	ld	r25, Z
     60a:	99 23       	and	r25, r25
     60c:	ec f7       	brge	.-6      	; 0x608 <read_byte+0xa>

 

 TWDR = SLA_W;									   // load SLA_W into TWDR Register
     60e:	96 ea       	ldi	r25, 0xA6	; 166
     610:	90 93 bb 00 	sts	0x00BB, r25
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of slave address 
     614:	94 e8       	ldi	r25, 0x84	; 132
     616:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     61a:	ec eb       	ldi	r30, 0xBC	; 188
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	90 81       	ld	r25, Z
     620:	99 23       	and	r25, r25
     622:	ec f7       	brge	.-6      	; 0x61e <read_byte+0x20>

 TWDR = address;                                   // send address of register byte want to access register
     624:	80 93 bb 00 	sts	0x00BB, r24
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of slave address 
     628:	84 e8       	ldi	r24, 0x84	; 132
     62a:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     62e:	ec eb       	ldi	r30, 0xBC	; 188
     630:	f0 e0       	ldi	r31, 0x00	; 0
     632:	80 81       	ld	r24, Z
     634:	88 23       	and	r24, r24
     636:	ec f7       	brge	.-6      	; 0x632 <read_byte+0x34>
 


 TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);       // send RESTART condition
     638:	84 ea       	ldi	r24, 0xA4	; 164
     63a:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     63e:	ec eb       	ldi	r30, 0xBC	; 188
     640:	f0 e0       	ldi	r31, 0x00	; 0
     642:	80 81       	ld	r24, Z
     644:	88 23       	and	r24, r24
     646:	ec f7       	brge	.-6      	; 0x642 <read_byte+0x44>


 
 TWDR = SLA_R;									   // load SLA_R into TWDR Register
     648:	87 ea       	ldi	r24, 0xA7	; 167
     64a:	80 93 bb 00 	sts	0x00BB, r24
 TWCR  = (1<<TWINT) | (0<<TWSTA) | (1<<TWEN);      // clear TWINT flag to start tramnsmission of slave address 
     64e:	84 e8       	ldi	r24, 0x84	; 132
     650:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     654:	ec eb       	ldi	r30, 0xBC	; 188
     656:	f0 e0       	ldi	r31, 0x00	; 0
     658:	80 81       	ld	r24, Z
     65a:	88 23       	and	r24, r24
     65c:	ec f7       	brge	.-6      	; 0x658 <read_byte+0x5a>
 
 
 

 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to read the addressed register
     65e:	84 e8       	ldi	r24, 0x84	; 132
     660:	80 93 bc 00 	sts	0x00BC, r24
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     664:	ec eb       	ldi	r30, 0xBC	; 188
     666:	f0 e0       	ldi	r31, 0x00	; 0
     668:	80 81       	ld	r24, Z
     66a:	88 23       	and	r24, r24
     66c:	ec f7       	brge	.-6      	; 0x668 <read_byte+0x6a>
 rtc_recv_data = TWDR;
     66e:	eb eb       	ldi	r30, 0xBB	; 187
     670:	f0 e0       	ldi	r31, 0x00	; 0
     672:	80 81       	ld	r24, Z
 
 TWDR = 00;                                        // laod the NO-ACK value to TWDR register 
     674:	10 82       	st	Z, r1
 TWCR  = (1<<TWINT) | (1<<TWEN);                   // clear TWINT flag to start tramnsmission of NO_ACK signal
     676:	94 e8       	ldi	r25, 0x84	; 132
     678:	90 93 bc 00 	sts	0x00BC, r25
 while(!(TWCR & (1<<TWINT)));                      // wait for TWINT Flag set
     67c:	ec eb       	ldi	r30, 0xBC	; 188
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	90 81       	ld	r25, Z
     682:	99 23       	and	r25, r25
     684:	ec f7       	brge	.-6      	; 0x680 <read_byte+0x82>
  
 return(rtc_recv_data);                            // return the read value to called function
}
     686:	08 95       	ret

00000688 <init_devices>:


// initialise the devices 
void init_devices()
{
 cli();              // disable all interrupts 
     688:	f8 94       	cli
 lcd_port_config();  // configure the LCD port 
     68a:	0e 94 a8 02 	call	0x550	; 0x550 <lcd_port_config>
 lcd_set_4bit();
     68e:	0e 94 42 01 	call	0x284	; 0x284 <lcd_set_4bit>
 lcd_init();
     692:	0e 94 aa 01 	call	0x354	; 0x354 <lcd_init>
 twi_init();         // configur the I2cC, i.e TWI module 
     696:	0e 94 af 02 	call	0x55e	; 0x55e <twi_init>
 sei();              // re-enable interrupts
     69a:	78 94       	sei
 //all peripherals are now initialized
}
     69c:	08 95       	ret

0000069e <pr_int>:

void pr_int(int a,int b,int c,int d) /* get negative values*/
{
     69e:	ef 92       	push	r14
     6a0:	ff 92       	push	r15
     6a2:	0f 93       	push	r16
     6a4:	1f 93       	push	r17
     6a6:	cf 93       	push	r28
     6a8:	df 93       	push	r29
     6aa:	c8 2f       	mov	r28, r24
     6ac:	d6 2f       	mov	r29, r22
     6ae:	8a 01       	movw	r16, r20
     6b0:	79 01       	movw	r14, r18
	if (c<0)
     6b2:	55 23       	and	r21, r21
     6b4:	a4 f4       	brge	.+40     	; 0x6de <pr_int+0x40>
	{
		lcd_cursor(a,b);
     6b6:	0e 94 f7 01 	call	0x3ee	; 0x3ee <lcd_cursor>
		lcd_string("-");
     6ba:	80 e0       	ldi	r24, 0x00	; 0
     6bc:	92 e0       	ldi	r25, 0x02	; 2
     6be:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <lcd_string>
		lcd_print(a,b+1,abs(c),d);
     6c2:	6d 2f       	mov	r22, r29
     6c4:	6f 5f       	subi	r22, 0xFF	; 255
     6c6:	a8 01       	movw	r20, r16
     6c8:	11 23       	and	r17, r17
     6ca:	24 f4       	brge	.+8      	; 0x6d4 <pr_int+0x36>
     6cc:	44 27       	eor	r20, r20
     6ce:	55 27       	eor	r21, r21
     6d0:	40 1b       	sub	r20, r16
     6d2:	51 0b       	sbc	r21, r17
     6d4:	8c 2f       	mov	r24, r28
     6d6:	97 01       	movw	r18, r14
     6d8:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
     6dc:	0d c0       	rjmp	.+26     	; 0x6f8 <pr_int+0x5a>
	} 
	else
	{
		lcd_cursor(a,b);
     6de:	0e 94 f7 01 	call	0x3ee	; 0x3ee <lcd_cursor>
		lcd_string("+");
     6e2:	82 e0       	ldi	r24, 0x02	; 2
     6e4:	92 e0       	ldi	r25, 0x02	; 2
     6e6:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <lcd_string>
		lcd_print(a,b+1,c,d);
     6ea:	6d 2f       	mov	r22, r29
     6ec:	6f 5f       	subi	r22, 0xFF	; 255
     6ee:	8c 2f       	mov	r24, r28
     6f0:	a8 01       	movw	r20, r16
     6f2:	97 01       	movw	r18, r14
     6f4:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
	}
}
     6f8:	df 91       	pop	r29
     6fa:	cf 91       	pop	r28
     6fc:	1f 91       	pop	r17
     6fe:	0f 91       	pop	r16
     700:	ff 90       	pop	r15
     702:	ef 90       	pop	r14
     704:	08 95       	ret

00000706 <sign>:
		return (n-65536);
	}
	else
		return n;
		
}
     706:	08 95       	ret

00000708 <init_adxl>:
// Main Programme start here.
//-------------------------------------------------------------------------------
void init_adxl(void)
{   
 
 init_devices();
     708:	0e 94 44 03 	call	0x688	; 0x688 <init_devices>

	write_byte(0x0,0x2D);
     70c:	80 e0       	ldi	r24, 0x00	; 0
     70e:	6d e2       	ldi	r22, 0x2D	; 45
     710:	0e 94 bc 02 	call	0x578	; 0x578 <write_byte>
	write_byte(0x8,0x2D);
     714:	88 e0       	ldi	r24, 0x08	; 8
     716:	6d e2       	ldi	r22, 0x2D	; 45
     718:	0e 94 bc 02 	call	0x578	; 0x578 <write_byte>
}
     71c:	08 95       	ret

0000071e <acc_angle>:

int acc_angle(void)
{
     71e:	cf 92       	push	r12
     720:	df 92       	push	r13
     722:	ef 92       	push	r14
     724:	ff 92       	push	r15
     726:	0f 93       	push	r16
     728:	1f 93       	push	r17
     72a:	cf 93       	push	r28
     72c:	df 93       	push	r29
		int x_acc,y_acc,z_acc;
		//long x,y,z;
		float angle;
 
	  
	   x_byte1 = read_byte(X1);
     72e:	82 e3       	ldi	r24, 0x32	; 50
     730:	0e 94 ff 02 	call	0x5fe	; 0x5fe <read_byte>
	   //x_byte1=(x_byte1*1000)/256;
	   //lcd_print(1,1,x_byte1,3);
	   
	   x_byte2 = read_byte(X2);
     734:	83 e3       	ldi	r24, 0x33	; 51
     736:	0e 94 ff 02 	call	0x5fe	; 0x5fe <read_byte>
	   //lcd_print(2,1,abs(x_byte2),3);
	   
	   y_byte1 = read_byte(Y1);
     73a:	84 e3       	ldi	r24, 0x34	; 52
     73c:	0e 94 ff 02 	call	0x5fe	; 0x5fe <read_byte>
     740:	08 2f       	mov	r16, r24
	   //lcd_print(1,6,y_byte1,3);
	   
	   y_byte2 = read_byte(Y2);
     742:	85 e3       	ldi	r24, 0x35	; 53
     744:	0e 94 ff 02 	call	0x5fe	; 0x5fe <read_byte>
     748:	d8 2f       	mov	r29, r24
	   //lcd_print(2,6,y_byte2,3);
	   
	   z_byte1 = read_byte(Z1);
     74a:	86 e3       	ldi	r24, 0x36	; 54
     74c:	0e 94 ff 02 	call	0x5fe	; 0x5fe <read_byte>
     750:	c8 2f       	mov	r28, r24
	   //lcd_print(1,10,z_byte1,3);
	   
	   z_byte2 = read_byte(Z2);
     752:	87 e3       	ldi	r24, 0x37	; 55
     754:	0e 94 ff 02 	call	0x5fe	; 0x5fe <read_byte>
     758:	c8 2e       	mov	r12, r24
	  x_acc=sign(x_byte);
	  
	  //pr_int(1,1,x_byte,3); 
	  
	  y_byte=y_byte2;
	  y_byte = (y_byte << 8);
     75a:	3d 2f       	mov	r19, r29
     75c:	20 e0       	ldi	r18, 0x00	; 0
	  y_byte |= y_byte1;
     75e:	80 2f       	mov	r24, r16
     760:	90 e0       	ldi	r25, 0x00	; 0
	  y_acc=sign(y_byte);
     762:	82 2b       	or	r24, r18
     764:	93 2b       	or	r25, r19
     766:	0e 94 83 03 	call	0x706	; 0x706 <sign>
     76a:	8c 01       	movw	r16, r24
	  
	  //pr_int(2,5,y_byte,3); 	
	  
	  z_byte=z_byte2;
	  z_byte = (z_byte << 8);
     76c:	3c 2d       	mov	r19, r12
     76e:	20 e0       	ldi	r18, 0x00	; 0
	  z_byte |= z_byte1;
     770:	8c 2f       	mov	r24, r28
     772:	90 e0       	ldi	r25, 0x00	; 0
	  z_acc=sign(z_byte);
     774:	82 2b       	or	r24, r18
     776:	93 2b       	or	r25, r19
     778:	0e 94 83 03 	call	0x706	; 0x706 <sign>
     77c:	ec 01       	movw	r28, r24
	  
	  
	  //pr_int(1,10,z_byte,3);  
	  
	  angle=(atan((y_acc*1.0)/(z_acc*1.0)));
     77e:	b8 01       	movw	r22, r16
     780:	88 27       	eor	r24, r24
     782:	77 fd       	sbrc	r23, 7
     784:	80 95       	com	r24
     786:	98 2f       	mov	r25, r24
     788:	0e 94 a6 09 	call	0x134c	; 0x134c <__floatsisf>
     78c:	6b 01       	movw	r12, r22
     78e:	7c 01       	movw	r14, r24
     790:	be 01       	movw	r22, r28
     792:	88 27       	eor	r24, r24
     794:	77 fd       	sbrc	r23, 7
     796:	80 95       	com	r24
     798:	98 2f       	mov	r25, r24
     79a:	0e 94 a6 09 	call	0x134c	; 0x134c <__floatsisf>
     79e:	9b 01       	movw	r18, r22
     7a0:	ac 01       	movw	r20, r24
     7a2:	c7 01       	movw	r24, r14
     7a4:	b6 01       	movw	r22, r12
     7a6:	0e 94 0b 09 	call	0x1216	; 0x1216 <__divsf3>
     7aa:	0e 94 df 08 	call	0x11be	; 0x11be <atan>
	  angle *= 1800.0/3.14;
     7ae:	26 ee       	ldi	r18, 0xE6	; 230
     7b0:	3f e4       	ldi	r19, 0x4F	; 79
     7b2:	4f e0       	ldi	r20, 0x0F	; 15
     7b4:	54 e4       	ldi	r21, 0x44	; 68
     7b6:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
	  //pr_int(1,1,angle,3);
	  
	return angle;
     7ba:	0e 94 73 09 	call	0x12e6	; 0x12e6 <__fixsfsi>
}
     7be:	86 2f       	mov	r24, r22
     7c0:	97 2f       	mov	r25, r23
     7c2:	df 91       	pop	r29
     7c4:	cf 91       	pop	r28
     7c6:	1f 91       	pop	r17
     7c8:	0f 91       	pop	r16
     7ca:	ff 90       	pop	r15
     7cc:	ef 90       	pop	r14
     7ce:	df 90       	pop	r13
     7d0:	cf 90       	pop	r12
     7d2:	08 95       	ret

000007d4 <Compute>:
double error =0;



void Compute()
{
     7d4:	8f 92       	push	r8
     7d6:	9f 92       	push	r9
     7d8:	af 92       	push	r10
     7da:	bf 92       	push	r11
     7dc:	cf 92       	push	r12
     7de:	df 92       	push	r13
     7e0:	ef 92       	push	r14
     7e2:	ff 92       	push	r15
     7e4:	cf 93       	push	r28
     7e6:	df 93       	push	r29
	/*How long since we last calculated*/
	//double timeChange = (double)millis();
	
	/*Compute all the working error variables*/
	error = Input - Setpoint;
     7e8:	60 91 42 02 	lds	r22, 0x0242
     7ec:	70 91 43 02 	lds	r23, 0x0243
     7f0:	80 91 44 02 	lds	r24, 0x0244
     7f4:	90 91 45 02 	lds	r25, 0x0245
     7f8:	60 93 04 02 	sts	0x0204, r22
     7fc:	70 93 05 02 	sts	0x0205, r23
     800:	80 93 06 02 	sts	0x0206, r24
     804:	90 93 07 02 	sts	0x0207, r25
	errSum += error+lastErr+lastErr2+lastErr3;
     808:	20 91 16 02 	lds	r18, 0x0216
     80c:	30 91 17 02 	lds	r19, 0x0217
     810:	40 91 18 02 	lds	r20, 0x0218
     814:	50 91 19 02 	lds	r21, 0x0219
     818:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     81c:	20 91 12 02 	lds	r18, 0x0212
     820:	30 91 13 02 	lds	r19, 0x0213
     824:	40 91 14 02 	lds	r20, 0x0214
     828:	50 91 15 02 	lds	r21, 0x0215
     82c:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     830:	20 91 0e 02 	lds	r18, 0x020E
     834:	30 91 0f 02 	lds	r19, 0x020F
     838:	40 91 10 02 	lds	r20, 0x0210
     83c:	50 91 11 02 	lds	r21, 0x0211
     840:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     844:	20 91 1a 02 	lds	r18, 0x021A
     848:	30 91 1b 02 	lds	r19, 0x021B
     84c:	40 91 1c 02 	lds	r20, 0x021C
     850:	50 91 1d 02 	lds	r21, 0x021D
     854:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     858:	86 2e       	mov	r8, r22
     85a:	c7 2e       	mov	r12, r23
     85c:	d8 2f       	mov	r29, r24
     85e:	c9 2f       	mov	r28, r25
     860:	86 2f       	mov	r24, r22
     862:	9c 2d       	mov	r25, r12
     864:	ad 2f       	mov	r26, r29
     866:	bc 2f       	mov	r27, r28
     868:	80 93 1a 02 	sts	0x021A, r24
     86c:	90 93 1b 02 	sts	0x021B, r25
     870:	a0 93 1c 02 	sts	0x021C, r26
     874:	b0 93 1d 02 	sts	0x021D, r27
	if (errSum >= 255)
     878:	bc 01       	movw	r22, r24
     87a:	cd 01       	movw	r24, r26
     87c:	20 e0       	ldi	r18, 0x00	; 0
     87e:	30 e0       	ldi	r19, 0x00	; 0
     880:	4f e7       	ldi	r20, 0x7F	; 127
     882:	53 e4       	ldi	r21, 0x43	; 67
     884:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__gesf2>
     888:	88 23       	and	r24, r24
     88a:	6c f0       	brlt	.+26     	; 0x8a6 <Compute+0xd2>
	{
		errSum = 255;
     88c:	80 e0       	ldi	r24, 0x00	; 0
     88e:	90 e0       	ldi	r25, 0x00	; 0
     890:	af e7       	ldi	r26, 0x7F	; 127
     892:	b3 e4       	ldi	r27, 0x43	; 67
     894:	80 93 1a 02 	sts	0x021A, r24
     898:	90 93 1b 02 	sts	0x021B, r25
     89c:	a0 93 1c 02 	sts	0x021C, r26
     8a0:	b0 93 1d 02 	sts	0x021D, r27
     8a4:	1a c0       	rjmp	.+52     	; 0x8da <Compute+0x106>
	}
	else if (errSum <= -255)
     8a6:	88 2d       	mov	r24, r8
     8a8:	9c 2d       	mov	r25, r12
     8aa:	ad 2f       	mov	r26, r29
     8ac:	bc 2f       	mov	r27, r28
     8ae:	bc 01       	movw	r22, r24
     8b0:	cd 01       	movw	r24, r26
     8b2:	20 e0       	ldi	r18, 0x00	; 0
     8b4:	30 e0       	ldi	r19, 0x00	; 0
     8b6:	4f e7       	ldi	r20, 0x7F	; 127
     8b8:	53 ec       	ldi	r21, 0xC3	; 195
     8ba:	0e 94 07 09 	call	0x120e	; 0x120e <__cmpsf2>
     8be:	18 16       	cp	r1, r24
     8c0:	64 f0       	brlt	.+24     	; 0x8da <Compute+0x106>
	{
		errSum = -255;
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	90 e0       	ldi	r25, 0x00	; 0
     8c6:	af e7       	ldi	r26, 0x7F	; 127
     8c8:	b3 ec       	ldi	r27, 0xC3	; 195
     8ca:	80 93 1a 02 	sts	0x021A, r24
     8ce:	90 93 1b 02 	sts	0x021B, r25
     8d2:	a0 93 1c 02 	sts	0x021C, r26
     8d6:	b0 93 1d 02 	sts	0x021D, r27
	}
	double dErr = (error - lastErr);
     8da:	c0 90 04 02 	lds	r12, 0x0204
     8de:	d0 90 05 02 	lds	r13, 0x0205
     8e2:	e0 90 06 02 	lds	r14, 0x0206
     8e6:	f0 90 07 02 	lds	r15, 0x0207
	
	/*Compute PID Output*/
	Output = kp * error + ki * errSum + kd * dErr;
     8ea:	c7 01       	movw	r24, r14
     8ec:	b6 01       	movw	r22, r12
     8ee:	20 91 4a 02 	lds	r18, 0x024A
     8f2:	30 91 4b 02 	lds	r19, 0x024B
     8f6:	40 91 4c 02 	lds	r20, 0x024C
     8fa:	50 91 4d 02 	lds	r21, 0x024D
     8fe:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     902:	4b 01       	movw	r8, r22
     904:	5c 01       	movw	r10, r24
     906:	60 91 3b 02 	lds	r22, 0x023B
     90a:	70 91 3c 02 	lds	r23, 0x023C
     90e:	80 91 3d 02 	lds	r24, 0x023D
     912:	90 91 3e 02 	lds	r25, 0x023E
     916:	20 91 1a 02 	lds	r18, 0x021A
     91a:	30 91 1b 02 	lds	r19, 0x021B
     91e:	40 91 1c 02 	lds	r20, 0x021C
     922:	50 91 1d 02 	lds	r21, 0x021D
     926:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     92a:	9b 01       	movw	r18, r22
     92c:	ac 01       	movw	r20, r24
     92e:	c5 01       	movw	r24, r10
     930:	b4 01       	movw	r22, r8
     932:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     936:	4b 01       	movw	r8, r22
     938:	5c 01       	movw	r10, r24
	}
	else if (errSum <= -255)
	{
		errSum = -255;
	}
	double dErr = (error - lastErr);
     93a:	c7 01       	movw	r24, r14
     93c:	b6 01       	movw	r22, r12
     93e:	20 91 16 02 	lds	r18, 0x0216
     942:	30 91 17 02 	lds	r19, 0x0217
     946:	40 91 18 02 	lds	r20, 0x0218
     94a:	50 91 19 02 	lds	r21, 0x0219
     94e:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <__subsf3>
	
	/*Compute PID Output*/
	Output = kp * error + ki * errSum + kd * dErr;
     952:	20 91 2a 02 	lds	r18, 0x022A
     956:	30 91 2b 02 	lds	r19, 0x022B
     95a:	40 91 2c 02 	lds	r20, 0x022C
     95e:	50 91 2d 02 	lds	r21, 0x022D
     962:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     966:	9b 01       	movw	r18, r22
     968:	ac 01       	movw	r20, r24
     96a:	c5 01       	movw	r24, r10
     96c:	b4 01       	movw	r22, r8
     96e:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     972:	d6 2f       	mov	r29, r22
     974:	c7 2f       	mov	r28, r23
     976:	88 2e       	mov	r8, r24
     978:	c9 2e       	mov	r12, r25
     97a:	86 2f       	mov	r24, r22
     97c:	9c 2f       	mov	r25, r28
     97e:	a8 2d       	mov	r26, r8
     980:	bc 2d       	mov	r27, r12
     982:	80 93 35 02 	sts	0x0235, r24
     986:	90 93 36 02 	sts	0x0236, r25
     98a:	a0 93 37 02 	sts	0x0237, r26
     98e:	b0 93 38 02 	sts	0x0238, r27
 	if (Output >= 220)
     992:	bc 01       	movw	r22, r24
     994:	cd 01       	movw	r24, r26
     996:	20 e0       	ldi	r18, 0x00	; 0
     998:	30 e0       	ldi	r19, 0x00	; 0
     99a:	4c e5       	ldi	r20, 0x5C	; 92
     99c:	53 e4       	ldi	r21, 0x43	; 67
     99e:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__gesf2>
     9a2:	88 23       	and	r24, r24
     9a4:	6c f0       	brlt	.+26     	; 0x9c0 <Compute+0x1ec>
 	{
 		Output = 220;
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	ac e5       	ldi	r26, 0x5C	; 92
     9ac:	b3 e4       	ldi	r27, 0x43	; 67
     9ae:	80 93 35 02 	sts	0x0235, r24
     9b2:	90 93 36 02 	sts	0x0236, r25
     9b6:	a0 93 37 02 	sts	0x0237, r26
     9ba:	b0 93 38 02 	sts	0x0238, r27
     9be:	1a c0       	rjmp	.+52     	; 0x9f4 <Compute+0x220>
 	}
 	else if (Output <= -220)
     9c0:	8d 2f       	mov	r24, r29
     9c2:	9c 2f       	mov	r25, r28
     9c4:	a8 2d       	mov	r26, r8
     9c6:	bc 2d       	mov	r27, r12
     9c8:	bc 01       	movw	r22, r24
     9ca:	cd 01       	movw	r24, r26
     9cc:	20 e0       	ldi	r18, 0x00	; 0
     9ce:	30 e0       	ldi	r19, 0x00	; 0
     9d0:	4c e5       	ldi	r20, 0x5C	; 92
     9d2:	53 ec       	ldi	r21, 0xC3	; 195
     9d4:	0e 94 07 09 	call	0x120e	; 0x120e <__cmpsf2>
     9d8:	18 16       	cp	r1, r24
     9da:	64 f0       	brlt	.+24     	; 0x9f4 <Compute+0x220>
 	{
 		Output = -220;
     9dc:	80 e0       	ldi	r24, 0x00	; 0
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	ac e5       	ldi	r26, 0x5C	; 92
     9e2:	b3 ec       	ldi	r27, 0xC3	; 195
     9e4:	80 93 35 02 	sts	0x0235, r24
     9e8:	90 93 36 02 	sts	0x0236, r25
     9ec:	a0 93 37 02 	sts	0x0237, r26
     9f0:	b0 93 38 02 	sts	0x0238, r27
 	}
	
	/*Remember some variables for next time*/
	lastErr3 = lastErr2;
     9f4:	80 91 12 02 	lds	r24, 0x0212
     9f8:	90 91 13 02 	lds	r25, 0x0213
     9fc:	a0 91 14 02 	lds	r26, 0x0214
     a00:	b0 91 15 02 	lds	r27, 0x0215
     a04:	80 93 0e 02 	sts	0x020E, r24
     a08:	90 93 0f 02 	sts	0x020F, r25
     a0c:	a0 93 10 02 	sts	0x0210, r26
     a10:	b0 93 11 02 	sts	0x0211, r27
	lastErr2=lastErr;
     a14:	80 91 16 02 	lds	r24, 0x0216
     a18:	90 91 17 02 	lds	r25, 0x0217
     a1c:	a0 91 18 02 	lds	r26, 0x0218
     a20:	b0 91 19 02 	lds	r27, 0x0219
     a24:	80 93 12 02 	sts	0x0212, r24
     a28:	90 93 13 02 	sts	0x0213, r25
     a2c:	a0 93 14 02 	sts	0x0214, r26
     a30:	b0 93 15 02 	sts	0x0215, r27
	lastErr = error;
     a34:	80 91 04 02 	lds	r24, 0x0204
     a38:	90 91 05 02 	lds	r25, 0x0205
     a3c:	a0 91 06 02 	lds	r26, 0x0206
     a40:	b0 91 07 02 	lds	r27, 0x0207
     a44:	80 93 16 02 	sts	0x0216, r24
     a48:	90 93 17 02 	sts	0x0217, r25
     a4c:	a0 93 18 02 	sts	0x0218, r26
     a50:	b0 93 19 02 	sts	0x0219, r27

}
     a54:	df 91       	pop	r29
     a56:	cf 91       	pop	r28
     a58:	ff 90       	pop	r15
     a5a:	ef 90       	pop	r14
     a5c:	df 90       	pop	r13
     a5e:	cf 90       	pop	r12
     a60:	bf 90       	pop	r11
     a62:	af 90       	pop	r10
     a64:	9f 90       	pop	r9
     a66:	8f 90       	pop	r8
     a68:	08 95       	ret

00000a6a <uart0_init>:
// actual baud rate:9600 (error 0.0%)
// char size: 8 bit
// parity: Disabled
void uart0_init(void)
{
	UCSR0B = 0x00; //disable while setting baud rate
     a6a:	e1 ec       	ldi	r30, 0xC1	; 193
     a6c:	f0 e0       	ldi	r31, 0x00	; 0
     a6e:	10 82       	st	Z, r1
	UCSR0A = 0x00;
     a70:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0C = 0x06;
     a74:	86 e0       	ldi	r24, 0x06	; 6
     a76:	80 93 c2 00 	sts	0x00C2, r24
	// UBRR0L = 0x47; //11059200 Hz
	UBRR0L = 0x5F; // 14745600 Hzset baud rate lo
     a7a:	8f e5       	ldi	r24, 0x5F	; 95
     a7c:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = 0x00; //set baud rate hi
     a80:	10 92 c5 00 	sts	0x00C5, r1
	UCSR0B = 0x98;
     a84:	88 e9       	ldi	r24, 0x98	; 152
     a86:	80 83       	st	Z, r24
}
     a88:	08 95       	ret

00000a8a <__vector_25>:

ISR(USART0_RX_vect)
{
     a8a:	1f 92       	push	r1
     a8c:	0f 92       	push	r0
     a8e:	0f b6       	in	r0, 0x3f	; 63
     a90:	0f 92       	push	r0
     a92:	0b b6       	in	r0, 0x3b	; 59
     a94:	0f 92       	push	r0
     a96:	11 24       	eor	r1, r1
     a98:	0f 93       	push	r16
     a9a:	1f 93       	push	r17
     a9c:	2f 93       	push	r18
     a9e:	3f 93       	push	r19
     aa0:	4f 93       	push	r20
     aa2:	5f 93       	push	r21
     aa4:	6f 93       	push	r22
     aa6:	7f 93       	push	r23
     aa8:	8f 93       	push	r24
     aaa:	9f 93       	push	r25
     aac:	af 93       	push	r26
     aae:	bf 93       	push	r27
     ab0:	ef 93       	push	r30
     ab2:	ff 93       	push	r31
	data = UDR0;
     ab4:	80 91 c6 00 	lds	r24, 0x00C6
     ab8:	80 93 3f 02 	sts	0x023F, r24
	//UDR0=data;
	if (data == 55)
     abc:	87 33       	cpi	r24, 0x37	; 55
     abe:	b9 f4       	brne	.+46     	; 0xaee <__vector_25+0x64>
	{
		para = kp;
     ac0:	80 91 4a 02 	lds	r24, 0x024A
     ac4:	90 91 4b 02 	lds	r25, 0x024B
     ac8:	a0 91 4c 02 	lds	r26, 0x024C
     acc:	b0 91 4d 02 	lds	r27, 0x024D
     ad0:	80 93 0a 02 	sts	0x020A, r24
     ad4:	90 93 0b 02 	sts	0x020B, r25
     ad8:	a0 93 0c 02 	sts	0x020C, r26
     adc:	b0 93 0d 02 	sts	0x020D, r27
		para_flag=1;
     ae0:	81 e0       	ldi	r24, 0x01	; 1
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	90 93 09 02 	sts	0x0209, r25
     ae8:	80 93 08 02 	sts	0x0208, r24
     aec:	31 c0       	rjmp	.+98     	; 0xb50 <__vector_25+0xc6>
		
	}
	else if (data == 56)
     aee:	88 33       	cpi	r24, 0x38	; 56
     af0:	b9 f4       	brne	.+46     	; 0xb20 <__vector_25+0x96>
	{
		para = ki;
     af2:	80 91 3b 02 	lds	r24, 0x023B
     af6:	90 91 3c 02 	lds	r25, 0x023C
     afa:	a0 91 3d 02 	lds	r26, 0x023D
     afe:	b0 91 3e 02 	lds	r27, 0x023E
     b02:	80 93 0a 02 	sts	0x020A, r24
     b06:	90 93 0b 02 	sts	0x020B, r25
     b0a:	a0 93 0c 02 	sts	0x020C, r26
     b0e:	b0 93 0d 02 	sts	0x020D, r27
		para_flag=2;
     b12:	82 e0       	ldi	r24, 0x02	; 2
     b14:	90 e0       	ldi	r25, 0x00	; 0
     b16:	90 93 09 02 	sts	0x0209, r25
     b1a:	80 93 08 02 	sts	0x0208, r24
     b1e:	18 c0       	rjmp	.+48     	; 0xb50 <__vector_25+0xc6>
	}
	else if (data == 57)
     b20:	89 33       	cpi	r24, 0x39	; 57
     b22:	b1 f4       	brne	.+44     	; 0xb50 <__vector_25+0xc6>
	{
		para = kd;
     b24:	80 91 2a 02 	lds	r24, 0x022A
     b28:	90 91 2b 02 	lds	r25, 0x022B
     b2c:	a0 91 2c 02 	lds	r26, 0x022C
     b30:	b0 91 2d 02 	lds	r27, 0x022D
     b34:	80 93 0a 02 	sts	0x020A, r24
     b38:	90 93 0b 02 	sts	0x020B, r25
     b3c:	a0 93 0c 02 	sts	0x020C, r26
     b40:	b0 93 0d 02 	sts	0x020D, r27
		para_flag=3;
     b44:	83 e0       	ldi	r24, 0x03	; 3
     b46:	90 e0       	ldi	r25, 0x00	; 0
     b48:	90 93 09 02 	sts	0x0209, r25
     b4c:	80 93 08 02 	sts	0x0208, r24
	}
	
	
	if (data==49)
     b50:	80 91 3f 02 	lds	r24, 0x023F
     b54:	81 33       	cpi	r24, 0x31	; 49
     b56:	c9 f4       	brne	.+50     	; 0xb8a <__vector_25+0x100>
	{
		para++;
     b58:	60 91 0a 02 	lds	r22, 0x020A
     b5c:	70 91 0b 02 	lds	r23, 0x020B
     b60:	80 91 0c 02 	lds	r24, 0x020C
     b64:	90 91 0d 02 	lds	r25, 0x020D
     b68:	20 e0       	ldi	r18, 0x00	; 0
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	40 e8       	ldi	r20, 0x80	; 128
     b6e:	5f e3       	ldi	r21, 0x3F	; 63
     b70:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     b74:	dc 01       	movw	r26, r24
     b76:	cb 01       	movw	r24, r22
     b78:	80 93 0a 02 	sts	0x020A, r24
     b7c:	90 93 0b 02 	sts	0x020B, r25
     b80:	a0 93 0c 02 	sts	0x020C, r26
     b84:	b0 93 0d 02 	sts	0x020D, r27
     b88:	86 c0       	rjmp	.+268    	; 0xc96 <__vector_25+0x20c>
	}
	else if (data==50)
     b8a:	82 33       	cpi	r24, 0x32	; 50
     b8c:	c9 f4       	brne	.+50     	; 0xbc0 <__vector_25+0x136>
	{
		para += 5;
     b8e:	60 91 0a 02 	lds	r22, 0x020A
     b92:	70 91 0b 02 	lds	r23, 0x020B
     b96:	80 91 0c 02 	lds	r24, 0x020C
     b9a:	90 91 0d 02 	lds	r25, 0x020D
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	40 ea       	ldi	r20, 0xA0	; 160
     ba4:	50 e4       	ldi	r21, 0x40	; 64
     ba6:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     baa:	dc 01       	movw	r26, r24
     bac:	cb 01       	movw	r24, r22
     bae:	80 93 0a 02 	sts	0x020A, r24
     bb2:	90 93 0b 02 	sts	0x020B, r25
     bb6:	a0 93 0c 02 	sts	0x020C, r26
     bba:	b0 93 0d 02 	sts	0x020D, r27
     bbe:	6b c0       	rjmp	.+214    	; 0xc96 <__vector_25+0x20c>
	}
	else if (data==52)
     bc0:	84 33       	cpi	r24, 0x34	; 52
     bc2:	c9 f4       	brne	.+50     	; 0xbf6 <__vector_25+0x16c>
	{
		para--;
     bc4:	60 91 0a 02 	lds	r22, 0x020A
     bc8:	70 91 0b 02 	lds	r23, 0x020B
     bcc:	80 91 0c 02 	lds	r24, 0x020C
     bd0:	90 91 0d 02 	lds	r25, 0x020D
     bd4:	20 e0       	ldi	r18, 0x00	; 0
     bd6:	30 e0       	ldi	r19, 0x00	; 0
     bd8:	40 e8       	ldi	r20, 0x80	; 128
     bda:	5f e3       	ldi	r21, 0x3F	; 63
     bdc:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <__subsf3>
     be0:	dc 01       	movw	r26, r24
     be2:	cb 01       	movw	r24, r22
     be4:	80 93 0a 02 	sts	0x020A, r24
     be8:	90 93 0b 02 	sts	0x020B, r25
     bec:	a0 93 0c 02 	sts	0x020C, r26
     bf0:	b0 93 0d 02 	sts	0x020D, r27
     bf4:	50 c0       	rjmp	.+160    	; 0xc96 <__vector_25+0x20c>
	}
	else if (data==53)
     bf6:	85 33       	cpi	r24, 0x35	; 53
     bf8:	c9 f4       	brne	.+50     	; 0xc2c <__vector_25+0x1a2>
	{
		para -= 5;
     bfa:	60 91 0a 02 	lds	r22, 0x020A
     bfe:	70 91 0b 02 	lds	r23, 0x020B
     c02:	80 91 0c 02 	lds	r24, 0x020C
     c06:	90 91 0d 02 	lds	r25, 0x020D
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 ea       	ldi	r20, 0xA0	; 160
     c10:	50 e4       	ldi	r21, 0x40	; 64
     c12:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <__subsf3>
     c16:	dc 01       	movw	r26, r24
     c18:	cb 01       	movw	r24, r22
     c1a:	80 93 0a 02 	sts	0x020A, r24
     c1e:	90 93 0b 02 	sts	0x020B, r25
     c22:	a0 93 0c 02 	sts	0x020C, r26
     c26:	b0 93 0d 02 	sts	0x020D, r27
     c2a:	35 c0       	rjmp	.+106    	; 0xc96 <__vector_25+0x20c>
	}
	else if (data == 51)
     c2c:	83 33       	cpi	r24, 0x33	; 51
     c2e:	c9 f4       	brne	.+50     	; 0xc62 <__vector_25+0x1d8>
	{
		para += 0.1;
     c30:	60 91 0a 02 	lds	r22, 0x020A
     c34:	70 91 0b 02 	lds	r23, 0x020B
     c38:	80 91 0c 02 	lds	r24, 0x020C
     c3c:	90 91 0d 02 	lds	r25, 0x020D
     c40:	2d ec       	ldi	r18, 0xCD	; 205
     c42:	3c ec       	ldi	r19, 0xCC	; 204
     c44:	4c ec       	ldi	r20, 0xCC	; 204
     c46:	5d e3       	ldi	r21, 0x3D	; 61
     c48:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
     c4c:	dc 01       	movw	r26, r24
     c4e:	cb 01       	movw	r24, r22
     c50:	80 93 0a 02 	sts	0x020A, r24
     c54:	90 93 0b 02 	sts	0x020B, r25
     c58:	a0 93 0c 02 	sts	0x020C, r26
     c5c:	b0 93 0d 02 	sts	0x020D, r27
     c60:	1a c0       	rjmp	.+52     	; 0xc96 <__vector_25+0x20c>
	}
	else if (data == 54)
     c62:	86 33       	cpi	r24, 0x36	; 54
     c64:	c1 f4       	brne	.+48     	; 0xc96 <__vector_25+0x20c>
	{
		para -=0.1;
     c66:	60 91 0a 02 	lds	r22, 0x020A
     c6a:	70 91 0b 02 	lds	r23, 0x020B
     c6e:	80 91 0c 02 	lds	r24, 0x020C
     c72:	90 91 0d 02 	lds	r25, 0x020D
     c76:	2d ec       	ldi	r18, 0xCD	; 205
     c78:	3c ec       	ldi	r19, 0xCC	; 204
     c7a:	4c ec       	ldi	r20, 0xCC	; 204
     c7c:	5d e3       	ldi	r21, 0x3D	; 61
     c7e:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <__subsf3>
     c82:	dc 01       	movw	r26, r24
     c84:	cb 01       	movw	r24, r22
     c86:	80 93 0a 02 	sts	0x020A, r24
     c8a:	90 93 0b 02 	sts	0x020B, r25
     c8e:	a0 93 0c 02 	sts	0x020C, r26
     c92:	b0 93 0d 02 	sts	0x020D, r27
	}
	
	
	
	if (para_flag == 1)
     c96:	80 91 08 02 	lds	r24, 0x0208
     c9a:	90 91 09 02 	lds	r25, 0x0209
     c9e:	81 30       	cpi	r24, 0x01	; 1
     ca0:	91 05       	cpc	r25, r1
     ca2:	11 f5       	brne	.+68     	; 0xce8 <__vector_25+0x25e>
	{
		kp = para;
     ca4:	60 91 0a 02 	lds	r22, 0x020A
     ca8:	70 91 0b 02 	lds	r23, 0x020B
     cac:	80 91 0c 02 	lds	r24, 0x020C
     cb0:	90 91 0d 02 	lds	r25, 0x020D
     cb4:	60 93 4a 02 	sts	0x024A, r22
     cb8:	70 93 4b 02 	sts	0x024B, r23
     cbc:	80 93 4c 02 	sts	0x024C, r24
     cc0:	90 93 4d 02 	sts	0x024D, r25
		lcd_print(1,1,kp*10,4);
     cc4:	20 e0       	ldi	r18, 0x00	; 0
     cc6:	30 e0       	ldi	r19, 0x00	; 0
     cc8:	40 e2       	ldi	r20, 0x20	; 32
     cca:	51 e4       	ldi	r21, 0x41	; 65
     ccc:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     cd0:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
     cd4:	8b 01       	movw	r16, r22
     cd6:	9c 01       	movw	r18, r24
     cd8:	81 e0       	ldi	r24, 0x01	; 1
     cda:	61 e0       	ldi	r22, 0x01	; 1
     cdc:	a8 01       	movw	r20, r16
     cde:	24 e0       	ldi	r18, 0x04	; 4
     ce0:	30 e0       	ldi	r19, 0x00	; 0
     ce2:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
     ce6:	49 c0       	rjmp	.+146    	; 0xd7a <__vector_25+0x2f0>
	}
	else if (para_flag == 2)
     ce8:	82 30       	cpi	r24, 0x02	; 2
     cea:	91 05       	cpc	r25, r1
     cec:	11 f5       	brne	.+68     	; 0xd32 <__vector_25+0x2a8>
	{
		ki = para;
     cee:	60 91 0a 02 	lds	r22, 0x020A
     cf2:	70 91 0b 02 	lds	r23, 0x020B
     cf6:	80 91 0c 02 	lds	r24, 0x020C
     cfa:	90 91 0d 02 	lds	r25, 0x020D
     cfe:	60 93 3b 02 	sts	0x023B, r22
     d02:	70 93 3c 02 	sts	0x023C, r23
     d06:	80 93 3d 02 	sts	0x023D, r24
     d0a:	90 93 3e 02 	sts	0x023E, r25
		lcd_print(1,6,ki*10,4);
     d0e:	20 e0       	ldi	r18, 0x00	; 0
     d10:	30 e0       	ldi	r19, 0x00	; 0
     d12:	40 e2       	ldi	r20, 0x20	; 32
     d14:	51 e4       	ldi	r21, 0x41	; 65
     d16:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     d1a:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
     d1e:	8b 01       	movw	r16, r22
     d20:	9c 01       	movw	r18, r24
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	66 e0       	ldi	r22, 0x06	; 6
     d26:	a8 01       	movw	r20, r16
     d28:	24 e0       	ldi	r18, 0x04	; 4
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
     d30:	24 c0       	rjmp	.+72     	; 0xd7a <__vector_25+0x2f0>
	}
	else if (para_flag == 3)
     d32:	83 30       	cpi	r24, 0x03	; 3
     d34:	91 05       	cpc	r25, r1
     d36:	09 f5       	brne	.+66     	; 0xd7a <__vector_25+0x2f0>
	{
		kd = para;
     d38:	60 91 0a 02 	lds	r22, 0x020A
     d3c:	70 91 0b 02 	lds	r23, 0x020B
     d40:	80 91 0c 02 	lds	r24, 0x020C
     d44:	90 91 0d 02 	lds	r25, 0x020D
     d48:	60 93 2a 02 	sts	0x022A, r22
     d4c:	70 93 2b 02 	sts	0x022B, r23
     d50:	80 93 2c 02 	sts	0x022C, r24
     d54:	90 93 2d 02 	sts	0x022D, r25
		lcd_print(1,11,kd*10,4);
     d58:	20 e0       	ldi	r18, 0x00	; 0
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	40 e2       	ldi	r20, 0x20	; 32
     d5e:	51 e4       	ldi	r21, 0x41	; 65
     d60:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     d64:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
     d68:	8b 01       	movw	r16, r22
     d6a:	9c 01       	movw	r18, r24
     d6c:	81 e0       	ldi	r24, 0x01	; 1
     d6e:	6b e0       	ldi	r22, 0x0B	; 11
     d70:	a8 01       	movw	r20, r16
     d72:	24 e0       	ldi	r18, 0x04	; 4
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
	}
	
}
     d7a:	ff 91       	pop	r31
     d7c:	ef 91       	pop	r30
     d7e:	bf 91       	pop	r27
     d80:	af 91       	pop	r26
     d82:	9f 91       	pop	r25
     d84:	8f 91       	pop	r24
     d86:	7f 91       	pop	r23
     d88:	6f 91       	pop	r22
     d8a:	5f 91       	pop	r21
     d8c:	4f 91       	pop	r20
     d8e:	3f 91       	pop	r19
     d90:	2f 91       	pop	r18
     d92:	1f 91       	pop	r17
     d94:	0f 91       	pop	r16
     d96:	0f 90       	pop	r0
     d98:	0b be       	out	0x3b, r0	; 59
     d9a:	0f 90       	pop	r0
     d9c:	0f be       	out	0x3f, r0	; 63
     d9e:	0f 90       	pop	r0
     da0:	1f 90       	pop	r1
     da2:	18 95       	reti

00000da4 <motion_pin_config>:



void motion_pin_config (void)
{
	DDRL = DDRL | 0xE4;    //set direction of the PORTL2.5,6,7 pins as output
     da4:	aa e0       	ldi	r26, 0x0A	; 10
     da6:	b1 e0       	ldi	r27, 0x01	; 1
     da8:	8c 91       	ld	r24, X
     daa:	84 6e       	ori	r24, 0xE4	; 228
     dac:	8c 93       	st	X, r24
	PORTL = PORTL & 0x18;  //set initial value of the PORTL2.5,6,7 pins to logic 0
     dae:	eb e0       	ldi	r30, 0x0B	; 11
     db0:	f1 e0       	ldi	r31, 0x01	; 1
     db2:	80 81       	ld	r24, Z
     db4:	88 71       	andi	r24, 0x18	; 24
     db6:	80 83       	st	Z, r24
	DDRL = DDRL | 0x18;    //Setting PL3 and PL4 pins as output for PWM generation
     db8:	8c 91       	ld	r24, X
     dba:	88 61       	ori	r24, 0x18	; 24
     dbc:	8c 93       	st	X, r24
	PORTL = PORTL | 0x18;  //PL3 and PL4 pins are for velocity control using PWM
     dbe:	80 81       	ld	r24, Z
     dc0:	88 61       	ori	r24, 0x18	; 24
     dc2:	80 83       	st	Z, r24
}
     dc4:	08 95       	ret

00000dc6 <port_init>:

//Function to initialize ports
void port_init()
{
	motion_pin_config();
     dc6:	0e 94 d2 06 	call	0xda4	; 0xda4 <motion_pin_config>
}
     dca:	08 95       	ret

00000dcc <timer5_init>:
// TIMER5 initialize - prescale:1024
// WGM: 5) PWM 8bit fast, TOP=0x00FF
// timer5 value: 56.250Hz
void timer5_init(void)
{
	TCCR5B = 0x00; //stop
     dcc:	e1 e2       	ldi	r30, 0x21	; 33
     dce:	f1 e0       	ldi	r31, 0x01	; 1
     dd0:	10 82       	st	Z, r1
	TCNT5H = 0xFF; //setup
     dd2:	8f ef       	ldi	r24, 0xFF	; 255
     dd4:	80 93 25 01 	sts	0x0125, r24
	TCNT5L = 0x01;
     dd8:	91 e0       	ldi	r25, 0x01	; 1
     dda:	90 93 24 01 	sts	0x0124, r25
	OCR5AH = 0x00;
     dde:	10 92 29 01 	sts	0x0129, r1
	OCR5AL = 0xFF;
     de2:	80 93 28 01 	sts	0x0128, r24
	OCR5BH = 0x00;
     de6:	10 92 2b 01 	sts	0x012B, r1
	OCR5BL = 0xFF;
     dea:	80 93 2a 01 	sts	0x012A, r24
	TCCR5A = 0xA1;
     dee:	81 ea       	ldi	r24, 0xA1	; 161
     df0:	80 93 20 01 	sts	0x0120, r24
	TCCR5C = 0x00;
     df4:	10 92 22 01 	sts	0x0122, r1
	TCCR5B = 0x0D; //start Timer
     df8:	8d e0       	ldi	r24, 0x0D	; 13
     dfa:	80 83       	st	Z, r24
}
     dfc:	08 95       	ret

00000dfe <set_PWM_value>:

// Function for robot velocity control
void set_PWM_value(unsigned char value) 	//set 8 bit PWM value
{
	OCR5AH = 0x00;
     dfe:	10 92 29 01 	sts	0x0129, r1
	OCR5AL = value;
     e02:	80 93 28 01 	sts	0x0128, r24
	OCR5BH = 0x00;
     e06:	10 92 2b 01 	sts	0x012B, r1
	OCR5BL = value;
     e0a:	80 93 2a 01 	sts	0x012A, r24
}
     e0e:	08 95       	ret

00000e10 <motion_set>:
//Function used for setting motor's direction
void motion_set (unsigned char Direction)
{
	unsigned char PortLRestore = 0;

	PortLRestore = PORTL; 			// reading the PORTL's original status
     e10:	eb e0       	ldi	r30, 0x0B	; 11
     e12:	f1 e0       	ldi	r31, 0x01	; 1
     e14:	90 81       	ld	r25, Z
	PortLRestore &= 0x18; 			// setting lower direction nibbel to 0
     e16:	98 71       	andi	r25, 0x18	; 24
	PortLRestore |= Direction; 	// adding lower nibbel for direction command and restoring the PORTL status
     e18:	89 2b       	or	r24, r25
	PORTL = PortLRestore; 			// setting the command to the port
     e1a:	80 83       	st	Z, r24
}
     e1c:	08 95       	ret

00000e1e <forward>:

void forward (void) 		//both inputs forward
{
	motion_set(0xA0);
     e1e:	80 ea       	ldi	r24, 0xA0	; 160
     e20:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e24:	08 95       	ret

00000e26 <back>:

void back (void) 			//both inputs backward
{
	motion_set(0x44);
     e26:	84 e4       	ldi	r24, 0x44	; 68
     e28:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e2c:	08 95       	ret

00000e2e <left>:

void left (void) 			//input12 backward, input34 forward
{
	motion_set(0x84);
     e2e:	84 e8       	ldi	r24, 0x84	; 132
     e30:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e34:	08 95       	ret

00000e36 <right>:

void right (void) 			//input34 backward, input12 forward
{
	motion_set(0x60);
     e36:	80 e6       	ldi	r24, 0x60	; 96
     e38:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e3c:	08 95       	ret

00000e3e <soft_left>:

void soft_left (void) 		//input12 stationary, input34 forward
{
	motion_set(0x80);
     e3e:	80 e8       	ldi	r24, 0x80	; 128
     e40:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e44:	08 95       	ret

00000e46 <soft_right>:

void soft_right (void)      //input12 forward, input34 stationary
{
	motion_set(0x20);
     e46:	80 e2       	ldi	r24, 0x20	; 32
     e48:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e4c:	08 95       	ret

00000e4e <soft_left_2>:

void soft_left_2 (void)     //input12 backward, input34 stationary
{
	motion_set(0x40);
     e4e:	80 e4       	ldi	r24, 0x40	; 64
     e50:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e54:	08 95       	ret

00000e56 <soft_right_2>:

void soft_right_2 (void)    //input12 stationary, input34 backward
{
	motion_set(0x04);
     e56:	84 e0       	ldi	r24, 0x04	; 4
     e58:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e5c:	08 95       	ret

00000e5e <stop>:

void stop (void)            // both input stationary
{
	motion_set(0x00);
     e5e:	80 e0       	ldi	r24, 0x00	; 0
     e60:	0e 94 08 07 	call	0xe10	; 0xe10 <motion_set>
}
     e64:	08 95       	ret

00000e66 <init_devices1>:

void init_devices1 (void)
{
	cli(); //Clears the global interrupts
     e66:	f8 94       	cli
	
	lcd_port_config();  // configure the LCD port
     e68:	0e 94 a8 02 	call	0x550	; 0x550 <lcd_port_config>
	lcd_set_4bit();
     e6c:	0e 94 42 01 	call	0x284	; 0x284 <lcd_set_4bit>
	lcd_init();
     e70:	0e 94 aa 01 	call	0x354	; 0x354 <lcd_init>
	port_init();
     e74:	0e 94 e3 06 	call	0xdc6	; 0xdc6 <port_init>
	timer5_init();
     e78:	0e 94 e6 06 	call	0xdcc	; 0xdcc <timer5_init>
	sei(); //Enables the global interrupts
     e7c:	78 94       	sei
}
     e7e:	08 95       	ret

00000e80 <SetTunings>:

void SetTunings(double Kp, double Ki, double Kd)
{
     e80:	8f 92       	push	r8
     e82:	9f 92       	push	r9
     e84:	af 92       	push	r10
     e86:	bf 92       	push	r11
     e88:	ef 92       	push	r14
     e8a:	ff 92       	push	r15
     e8c:	0f 93       	push	r16
     e8e:	1f 93       	push	r17
     e90:	4b 01       	movw	r8, r22
     e92:	5c 01       	movw	r10, r24
     e94:	da 01       	movw	r26, r20
     e96:	c9 01       	movw	r24, r18
	kp = Kp;
     e98:	80 92 4a 02 	sts	0x024A, r8
     e9c:	90 92 4b 02 	sts	0x024B, r9
     ea0:	a0 92 4c 02 	sts	0x024C, r10
     ea4:	b0 92 4d 02 	sts	0x024D, r11
	ki = Ki;
     ea8:	80 93 3b 02 	sts	0x023B, r24
     eac:	90 93 3c 02 	sts	0x023C, r25
     eb0:	a0 93 3d 02 	sts	0x023D, r26
     eb4:	b0 93 3e 02 	sts	0x023E, r27
	kd = Kd;
     eb8:	e0 92 2a 02 	sts	0x022A, r14
     ebc:	f0 92 2b 02 	sts	0x022B, r15
     ec0:	00 93 2c 02 	sts	0x022C, r16
     ec4:	10 93 2d 02 	sts	0x022D, r17
}
     ec8:	1f 91       	pop	r17
     eca:	0f 91       	pop	r16
     ecc:	ff 90       	pop	r15
     ece:	ef 90       	pop	r14
     ed0:	bf 90       	pop	r11
     ed2:	af 90       	pop	r10
     ed4:	9f 90       	pop	r9
     ed6:	8f 90       	pop	r8
     ed8:	08 95       	ret

00000eda <main>:

int main(void)
{
	int acc_Angle;
	unsigned int pwm_value;
	init_adxl();
     eda:	0e 94 84 03 	call	0x708	; 0x708 <init_adxl>
	init_devices1();
     ede:	0e 94 33 07 	call	0xe66	; 0xe66 <init_devices1>
	uart0_init(); //Initailize UART1 for serial communiaction
     ee2:	0e 94 35 05 	call	0xa6a	; 0xa6a <uart0_init>
	//start_timer4();
	
	SetTunings(3,0,0);
     ee6:	60 e0       	ldi	r22, 0x00	; 0
     ee8:	70 e0       	ldi	r23, 0x00	; 0
     eea:	80 e4       	ldi	r24, 0x40	; 64
     eec:	90 e4       	ldi	r25, 0x40	; 64
     eee:	20 e0       	ldi	r18, 0x00	; 0
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	a9 01       	movw	r20, r18
     ef4:	79 01       	movw	r14, r18
     ef6:	8a 01       	movw	r16, r20
     ef8:	0e 94 40 07 	call	0xe80	; 0xe80 <SetTunings>
	lcd_print(1,1,kp*10,4);
     efc:	60 91 4a 02 	lds	r22, 0x024A
     f00:	70 91 4b 02 	lds	r23, 0x024B
     f04:	80 91 4c 02 	lds	r24, 0x024C
     f08:	90 91 4d 02 	lds	r25, 0x024D
     f0c:	20 e0       	ldi	r18, 0x00	; 0
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	40 e2       	ldi	r20, 0x20	; 32
     f12:	51 e4       	ldi	r21, 0x41	; 65
     f14:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     f18:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
     f1c:	8b 01       	movw	r16, r22
     f1e:	9c 01       	movw	r18, r24
     f20:	81 e0       	ldi	r24, 0x01	; 1
     f22:	61 e0       	ldi	r22, 0x01	; 1
     f24:	a8 01       	movw	r20, r16
     f26:	24 e0       	ldi	r18, 0x04	; 4
     f28:	30 e0       	ldi	r19, 0x00	; 0
     f2a:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
	lcd_print(1,6,ki*10,4);
     f2e:	60 91 3b 02 	lds	r22, 0x023B
     f32:	70 91 3c 02 	lds	r23, 0x023C
     f36:	80 91 3d 02 	lds	r24, 0x023D
     f3a:	90 91 3e 02 	lds	r25, 0x023E
     f3e:	20 e0       	ldi	r18, 0x00	; 0
     f40:	30 e0       	ldi	r19, 0x00	; 0
     f42:	40 e2       	ldi	r20, 0x20	; 32
     f44:	51 e4       	ldi	r21, 0x41	; 65
     f46:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     f4a:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
     f4e:	8b 01       	movw	r16, r22
     f50:	9c 01       	movw	r18, r24
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	66 e0       	ldi	r22, 0x06	; 6
     f56:	a8 01       	movw	r20, r16
     f58:	24 e0       	ldi	r18, 0x04	; 4
     f5a:	30 e0       	ldi	r19, 0x00	; 0
     f5c:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
	lcd_print(1,11,kd*10,4);
     f60:	60 91 2a 02 	lds	r22, 0x022A
     f64:	70 91 2b 02 	lds	r23, 0x022B
     f68:	80 91 2c 02 	lds	r24, 0x022C
     f6c:	90 91 2d 02 	lds	r25, 0x022D
     f70:	20 e0       	ldi	r18, 0x00	; 0
     f72:	30 e0       	ldi	r19, 0x00	; 0
     f74:	40 e2       	ldi	r20, 0x20	; 32
     f76:	51 e4       	ldi	r21, 0x41	; 65
     f78:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     f7c:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
     f80:	8b 01       	movw	r16, r22
     f82:	9c 01       	movw	r18, r24
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	6b e0       	ldi	r22, 0x0B	; 11
     f88:	a8 01       	movw	r20, r16
     f8a:	24 e0       	ldi	r18, 0x04	; 4
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	0e 94 17 02 	call	0x42e	; 0x42e <lcd_print>
			//set_PWM_value(min(Output*Output,255));
			pwm_value = (-Output)+30;
			if(pwm_value>=255)
			{
				
				pwm_value=255;
     f92:	cf ef       	ldi	r28, 0xFF	; 255
     f94:	d0 e0       	ldi	r29, 0x00	; 0
	lcd_print(1,11,kd*10,4);
	
	while(1)
	{    
		
		acc_Angle=0.1*acc_angle();
     f96:	0e 94 8f 03 	call	0x71e	; 0x71e <acc_angle>
     f9a:	9c 01       	movw	r18, r24
     f9c:	b9 01       	movw	r22, r18
     f9e:	88 27       	eor	r24, r24
     fa0:	77 fd       	sbrc	r23, 7
     fa2:	80 95       	com	r24
     fa4:	98 2f       	mov	r25, r24
     fa6:	0e 94 a6 09 	call	0x134c	; 0x134c <__floatsisf>
     faa:	2d ec       	ldi	r18, 0xCD	; 205
     fac:	3c ec       	ldi	r19, 0xCC	; 204
     fae:	4c ec       	ldi	r20, 0xCC	; 204
     fb0:	5d e3       	ldi	r21, 0x3D	; 61
     fb2:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     fb6:	0e 94 73 09 	call	0x12e6	; 0x12e6 <__fixsfsi>
		//UDR0=(int8_t)acc_angle();
		//UDR0=(int8_t)(acc_Angle+100);
		Input=acc_Angle;
     fba:	88 27       	eor	r24, r24
     fbc:	77 fd       	sbrc	r23, 7
     fbe:	80 95       	com	r24
     fc0:	98 2f       	mov	r25, r24
     fc2:	0e 94 a6 09 	call	0x134c	; 0x134c <__floatsisf>
     fc6:	dc 01       	movw	r26, r24
     fc8:	cb 01       	movw	r24, r22
     fca:	80 93 42 02 	sts	0x0242, r24
     fce:	90 93 43 02 	sts	0x0243, r25
     fd2:	a0 93 44 02 	sts	0x0244, r26
     fd6:	b0 93 45 02 	sts	0x0245, r27
		//pr_int(1,10,Input,3);
		if (error*lastErr < 0)
     fda:	60 91 04 02 	lds	r22, 0x0204
     fde:	70 91 05 02 	lds	r23, 0x0205
     fe2:	80 91 06 02 	lds	r24, 0x0206
     fe6:	90 91 07 02 	lds	r25, 0x0207
     fea:	20 91 16 02 	lds	r18, 0x0216
     fee:	30 91 17 02 	lds	r19, 0x0217
     ff2:	40 91 18 02 	lds	r20, 0x0218
     ff6:	50 91 19 02 	lds	r21, 0x0219
     ffa:	0e 94 86 0a 	call	0x150c	; 0x150c <__mulsf3>
     ffe:	20 e0       	ldi	r18, 0x00	; 0
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	a9 01       	movw	r20, r18
    1004:	0e 94 07 09 	call	0x120e	; 0x120e <__cmpsf2>
    1008:	88 23       	and	r24, r24
    100a:	44 f4       	brge	.+16     	; 0x101c <main+0x142>
		{		
			stop();
    100c:	0e 94 2f 07 	call	0xe5e	; 0xe5e <stop>
    1010:	8f ef       	ldi	r24, 0xFF	; 255
    1012:	9f e8       	ldi	r25, 0x8F	; 143
    1014:	01 97       	sbiw	r24, 0x01	; 1
    1016:	f1 f7       	brne	.-4      	; 0x1014 <main+0x13a>
    1018:	00 c0       	rjmp	.+0      	; 0x101a <main+0x140>
    101a:	00 00       	nop
			_delay_ms(10);
		}	
		//ki *= 0.1;	*/
		Compute();
    101c:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <Compute>
		if (Output>0)
    1020:	c0 90 35 02 	lds	r12, 0x0235
    1024:	d0 90 36 02 	lds	r13, 0x0236
    1028:	e0 90 37 02 	lds	r14, 0x0237
    102c:	f0 90 38 02 	lds	r15, 0x0238
    1030:	c7 01       	movw	r24, r14
    1032:	b6 01       	movw	r22, r12
    1034:	20 e0       	ldi	r18, 0x00	; 0
    1036:	30 e0       	ldi	r19, 0x00	; 0
    1038:	a9 01       	movw	r20, r18
    103a:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__gesf2>
    103e:	18 16       	cp	r1, r24
    1040:	dc f4       	brge	.+54     	; 0x1078 <main+0x19e>
		{
			//set_PWM_value(min((Output*Output),255));
			pwm_value = (Output)+30;
    1042:	c7 01       	movw	r24, r14
    1044:	b6 01       	movw	r22, r12
    1046:	20 e0       	ldi	r18, 0x00	; 0
    1048:	30 e0       	ldi	r19, 0x00	; 0
    104a:	40 ef       	ldi	r20, 0xF0	; 240
    104c:	51 e4       	ldi	r21, 0x41	; 65
    104e:	0e 94 7b 08 	call	0x10f6	; 0x10f6 <__addsf3>
    1052:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
    1056:	dc 01       	movw	r26, r24
    1058:	cb 01       	movw	r24, r22
			if(pwm_value>=255)
    105a:	8f 3f       	cpi	r24, 0xFF	; 255
    105c:	91 05       	cpc	r25, r1
    105e:	08 f0       	brcs	.+2      	; 0x1062 <main+0x188>
			{
				
				pwm_value=255;
    1060:	ce 01       	movw	r24, r28
			}
			//pr_int(2,1,pwm_value,3);
			set_PWM_value(pwm_value);
    1062:	0e 94 ff 06 	call	0xdfe	; 0xdfe <set_PWM_value>
			forward();
    1066:	0e 94 0f 07 	call	0xe1e	; 0xe1e <forward>
    106a:	af ef       	ldi	r26, 0xFF	; 255
    106c:	bf e8       	ldi	r27, 0x8F	; 143
    106e:	11 97       	sbiw	r26, 0x01	; 1
    1070:	f1 f7       	brne	.-4      	; 0x106e <main+0x194>
    1072:	00 c0       	rjmp	.+0      	; 0x1074 <main+0x19a>
    1074:	00 00       	nop
    1076:	35 c0       	rjmp	.+106    	; 0x10e2 <main+0x208>
			_delay_ms(10);
			//pwm_value=0;
		    }
		else if(Output<0)
    1078:	c7 01       	movw	r24, r14
    107a:	b6 01       	movw	r22, r12
    107c:	20 e0       	ldi	r18, 0x00	; 0
    107e:	30 e0       	ldi	r19, 0x00	; 0
    1080:	a9 01       	movw	r20, r18
    1082:	0e 94 07 09 	call	0x120e	; 0x120e <__cmpsf2>
    1086:	88 23       	and	r24, r24
    1088:	dc f4       	brge	.+54     	; 0x10c0 <main+0x1e6>
		    {
			//set_PWM_value(min(Output*Output,255));
			pwm_value = (-Output)+30;
    108a:	60 e0       	ldi	r22, 0x00	; 0
    108c:	70 e0       	ldi	r23, 0x00	; 0
    108e:	80 ef       	ldi	r24, 0xF0	; 240
    1090:	91 e4       	ldi	r25, 0x41	; 65
    1092:	a7 01       	movw	r20, r14
    1094:	96 01       	movw	r18, r12
    1096:	0e 94 7a 08 	call	0x10f4	; 0x10f4 <__subsf3>
    109a:	0e 94 78 09 	call	0x12f0	; 0x12f0 <__fixunssfsi>
    109e:	dc 01       	movw	r26, r24
    10a0:	cb 01       	movw	r24, r22
			if(pwm_value>=255)
    10a2:	8f 3f       	cpi	r24, 0xFF	; 255
    10a4:	91 05       	cpc	r25, r1
    10a6:	08 f0       	brcs	.+2      	; 0x10aa <main+0x1d0>
			{
				
				pwm_value=255;
    10a8:	ce 01       	movw	r24, r28
			}
			//pr_int(2,6,pwm_value,3);
			set_PWM_value(pwm_value);
    10aa:	0e 94 ff 06 	call	0xdfe	; 0xdfe <set_PWM_value>
			back();
    10ae:	0e 94 13 07 	call	0xe26	; 0xe26 <back>
    10b2:	8f ef       	ldi	r24, 0xFF	; 255
    10b4:	9f e8       	ldi	r25, 0x8F	; 143
    10b6:	01 97       	sbiw	r24, 0x01	; 1
    10b8:	f1 f7       	brne	.-4      	; 0x10b6 <main+0x1dc>
    10ba:	00 c0       	rjmp	.+0      	; 0x10bc <main+0x1e2>
    10bc:	00 00       	nop
    10be:	11 c0       	rjmp	.+34     	; 0x10e2 <main+0x208>
			_delay_ms(10);
			//pwm_value=0;
		}
		 else if(Output==0)
    10c0:	c7 01       	movw	r24, r14
    10c2:	b6 01       	movw	r22, r12
    10c4:	20 e0       	ldi	r18, 0x00	; 0
    10c6:	30 e0       	ldi	r19, 0x00	; 0
    10c8:	a9 01       	movw	r20, r18
    10ca:	0e 94 07 09 	call	0x120e	; 0x120e <__cmpsf2>
    10ce:	88 23       	and	r24, r24
    10d0:	41 f4       	brne	.+16     	; 0x10e2 <main+0x208>
		 {
			 stop();
    10d2:	0e 94 2f 07 	call	0xe5e	; 0xe5e <stop>
    10d6:	af ef       	ldi	r26, 0xFF	; 255
    10d8:	bf e8       	ldi	r27, 0x8F	; 143
    10da:	11 97       	sbiw	r26, 0x01	; 1
    10dc:	f1 f7       	brne	.-4      	; 0x10da <main+0x200>
    10de:	00 c0       	rjmp	.+0      	; 0x10e0 <main+0x206>
    10e0:	00 00       	nop
    10e2:	8c ec       	ldi	r24, 0xCC	; 204
    10e4:	9c ec       	ldi	r25, 0xCC	; 204
    10e6:	a1 e0       	ldi	r26, 0x01	; 1
    10e8:	81 50       	subi	r24, 0x01	; 1
    10ea:	90 40       	sbci	r25, 0x00	; 0
    10ec:	a0 40       	sbci	r26, 0x00	; 0
    10ee:	e1 f7       	brne	.-8      	; 0x10e8 <main+0x20e>
    10f0:	00 c0       	rjmp	.+0      	; 0x10f2 <main+0x218>
    10f2:	51 cf       	rjmp	.-350    	; 0xf96 <main+0xbc>

000010f4 <__subsf3>:
    10f4:	50 58       	subi	r21, 0x80	; 128

000010f6 <__addsf3>:
    10f6:	bb 27       	eor	r27, r27
    10f8:	aa 27       	eor	r26, r26
    10fa:	0e d0       	rcall	.+28     	; 0x1118 <__addsf3x>
    10fc:	c2 c1       	rjmp	.+900    	; 0x1482 <__fp_round>
    10fe:	b3 d1       	rcall	.+870    	; 0x1466 <__fp_pscA>
    1100:	30 f0       	brcs	.+12     	; 0x110e <__addsf3+0x18>
    1102:	b8 d1       	rcall	.+880    	; 0x1474 <__fp_pscB>
    1104:	20 f0       	brcs	.+8      	; 0x110e <__addsf3+0x18>
    1106:	31 f4       	brne	.+12     	; 0x1114 <__addsf3+0x1e>
    1108:	9f 3f       	cpi	r25, 0xFF	; 255
    110a:	11 f4       	brne	.+4      	; 0x1110 <__addsf3+0x1a>
    110c:	1e f4       	brtc	.+6      	; 0x1114 <__addsf3+0x1e>
    110e:	83 c1       	rjmp	.+774    	; 0x1416 <__fp_nan>
    1110:	0e f4       	brtc	.+2      	; 0x1114 <__addsf3+0x1e>
    1112:	e0 95       	com	r30
    1114:	e7 fb       	bst	r30, 7
    1116:	79 c1       	rjmp	.+754    	; 0x140a <__fp_inf>

00001118 <__addsf3x>:
    1118:	e9 2f       	mov	r30, r25
    111a:	c4 d1       	rcall	.+904    	; 0x14a4 <__fp_split3>
    111c:	80 f3       	brcs	.-32     	; 0x10fe <__addsf3+0x8>
    111e:	ba 17       	cp	r27, r26
    1120:	62 07       	cpc	r22, r18
    1122:	73 07       	cpc	r23, r19
    1124:	84 07       	cpc	r24, r20
    1126:	95 07       	cpc	r25, r21
    1128:	18 f0       	brcs	.+6      	; 0x1130 <__addsf3x+0x18>
    112a:	71 f4       	brne	.+28     	; 0x1148 <__addsf3x+0x30>
    112c:	9e f5       	brtc	.+102    	; 0x1194 <__addsf3x+0x7c>
    112e:	dc c1       	rjmp	.+952    	; 0x14e8 <__fp_zero>
    1130:	0e f4       	brtc	.+2      	; 0x1134 <__addsf3x+0x1c>
    1132:	e0 95       	com	r30
    1134:	0b 2e       	mov	r0, r27
    1136:	ba 2f       	mov	r27, r26
    1138:	a0 2d       	mov	r26, r0
    113a:	0b 01       	movw	r0, r22
    113c:	b9 01       	movw	r22, r18
    113e:	90 01       	movw	r18, r0
    1140:	0c 01       	movw	r0, r24
    1142:	ca 01       	movw	r24, r20
    1144:	a0 01       	movw	r20, r0
    1146:	11 24       	eor	r1, r1
    1148:	ff 27       	eor	r31, r31
    114a:	59 1b       	sub	r21, r25
    114c:	99 f0       	breq	.+38     	; 0x1174 <__addsf3x+0x5c>
    114e:	59 3f       	cpi	r21, 0xF9	; 249
    1150:	50 f4       	brcc	.+20     	; 0x1166 <__addsf3x+0x4e>
    1152:	50 3e       	cpi	r21, 0xE0	; 224
    1154:	68 f1       	brcs	.+90     	; 0x11b0 <__addsf3x+0x98>
    1156:	1a 16       	cp	r1, r26
    1158:	f0 40       	sbci	r31, 0x00	; 0
    115a:	a2 2f       	mov	r26, r18
    115c:	23 2f       	mov	r18, r19
    115e:	34 2f       	mov	r19, r20
    1160:	44 27       	eor	r20, r20
    1162:	58 5f       	subi	r21, 0xF8	; 248
    1164:	f3 cf       	rjmp	.-26     	; 0x114c <__addsf3x+0x34>
    1166:	46 95       	lsr	r20
    1168:	37 95       	ror	r19
    116a:	27 95       	ror	r18
    116c:	a7 95       	ror	r26
    116e:	f0 40       	sbci	r31, 0x00	; 0
    1170:	53 95       	inc	r21
    1172:	c9 f7       	brne	.-14     	; 0x1166 <__addsf3x+0x4e>
    1174:	7e f4       	brtc	.+30     	; 0x1194 <__addsf3x+0x7c>
    1176:	1f 16       	cp	r1, r31
    1178:	ba 0b       	sbc	r27, r26
    117a:	62 0b       	sbc	r22, r18
    117c:	73 0b       	sbc	r23, r19
    117e:	84 0b       	sbc	r24, r20
    1180:	ba f0       	brmi	.+46     	; 0x11b0 <__addsf3x+0x98>
    1182:	91 50       	subi	r25, 0x01	; 1
    1184:	a1 f0       	breq	.+40     	; 0x11ae <__addsf3x+0x96>
    1186:	ff 0f       	add	r31, r31
    1188:	bb 1f       	adc	r27, r27
    118a:	66 1f       	adc	r22, r22
    118c:	77 1f       	adc	r23, r23
    118e:	88 1f       	adc	r24, r24
    1190:	c2 f7       	brpl	.-16     	; 0x1182 <__addsf3x+0x6a>
    1192:	0e c0       	rjmp	.+28     	; 0x11b0 <__addsf3x+0x98>
    1194:	ba 0f       	add	r27, r26
    1196:	62 1f       	adc	r22, r18
    1198:	73 1f       	adc	r23, r19
    119a:	84 1f       	adc	r24, r20
    119c:	48 f4       	brcc	.+18     	; 0x11b0 <__addsf3x+0x98>
    119e:	87 95       	ror	r24
    11a0:	77 95       	ror	r23
    11a2:	67 95       	ror	r22
    11a4:	b7 95       	ror	r27
    11a6:	f7 95       	ror	r31
    11a8:	9e 3f       	cpi	r25, 0xFE	; 254
    11aa:	08 f0       	brcs	.+2      	; 0x11ae <__addsf3x+0x96>
    11ac:	b3 cf       	rjmp	.-154    	; 0x1114 <__addsf3+0x1e>
    11ae:	93 95       	inc	r25
    11b0:	88 0f       	add	r24, r24
    11b2:	08 f0       	brcs	.+2      	; 0x11b6 <__addsf3x+0x9e>
    11b4:	99 27       	eor	r25, r25
    11b6:	ee 0f       	add	r30, r30
    11b8:	97 95       	ror	r25
    11ba:	87 95       	ror	r24
    11bc:	08 95       	ret

000011be <atan>:
    11be:	df 93       	push	r29
    11c0:	dd 27       	eor	r29, r29
    11c2:	b9 2f       	mov	r27, r25
    11c4:	bf 77       	andi	r27, 0x7F	; 127
    11c6:	40 e8       	ldi	r20, 0x80	; 128
    11c8:	5f e3       	ldi	r21, 0x3F	; 63
    11ca:	16 16       	cp	r1, r22
    11cc:	17 06       	cpc	r1, r23
    11ce:	48 07       	cpc	r20, r24
    11d0:	5b 07       	cpc	r21, r27
    11d2:	10 f4       	brcc	.+4      	; 0x11d8 <atan+0x1a>
    11d4:	d9 2f       	mov	r29, r25
    11d6:	93 d1       	rcall	.+806    	; 0x14fe <inverse>
    11d8:	9f 93       	push	r25
    11da:	8f 93       	push	r24
    11dc:	7f 93       	push	r23
    11de:	6f 93       	push	r22
    11e0:	f8 d1       	rcall	.+1008   	; 0x15d2 <square>
    11e2:	e4 ee       	ldi	r30, 0xE4	; 228
    11e4:	f0 e0       	ldi	r31, 0x00	; 0
    11e6:	1a d1       	rcall	.+564    	; 0x141c <__fp_powser>
    11e8:	4c d1       	rcall	.+664    	; 0x1482 <__fp_round>
    11ea:	2f 91       	pop	r18
    11ec:	3f 91       	pop	r19
    11ee:	4f 91       	pop	r20
    11f0:	5f 91       	pop	r21
    11f2:	98 d1       	rcall	.+816    	; 0x1524 <__mulsf3x>
    11f4:	dd 23       	and	r29, r29
    11f6:	49 f0       	breq	.+18     	; 0x120a <atan+0x4c>
    11f8:	90 58       	subi	r25, 0x80	; 128
    11fa:	a2 ea       	ldi	r26, 0xA2	; 162
    11fc:	2a ed       	ldi	r18, 0xDA	; 218
    11fe:	3f e0       	ldi	r19, 0x0F	; 15
    1200:	49 ec       	ldi	r20, 0xC9	; 201
    1202:	5f e3       	ldi	r21, 0x3F	; 63
    1204:	d0 78       	andi	r29, 0x80	; 128
    1206:	5d 27       	eor	r21, r29
    1208:	87 df       	rcall	.-242    	; 0x1118 <__addsf3x>
    120a:	df 91       	pop	r29
    120c:	3a c1       	rjmp	.+628    	; 0x1482 <__fp_round>

0000120e <__cmpsf2>:
    120e:	d9 d0       	rcall	.+434    	; 0x13c2 <__fp_cmp>
    1210:	08 f4       	brcc	.+2      	; 0x1214 <__cmpsf2+0x6>
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	08 95       	ret

00001216 <__divsf3>:
    1216:	0c d0       	rcall	.+24     	; 0x1230 <__divsf3x>
    1218:	34 c1       	rjmp	.+616    	; 0x1482 <__fp_round>
    121a:	2c d1       	rcall	.+600    	; 0x1474 <__fp_pscB>
    121c:	40 f0       	brcs	.+16     	; 0x122e <__divsf3+0x18>
    121e:	23 d1       	rcall	.+582    	; 0x1466 <__fp_pscA>
    1220:	30 f0       	brcs	.+12     	; 0x122e <__divsf3+0x18>
    1222:	21 f4       	brne	.+8      	; 0x122c <__divsf3+0x16>
    1224:	5f 3f       	cpi	r21, 0xFF	; 255
    1226:	19 f0       	breq	.+6      	; 0x122e <__divsf3+0x18>
    1228:	f0 c0       	rjmp	.+480    	; 0x140a <__fp_inf>
    122a:	51 11       	cpse	r21, r1
    122c:	5e c1       	rjmp	.+700    	; 0x14ea <__fp_szero>
    122e:	f3 c0       	rjmp	.+486    	; 0x1416 <__fp_nan>

00001230 <__divsf3x>:
    1230:	39 d1       	rcall	.+626    	; 0x14a4 <__fp_split3>
    1232:	98 f3       	brcs	.-26     	; 0x121a <__divsf3+0x4>

00001234 <__divsf3_pse>:
    1234:	99 23       	and	r25, r25
    1236:	c9 f3       	breq	.-14     	; 0x122a <__divsf3+0x14>
    1238:	55 23       	and	r21, r21
    123a:	b1 f3       	breq	.-20     	; 0x1228 <__divsf3+0x12>
    123c:	95 1b       	sub	r25, r21
    123e:	55 0b       	sbc	r21, r21
    1240:	bb 27       	eor	r27, r27
    1242:	aa 27       	eor	r26, r26
    1244:	62 17       	cp	r22, r18
    1246:	73 07       	cpc	r23, r19
    1248:	84 07       	cpc	r24, r20
    124a:	38 f0       	brcs	.+14     	; 0x125a <__divsf3_pse+0x26>
    124c:	9f 5f       	subi	r25, 0xFF	; 255
    124e:	5f 4f       	sbci	r21, 0xFF	; 255
    1250:	22 0f       	add	r18, r18
    1252:	33 1f       	adc	r19, r19
    1254:	44 1f       	adc	r20, r20
    1256:	aa 1f       	adc	r26, r26
    1258:	a9 f3       	breq	.-22     	; 0x1244 <__divsf3_pse+0x10>
    125a:	33 d0       	rcall	.+102    	; 0x12c2 <__divsf3_pse+0x8e>
    125c:	0e 2e       	mov	r0, r30
    125e:	3a f0       	brmi	.+14     	; 0x126e <__divsf3_pse+0x3a>
    1260:	e0 e8       	ldi	r30, 0x80	; 128
    1262:	30 d0       	rcall	.+96     	; 0x12c4 <__divsf3_pse+0x90>
    1264:	91 50       	subi	r25, 0x01	; 1
    1266:	50 40       	sbci	r21, 0x00	; 0
    1268:	e6 95       	lsr	r30
    126a:	00 1c       	adc	r0, r0
    126c:	ca f7       	brpl	.-14     	; 0x1260 <__divsf3_pse+0x2c>
    126e:	29 d0       	rcall	.+82     	; 0x12c2 <__divsf3_pse+0x8e>
    1270:	fe 2f       	mov	r31, r30
    1272:	27 d0       	rcall	.+78     	; 0x12c2 <__divsf3_pse+0x8e>
    1274:	66 0f       	add	r22, r22
    1276:	77 1f       	adc	r23, r23
    1278:	88 1f       	adc	r24, r24
    127a:	bb 1f       	adc	r27, r27
    127c:	26 17       	cp	r18, r22
    127e:	37 07       	cpc	r19, r23
    1280:	48 07       	cpc	r20, r24
    1282:	ab 07       	cpc	r26, r27
    1284:	b0 e8       	ldi	r27, 0x80	; 128
    1286:	09 f0       	breq	.+2      	; 0x128a <__divsf3_pse+0x56>
    1288:	bb 0b       	sbc	r27, r27
    128a:	80 2d       	mov	r24, r0
    128c:	bf 01       	movw	r22, r30
    128e:	ff 27       	eor	r31, r31
    1290:	93 58       	subi	r25, 0x83	; 131
    1292:	5f 4f       	sbci	r21, 0xFF	; 255
    1294:	2a f0       	brmi	.+10     	; 0x12a0 <__divsf3_pse+0x6c>
    1296:	9e 3f       	cpi	r25, 0xFE	; 254
    1298:	51 05       	cpc	r21, r1
    129a:	68 f0       	brcs	.+26     	; 0x12b6 <__divsf3_pse+0x82>
    129c:	b6 c0       	rjmp	.+364    	; 0x140a <__fp_inf>
    129e:	25 c1       	rjmp	.+586    	; 0x14ea <__fp_szero>
    12a0:	5f 3f       	cpi	r21, 0xFF	; 255
    12a2:	ec f3       	brlt	.-6      	; 0x129e <__divsf3_pse+0x6a>
    12a4:	98 3e       	cpi	r25, 0xE8	; 232
    12a6:	dc f3       	brlt	.-10     	; 0x129e <__divsf3_pse+0x6a>
    12a8:	86 95       	lsr	r24
    12aa:	77 95       	ror	r23
    12ac:	67 95       	ror	r22
    12ae:	b7 95       	ror	r27
    12b0:	f7 95       	ror	r31
    12b2:	9f 5f       	subi	r25, 0xFF	; 255
    12b4:	c9 f7       	brne	.-14     	; 0x12a8 <__divsf3_pse+0x74>
    12b6:	88 0f       	add	r24, r24
    12b8:	91 1d       	adc	r25, r1
    12ba:	96 95       	lsr	r25
    12bc:	87 95       	ror	r24
    12be:	97 f9       	bld	r25, 7
    12c0:	08 95       	ret
    12c2:	e1 e0       	ldi	r30, 0x01	; 1
    12c4:	66 0f       	add	r22, r22
    12c6:	77 1f       	adc	r23, r23
    12c8:	88 1f       	adc	r24, r24
    12ca:	bb 1f       	adc	r27, r27
    12cc:	62 17       	cp	r22, r18
    12ce:	73 07       	cpc	r23, r19
    12d0:	84 07       	cpc	r24, r20
    12d2:	ba 07       	cpc	r27, r26
    12d4:	20 f0       	brcs	.+8      	; 0x12de <__divsf3_pse+0xaa>
    12d6:	62 1b       	sub	r22, r18
    12d8:	73 0b       	sbc	r23, r19
    12da:	84 0b       	sbc	r24, r20
    12dc:	ba 0b       	sbc	r27, r26
    12de:	ee 1f       	adc	r30, r30
    12e0:	88 f7       	brcc	.-30     	; 0x12c4 <__divsf3_pse+0x90>
    12e2:	e0 95       	com	r30
    12e4:	08 95       	ret

000012e6 <__fixsfsi>:
    12e6:	04 d0       	rcall	.+8      	; 0x12f0 <__fixunssfsi>
    12e8:	68 94       	set
    12ea:	b1 11       	cpse	r27, r1
    12ec:	fe c0       	rjmp	.+508    	; 0x14ea <__fp_szero>
    12ee:	08 95       	ret

000012f0 <__fixunssfsi>:
    12f0:	e1 d0       	rcall	.+450    	; 0x14b4 <__fp_splitA>
    12f2:	88 f0       	brcs	.+34     	; 0x1316 <__fixunssfsi+0x26>
    12f4:	9f 57       	subi	r25, 0x7F	; 127
    12f6:	90 f0       	brcs	.+36     	; 0x131c <__fixunssfsi+0x2c>
    12f8:	b9 2f       	mov	r27, r25
    12fa:	99 27       	eor	r25, r25
    12fc:	b7 51       	subi	r27, 0x17	; 23
    12fe:	a0 f0       	brcs	.+40     	; 0x1328 <__fixunssfsi+0x38>
    1300:	d1 f0       	breq	.+52     	; 0x1336 <__fixunssfsi+0x46>
    1302:	66 0f       	add	r22, r22
    1304:	77 1f       	adc	r23, r23
    1306:	88 1f       	adc	r24, r24
    1308:	99 1f       	adc	r25, r25
    130a:	1a f0       	brmi	.+6      	; 0x1312 <__fixunssfsi+0x22>
    130c:	ba 95       	dec	r27
    130e:	c9 f7       	brne	.-14     	; 0x1302 <__fixunssfsi+0x12>
    1310:	12 c0       	rjmp	.+36     	; 0x1336 <__fixunssfsi+0x46>
    1312:	b1 30       	cpi	r27, 0x01	; 1
    1314:	81 f0       	breq	.+32     	; 0x1336 <__fixunssfsi+0x46>
    1316:	e8 d0       	rcall	.+464    	; 0x14e8 <__fp_zero>
    1318:	b1 e0       	ldi	r27, 0x01	; 1
    131a:	08 95       	ret
    131c:	e5 c0       	rjmp	.+458    	; 0x14e8 <__fp_zero>
    131e:	67 2f       	mov	r22, r23
    1320:	78 2f       	mov	r23, r24
    1322:	88 27       	eor	r24, r24
    1324:	b8 5f       	subi	r27, 0xF8	; 248
    1326:	39 f0       	breq	.+14     	; 0x1336 <__fixunssfsi+0x46>
    1328:	b9 3f       	cpi	r27, 0xF9	; 249
    132a:	cc f3       	brlt	.-14     	; 0x131e <__fixunssfsi+0x2e>
    132c:	86 95       	lsr	r24
    132e:	77 95       	ror	r23
    1330:	67 95       	ror	r22
    1332:	b3 95       	inc	r27
    1334:	d9 f7       	brne	.-10     	; 0x132c <__fixunssfsi+0x3c>
    1336:	3e f4       	brtc	.+14     	; 0x1346 <__fixunssfsi+0x56>
    1338:	90 95       	com	r25
    133a:	80 95       	com	r24
    133c:	70 95       	com	r23
    133e:	61 95       	neg	r22
    1340:	7f 4f       	sbci	r23, 0xFF	; 255
    1342:	8f 4f       	sbci	r24, 0xFF	; 255
    1344:	9f 4f       	sbci	r25, 0xFF	; 255
    1346:	08 95       	ret

00001348 <__floatunsisf>:
    1348:	e8 94       	clt
    134a:	09 c0       	rjmp	.+18     	; 0x135e <__floatsisf+0x12>

0000134c <__floatsisf>:
    134c:	97 fb       	bst	r25, 7
    134e:	3e f4       	brtc	.+14     	; 0x135e <__floatsisf+0x12>
    1350:	90 95       	com	r25
    1352:	80 95       	com	r24
    1354:	70 95       	com	r23
    1356:	61 95       	neg	r22
    1358:	7f 4f       	sbci	r23, 0xFF	; 255
    135a:	8f 4f       	sbci	r24, 0xFF	; 255
    135c:	9f 4f       	sbci	r25, 0xFF	; 255
    135e:	99 23       	and	r25, r25
    1360:	a9 f0       	breq	.+42     	; 0x138c <__floatsisf+0x40>
    1362:	f9 2f       	mov	r31, r25
    1364:	96 e9       	ldi	r25, 0x96	; 150
    1366:	bb 27       	eor	r27, r27
    1368:	93 95       	inc	r25
    136a:	f6 95       	lsr	r31
    136c:	87 95       	ror	r24
    136e:	77 95       	ror	r23
    1370:	67 95       	ror	r22
    1372:	b7 95       	ror	r27
    1374:	f1 11       	cpse	r31, r1
    1376:	f8 cf       	rjmp	.-16     	; 0x1368 <__floatsisf+0x1c>
    1378:	fa f4       	brpl	.+62     	; 0x13b8 <__floatsisf+0x6c>
    137a:	bb 0f       	add	r27, r27
    137c:	11 f4       	brne	.+4      	; 0x1382 <__floatsisf+0x36>
    137e:	60 ff       	sbrs	r22, 0
    1380:	1b c0       	rjmp	.+54     	; 0x13b8 <__floatsisf+0x6c>
    1382:	6f 5f       	subi	r22, 0xFF	; 255
    1384:	7f 4f       	sbci	r23, 0xFF	; 255
    1386:	8f 4f       	sbci	r24, 0xFF	; 255
    1388:	9f 4f       	sbci	r25, 0xFF	; 255
    138a:	16 c0       	rjmp	.+44     	; 0x13b8 <__floatsisf+0x6c>
    138c:	88 23       	and	r24, r24
    138e:	11 f0       	breq	.+4      	; 0x1394 <__floatsisf+0x48>
    1390:	96 e9       	ldi	r25, 0x96	; 150
    1392:	11 c0       	rjmp	.+34     	; 0x13b6 <__floatsisf+0x6a>
    1394:	77 23       	and	r23, r23
    1396:	21 f0       	breq	.+8      	; 0x13a0 <__floatsisf+0x54>
    1398:	9e e8       	ldi	r25, 0x8E	; 142
    139a:	87 2f       	mov	r24, r23
    139c:	76 2f       	mov	r23, r22
    139e:	05 c0       	rjmp	.+10     	; 0x13aa <__floatsisf+0x5e>
    13a0:	66 23       	and	r22, r22
    13a2:	71 f0       	breq	.+28     	; 0x13c0 <__floatsisf+0x74>
    13a4:	96 e8       	ldi	r25, 0x86	; 134
    13a6:	86 2f       	mov	r24, r22
    13a8:	70 e0       	ldi	r23, 0x00	; 0
    13aa:	60 e0       	ldi	r22, 0x00	; 0
    13ac:	2a f0       	brmi	.+10     	; 0x13b8 <__floatsisf+0x6c>
    13ae:	9a 95       	dec	r25
    13b0:	66 0f       	add	r22, r22
    13b2:	77 1f       	adc	r23, r23
    13b4:	88 1f       	adc	r24, r24
    13b6:	da f7       	brpl	.-10     	; 0x13ae <__floatsisf+0x62>
    13b8:	88 0f       	add	r24, r24
    13ba:	96 95       	lsr	r25
    13bc:	87 95       	ror	r24
    13be:	97 f9       	bld	r25, 7
    13c0:	08 95       	ret

000013c2 <__fp_cmp>:
    13c2:	99 0f       	add	r25, r25
    13c4:	00 08       	sbc	r0, r0
    13c6:	55 0f       	add	r21, r21
    13c8:	aa 0b       	sbc	r26, r26
    13ca:	e0 e8       	ldi	r30, 0x80	; 128
    13cc:	fe ef       	ldi	r31, 0xFE	; 254
    13ce:	16 16       	cp	r1, r22
    13d0:	17 06       	cpc	r1, r23
    13d2:	e8 07       	cpc	r30, r24
    13d4:	f9 07       	cpc	r31, r25
    13d6:	c0 f0       	brcs	.+48     	; 0x1408 <__fp_cmp+0x46>
    13d8:	12 16       	cp	r1, r18
    13da:	13 06       	cpc	r1, r19
    13dc:	e4 07       	cpc	r30, r20
    13de:	f5 07       	cpc	r31, r21
    13e0:	98 f0       	brcs	.+38     	; 0x1408 <__fp_cmp+0x46>
    13e2:	62 1b       	sub	r22, r18
    13e4:	73 0b       	sbc	r23, r19
    13e6:	84 0b       	sbc	r24, r20
    13e8:	95 0b       	sbc	r25, r21
    13ea:	39 f4       	brne	.+14     	; 0x13fa <__fp_cmp+0x38>
    13ec:	0a 26       	eor	r0, r26
    13ee:	61 f0       	breq	.+24     	; 0x1408 <__fp_cmp+0x46>
    13f0:	23 2b       	or	r18, r19
    13f2:	24 2b       	or	r18, r20
    13f4:	25 2b       	or	r18, r21
    13f6:	21 f4       	brne	.+8      	; 0x1400 <__fp_cmp+0x3e>
    13f8:	08 95       	ret
    13fa:	0a 26       	eor	r0, r26
    13fc:	09 f4       	brne	.+2      	; 0x1400 <__fp_cmp+0x3e>
    13fe:	a1 40       	sbci	r26, 0x01	; 1
    1400:	a6 95       	lsr	r26
    1402:	8f ef       	ldi	r24, 0xFF	; 255
    1404:	81 1d       	adc	r24, r1
    1406:	81 1d       	adc	r24, r1
    1408:	08 95       	ret

0000140a <__fp_inf>:
    140a:	97 f9       	bld	r25, 7
    140c:	9f 67       	ori	r25, 0x7F	; 127
    140e:	80 e8       	ldi	r24, 0x80	; 128
    1410:	70 e0       	ldi	r23, 0x00	; 0
    1412:	60 e0       	ldi	r22, 0x00	; 0
    1414:	08 95       	ret

00001416 <__fp_nan>:
    1416:	9f ef       	ldi	r25, 0xFF	; 255
    1418:	80 ec       	ldi	r24, 0xC0	; 192
    141a:	08 95       	ret

0000141c <__fp_powser>:
    141c:	df 93       	push	r29
    141e:	cf 93       	push	r28
    1420:	1f 93       	push	r17
    1422:	0f 93       	push	r16
    1424:	ff 92       	push	r15
    1426:	ef 92       	push	r14
    1428:	df 92       	push	r13
    142a:	7b 01       	movw	r14, r22
    142c:	8c 01       	movw	r16, r24
    142e:	68 94       	set
    1430:	05 c0       	rjmp	.+10     	; 0x143c <__fp_powser+0x20>
    1432:	da 2e       	mov	r13, r26
    1434:	ef 01       	movw	r28, r30
    1436:	76 d0       	rcall	.+236    	; 0x1524 <__mulsf3x>
    1438:	fe 01       	movw	r30, r28
    143a:	e8 94       	clt
    143c:	a5 91       	lpm	r26, Z+
    143e:	25 91       	lpm	r18, Z+
    1440:	35 91       	lpm	r19, Z+
    1442:	45 91       	lpm	r20, Z+
    1444:	55 91       	lpm	r21, Z+
    1446:	ae f3       	brts	.-22     	; 0x1432 <__fp_powser+0x16>
    1448:	ef 01       	movw	r28, r30
    144a:	66 de       	rcall	.-820    	; 0x1118 <__addsf3x>
    144c:	fe 01       	movw	r30, r28
    144e:	97 01       	movw	r18, r14
    1450:	a8 01       	movw	r20, r16
    1452:	da 94       	dec	r13
    1454:	79 f7       	brne	.-34     	; 0x1434 <__fp_powser+0x18>
    1456:	df 90       	pop	r13
    1458:	ef 90       	pop	r14
    145a:	ff 90       	pop	r15
    145c:	0f 91       	pop	r16
    145e:	1f 91       	pop	r17
    1460:	cf 91       	pop	r28
    1462:	df 91       	pop	r29
    1464:	08 95       	ret

00001466 <__fp_pscA>:
    1466:	00 24       	eor	r0, r0
    1468:	0a 94       	dec	r0
    146a:	16 16       	cp	r1, r22
    146c:	17 06       	cpc	r1, r23
    146e:	18 06       	cpc	r1, r24
    1470:	09 06       	cpc	r0, r25
    1472:	08 95       	ret

00001474 <__fp_pscB>:
    1474:	00 24       	eor	r0, r0
    1476:	0a 94       	dec	r0
    1478:	12 16       	cp	r1, r18
    147a:	13 06       	cpc	r1, r19
    147c:	14 06       	cpc	r1, r20
    147e:	05 06       	cpc	r0, r21
    1480:	08 95       	ret

00001482 <__fp_round>:
    1482:	09 2e       	mov	r0, r25
    1484:	03 94       	inc	r0
    1486:	00 0c       	add	r0, r0
    1488:	11 f4       	brne	.+4      	; 0x148e <__fp_round+0xc>
    148a:	88 23       	and	r24, r24
    148c:	52 f0       	brmi	.+20     	; 0x14a2 <__fp_round+0x20>
    148e:	bb 0f       	add	r27, r27
    1490:	40 f4       	brcc	.+16     	; 0x14a2 <__fp_round+0x20>
    1492:	bf 2b       	or	r27, r31
    1494:	11 f4       	brne	.+4      	; 0x149a <__fp_round+0x18>
    1496:	60 ff       	sbrs	r22, 0
    1498:	04 c0       	rjmp	.+8      	; 0x14a2 <__fp_round+0x20>
    149a:	6f 5f       	subi	r22, 0xFF	; 255
    149c:	7f 4f       	sbci	r23, 0xFF	; 255
    149e:	8f 4f       	sbci	r24, 0xFF	; 255
    14a0:	9f 4f       	sbci	r25, 0xFF	; 255
    14a2:	08 95       	ret

000014a4 <__fp_split3>:
    14a4:	57 fd       	sbrc	r21, 7
    14a6:	90 58       	subi	r25, 0x80	; 128
    14a8:	44 0f       	add	r20, r20
    14aa:	55 1f       	adc	r21, r21
    14ac:	59 f0       	breq	.+22     	; 0x14c4 <__fp_splitA+0x10>
    14ae:	5f 3f       	cpi	r21, 0xFF	; 255
    14b0:	71 f0       	breq	.+28     	; 0x14ce <__fp_splitA+0x1a>
    14b2:	47 95       	ror	r20

000014b4 <__fp_splitA>:
    14b4:	88 0f       	add	r24, r24
    14b6:	97 fb       	bst	r25, 7
    14b8:	99 1f       	adc	r25, r25
    14ba:	61 f0       	breq	.+24     	; 0x14d4 <__fp_splitA+0x20>
    14bc:	9f 3f       	cpi	r25, 0xFF	; 255
    14be:	79 f0       	breq	.+30     	; 0x14de <__fp_splitA+0x2a>
    14c0:	87 95       	ror	r24
    14c2:	08 95       	ret
    14c4:	12 16       	cp	r1, r18
    14c6:	13 06       	cpc	r1, r19
    14c8:	14 06       	cpc	r1, r20
    14ca:	55 1f       	adc	r21, r21
    14cc:	f2 cf       	rjmp	.-28     	; 0x14b2 <__fp_split3+0xe>
    14ce:	46 95       	lsr	r20
    14d0:	f1 df       	rcall	.-30     	; 0x14b4 <__fp_splitA>
    14d2:	08 c0       	rjmp	.+16     	; 0x14e4 <__fp_splitA+0x30>
    14d4:	16 16       	cp	r1, r22
    14d6:	17 06       	cpc	r1, r23
    14d8:	18 06       	cpc	r1, r24
    14da:	99 1f       	adc	r25, r25
    14dc:	f1 cf       	rjmp	.-30     	; 0x14c0 <__fp_splitA+0xc>
    14de:	86 95       	lsr	r24
    14e0:	71 05       	cpc	r23, r1
    14e2:	61 05       	cpc	r22, r1
    14e4:	08 94       	sec
    14e6:	08 95       	ret

000014e8 <__fp_zero>:
    14e8:	e8 94       	clt

000014ea <__fp_szero>:
    14ea:	bb 27       	eor	r27, r27
    14ec:	66 27       	eor	r22, r22
    14ee:	77 27       	eor	r23, r23
    14f0:	cb 01       	movw	r24, r22
    14f2:	97 f9       	bld	r25, 7
    14f4:	08 95       	ret

000014f6 <__gesf2>:
    14f6:	65 df       	rcall	.-310    	; 0x13c2 <__fp_cmp>
    14f8:	08 f4       	brcc	.+2      	; 0x14fc <__gesf2+0x6>
    14fa:	8f ef       	ldi	r24, 0xFF	; 255
    14fc:	08 95       	ret

000014fe <inverse>:
    14fe:	9b 01       	movw	r18, r22
    1500:	ac 01       	movw	r20, r24
    1502:	60 e0       	ldi	r22, 0x00	; 0
    1504:	70 e0       	ldi	r23, 0x00	; 0
    1506:	80 e8       	ldi	r24, 0x80	; 128
    1508:	9f e3       	ldi	r25, 0x3F	; 63
    150a:	85 ce       	rjmp	.-758    	; 0x1216 <__divsf3>

0000150c <__mulsf3>:
    150c:	0b d0       	rcall	.+22     	; 0x1524 <__mulsf3x>
    150e:	b9 cf       	rjmp	.-142    	; 0x1482 <__fp_round>
    1510:	aa df       	rcall	.-172    	; 0x1466 <__fp_pscA>
    1512:	28 f0       	brcs	.+10     	; 0x151e <__mulsf3+0x12>
    1514:	af df       	rcall	.-162    	; 0x1474 <__fp_pscB>
    1516:	18 f0       	brcs	.+6      	; 0x151e <__mulsf3+0x12>
    1518:	95 23       	and	r25, r21
    151a:	09 f0       	breq	.+2      	; 0x151e <__mulsf3+0x12>
    151c:	76 cf       	rjmp	.-276    	; 0x140a <__fp_inf>
    151e:	7b cf       	rjmp	.-266    	; 0x1416 <__fp_nan>
    1520:	11 24       	eor	r1, r1
    1522:	e3 cf       	rjmp	.-58     	; 0x14ea <__fp_szero>

00001524 <__mulsf3x>:
    1524:	bf df       	rcall	.-130    	; 0x14a4 <__fp_split3>
    1526:	a0 f3       	brcs	.-24     	; 0x1510 <__mulsf3+0x4>

00001528 <__mulsf3_pse>:
    1528:	95 9f       	mul	r25, r21
    152a:	d1 f3       	breq	.-12     	; 0x1520 <__mulsf3+0x14>
    152c:	95 0f       	add	r25, r21
    152e:	50 e0       	ldi	r21, 0x00	; 0
    1530:	55 1f       	adc	r21, r21
    1532:	62 9f       	mul	r22, r18
    1534:	f0 01       	movw	r30, r0
    1536:	72 9f       	mul	r23, r18
    1538:	bb 27       	eor	r27, r27
    153a:	f0 0d       	add	r31, r0
    153c:	b1 1d       	adc	r27, r1
    153e:	63 9f       	mul	r22, r19
    1540:	aa 27       	eor	r26, r26
    1542:	f0 0d       	add	r31, r0
    1544:	b1 1d       	adc	r27, r1
    1546:	aa 1f       	adc	r26, r26
    1548:	64 9f       	mul	r22, r20
    154a:	66 27       	eor	r22, r22
    154c:	b0 0d       	add	r27, r0
    154e:	a1 1d       	adc	r26, r1
    1550:	66 1f       	adc	r22, r22
    1552:	82 9f       	mul	r24, r18
    1554:	22 27       	eor	r18, r18
    1556:	b0 0d       	add	r27, r0
    1558:	a1 1d       	adc	r26, r1
    155a:	62 1f       	adc	r22, r18
    155c:	73 9f       	mul	r23, r19
    155e:	b0 0d       	add	r27, r0
    1560:	a1 1d       	adc	r26, r1
    1562:	62 1f       	adc	r22, r18
    1564:	83 9f       	mul	r24, r19
    1566:	a0 0d       	add	r26, r0
    1568:	61 1d       	adc	r22, r1
    156a:	22 1f       	adc	r18, r18
    156c:	74 9f       	mul	r23, r20
    156e:	33 27       	eor	r19, r19
    1570:	a0 0d       	add	r26, r0
    1572:	61 1d       	adc	r22, r1
    1574:	23 1f       	adc	r18, r19
    1576:	84 9f       	mul	r24, r20
    1578:	60 0d       	add	r22, r0
    157a:	21 1d       	adc	r18, r1
    157c:	82 2f       	mov	r24, r18
    157e:	76 2f       	mov	r23, r22
    1580:	6a 2f       	mov	r22, r26
    1582:	11 24       	eor	r1, r1
    1584:	9f 57       	subi	r25, 0x7F	; 127
    1586:	50 40       	sbci	r21, 0x00	; 0
    1588:	8a f0       	brmi	.+34     	; 0x15ac <__mulsf3_pse+0x84>
    158a:	e1 f0       	breq	.+56     	; 0x15c4 <__mulsf3_pse+0x9c>
    158c:	88 23       	and	r24, r24
    158e:	4a f0       	brmi	.+18     	; 0x15a2 <__mulsf3_pse+0x7a>
    1590:	ee 0f       	add	r30, r30
    1592:	ff 1f       	adc	r31, r31
    1594:	bb 1f       	adc	r27, r27
    1596:	66 1f       	adc	r22, r22
    1598:	77 1f       	adc	r23, r23
    159a:	88 1f       	adc	r24, r24
    159c:	91 50       	subi	r25, 0x01	; 1
    159e:	50 40       	sbci	r21, 0x00	; 0
    15a0:	a9 f7       	brne	.-22     	; 0x158c <__mulsf3_pse+0x64>
    15a2:	9e 3f       	cpi	r25, 0xFE	; 254
    15a4:	51 05       	cpc	r21, r1
    15a6:	70 f0       	brcs	.+28     	; 0x15c4 <__mulsf3_pse+0x9c>
    15a8:	30 cf       	rjmp	.-416    	; 0x140a <__fp_inf>
    15aa:	9f cf       	rjmp	.-194    	; 0x14ea <__fp_szero>
    15ac:	5f 3f       	cpi	r21, 0xFF	; 255
    15ae:	ec f3       	brlt	.-6      	; 0x15aa <__mulsf3_pse+0x82>
    15b0:	98 3e       	cpi	r25, 0xE8	; 232
    15b2:	dc f3       	brlt	.-10     	; 0x15aa <__mulsf3_pse+0x82>
    15b4:	86 95       	lsr	r24
    15b6:	77 95       	ror	r23
    15b8:	67 95       	ror	r22
    15ba:	b7 95       	ror	r27
    15bc:	f7 95       	ror	r31
    15be:	e7 95       	ror	r30
    15c0:	9f 5f       	subi	r25, 0xFF	; 255
    15c2:	c1 f7       	brne	.-16     	; 0x15b4 <__mulsf3_pse+0x8c>
    15c4:	fe 2b       	or	r31, r30
    15c6:	88 0f       	add	r24, r24
    15c8:	91 1d       	adc	r25, r1
    15ca:	96 95       	lsr	r25
    15cc:	87 95       	ror	r24
    15ce:	97 f9       	bld	r25, 7
    15d0:	08 95       	ret

000015d2 <square>:
    15d2:	9b 01       	movw	r18, r22
    15d4:	ac 01       	movw	r20, r24
    15d6:	9a cf       	rjmp	.-204    	; 0x150c <__mulsf3>

000015d8 <__udivmodhi4>:
    15d8:	aa 1b       	sub	r26, r26
    15da:	bb 1b       	sub	r27, r27
    15dc:	51 e1       	ldi	r21, 0x11	; 17
    15de:	07 c0       	rjmp	.+14     	; 0x15ee <__udivmodhi4_ep>

000015e0 <__udivmodhi4_loop>:
    15e0:	aa 1f       	adc	r26, r26
    15e2:	bb 1f       	adc	r27, r27
    15e4:	a6 17       	cp	r26, r22
    15e6:	b7 07       	cpc	r27, r23
    15e8:	10 f0       	brcs	.+4      	; 0x15ee <__udivmodhi4_ep>
    15ea:	a6 1b       	sub	r26, r22
    15ec:	b7 0b       	sbc	r27, r23

000015ee <__udivmodhi4_ep>:
    15ee:	88 1f       	adc	r24, r24
    15f0:	99 1f       	adc	r25, r25
    15f2:	5a 95       	dec	r21
    15f4:	a9 f7       	brne	.-22     	; 0x15e0 <__udivmodhi4_loop>
    15f6:	80 95       	com	r24
    15f8:	90 95       	com	r25
    15fa:	bc 01       	movw	r22, r24
    15fc:	cd 01       	movw	r24, r26
    15fe:	08 95       	ret

00001600 <__divmodsi4>:
    1600:	97 fb       	bst	r25, 7
    1602:	09 2e       	mov	r0, r25
    1604:	05 26       	eor	r0, r21
    1606:	0e d0       	rcall	.+28     	; 0x1624 <__divmodsi4_neg1>
    1608:	57 fd       	sbrc	r21, 7
    160a:	04 d0       	rcall	.+8      	; 0x1614 <__divmodsi4_neg2>
    160c:	14 d0       	rcall	.+40     	; 0x1636 <__udivmodsi4>
    160e:	0a d0       	rcall	.+20     	; 0x1624 <__divmodsi4_neg1>
    1610:	00 1c       	adc	r0, r0
    1612:	38 f4       	brcc	.+14     	; 0x1622 <__divmodsi4_exit>

00001614 <__divmodsi4_neg2>:
    1614:	50 95       	com	r21
    1616:	40 95       	com	r20
    1618:	30 95       	com	r19
    161a:	21 95       	neg	r18
    161c:	3f 4f       	sbci	r19, 0xFF	; 255
    161e:	4f 4f       	sbci	r20, 0xFF	; 255
    1620:	5f 4f       	sbci	r21, 0xFF	; 255

00001622 <__divmodsi4_exit>:
    1622:	08 95       	ret

00001624 <__divmodsi4_neg1>:
    1624:	f6 f7       	brtc	.-4      	; 0x1622 <__divmodsi4_exit>
    1626:	90 95       	com	r25
    1628:	80 95       	com	r24
    162a:	70 95       	com	r23
    162c:	61 95       	neg	r22
    162e:	7f 4f       	sbci	r23, 0xFF	; 255
    1630:	8f 4f       	sbci	r24, 0xFF	; 255
    1632:	9f 4f       	sbci	r25, 0xFF	; 255
    1634:	08 95       	ret

00001636 <__udivmodsi4>:
    1636:	a1 e2       	ldi	r26, 0x21	; 33
    1638:	1a 2e       	mov	r1, r26
    163a:	aa 1b       	sub	r26, r26
    163c:	bb 1b       	sub	r27, r27
    163e:	fd 01       	movw	r30, r26
    1640:	0d c0       	rjmp	.+26     	; 0x165c <__udivmodsi4_ep>

00001642 <__udivmodsi4_loop>:
    1642:	aa 1f       	adc	r26, r26
    1644:	bb 1f       	adc	r27, r27
    1646:	ee 1f       	adc	r30, r30
    1648:	ff 1f       	adc	r31, r31
    164a:	a2 17       	cp	r26, r18
    164c:	b3 07       	cpc	r27, r19
    164e:	e4 07       	cpc	r30, r20
    1650:	f5 07       	cpc	r31, r21
    1652:	20 f0       	brcs	.+8      	; 0x165c <__udivmodsi4_ep>
    1654:	a2 1b       	sub	r26, r18
    1656:	b3 0b       	sbc	r27, r19
    1658:	e4 0b       	sbc	r30, r20
    165a:	f5 0b       	sbc	r31, r21

0000165c <__udivmodsi4_ep>:
    165c:	66 1f       	adc	r22, r22
    165e:	77 1f       	adc	r23, r23
    1660:	88 1f       	adc	r24, r24
    1662:	99 1f       	adc	r25, r25
    1664:	1a 94       	dec	r1
    1666:	69 f7       	brne	.-38     	; 0x1642 <__udivmodsi4_loop>
    1668:	60 95       	com	r22
    166a:	70 95       	com	r23
    166c:	80 95       	com	r24
    166e:	90 95       	com	r25
    1670:	9b 01       	movw	r18, r22
    1672:	ac 01       	movw	r20, r24
    1674:	bd 01       	movw	r22, r26
    1676:	cf 01       	movw	r24, r30
    1678:	08 95       	ret

0000167a <_exit>:
    167a:	f8 94       	cli

0000167c <__stop_program>:
    167c:	ff cf       	rjmp	.-2      	; 0x167c <__stop_program>
