>>>>>verilog 
>>>>>module main(1,2,3,4); 
>>>>>parameter v=0 
>>>>>paramset A B; 
>>>>>parameter PA; 
>>>>>paramset B C; 
>>>>>parameter PB; 
>>>>>paramset C D; 
>>>>>parameter PC; 
>>>>>paramset D vsource; 
>>>>>parameter PD; 
>>>>>param v=0 
>>>>>list 
module main (.1(1),.2(2),.3(3),.4(4));
  parameter v=0 
  C #(.PC(1.)) v1 (2,1);
  B #(.PB(2.)) v2 (3,1);
  A #(.PA(v)) v3 (4,1);
endmodule // main

main #(.v(v)) m0 (.1(0),.2(1),.3(2),.4(3));
paramset A B;
  parameter PA; 
 .PB=PA;
endparamset

paramset B C;
  parameter PB; 
 .PC=PB;
endparamset

paramset C D;
  parameter PC; 
 .PD=PC;
endparamset

paramset D vsource;
  parameter PD; 
 .dc=PD;
endparamset

param v=0 
>>>>>print dc v(nodes) v(m0.*) y(m0.v*.*) 
main.v1: C from top level
main.v1: C from device_dispatcher
main.v1 discarded: no match: PC
main.v1: 1 candidate found for C
main.v2: B from top level
main.v2: 1 candidate found for B
main.v3: A from top level
main.v3: 1 candidate found for A
print dc v(nodes) v(m0.*) y(m0.v*.*) 
                            ^ ? no match
>>>>>param v=1 
>>>>>dc 
#           v(1)       v(2)       v(3)       v(m0.v1)   v(m0.v2)   v(m0.v3)  
 0.         1.         2.         1.         1.         2.         1.        
>>>>>param v=2 
>>>>>dc 
#           v(1)       v(2)       v(3)       v(m0.v1)   v(m0.v2)   v(m0.v3)  
 0.         1.         2.         2.         1.         2.         2.        
