
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={2,imm}                                Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={2,imm}                               IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlIR_EX=0                                            Premise(F33)
	S50= CtrlIR_MEM=0                                           Premise(F34)
	S51= CtrlIR_DMMU1=0                                         Premise(F35)
	S52= CtrlIR_WB=0                                            Premise(F36)
	S53= CtrlIR_DMMU2=0                                         Premise(F37)

IF(IMMU)	S54= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S55= PC.Out=addr                                            PC-Out(S39)
	S56= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S57= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S58= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S59= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F38)
	S60= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F39)
	S61= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F40)
	S62= IAddrReg.Out=>IMem.RAddr                               Premise(F41)
	S63= IMem.RAddr={pid,addr}                                  Path(S56,S62)
	S64= IMem.Out={2,imm}                                       IMem-Read(S63,S47)
	S65= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S63,S47)
	S66= IMem.Out=>IRMux.MemData                                Premise(F42)
	S67= IRMux.MemData={2,imm}                                  Path(S64,S66)
	S68= IRMux.Out={2,imm}                                      IRMux-Select2(S67)
	S69= ICacheReg.Out=>IRMux.CacheData                         Premise(F43)
	S70= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F44)
	S71= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F45)
	S72= IRMux.Out=>IR_ID.In                                    Premise(F46)
	S73= IR_ID.In={2,imm}                                       Path(S68,S72)
	S74= IMem.MEM8WordOut=>ICache.WData                         Premise(F47)
	S75= ICache.WData=IMemGet8Word({pid,addr})                  Path(S65,S74)
	S76= PC.Out=>ICache.IEA                                     Premise(F48)
	S77= ICache.IEA=addr                                        Path(S55,S76)
	S78= ICache.Hit=ICacheHit(addr)                             ICache-Search(S77)
	S79= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F49)
	S80= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F50)
	S81= CtrlASIDIn=0                                           Premise(F51)
	S82= CtrlCP0=0                                              Premise(F52)
	S83= CP0[ASID]=pid                                          CP0-Hold(S33,S82)
	S84= CtrlEPCIn=0                                            Premise(F53)
	S85= CtrlExCodeIn=0                                         Premise(F54)
	S86= CtrlIMMU=0                                             Premise(F55)
	S87= CtrlPC=0                                               Premise(F56)
	S88= CtrlPCInc=1                                            Premise(F57)
	S89= PC[Out]=addr+4                                         PC-Inc(S39,S87,S88)
	S90= PC[CIA]=addr                                           PC-Inc(S39,S87,S88)
	S91= CtrlIAddrReg=0                                         Premise(F58)
	S92= [IAddrReg]={pid,addr}                                  IAddrReg-Hold(S41,S91)
	S93= CtrlICache=1                                           Premise(F59)
	S94= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S77,S75,S93)
	S95= CtrlIR_IMMU=0                                          Premise(F60)
	S96= CtrlICacheReg=0                                        Premise(F61)
	S97= CtrlIR_ID=1                                            Premise(F62)
	S98= [IR_ID]={2,imm}                                        IR_ID-Write(S73,S97)
	S99= CtrlIMem=0                                             Premise(F63)
	S100= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S47,S99)
	S101= CtrlIRMux=0                                           Premise(F64)
	S102= CtrlIR_EX=0                                           Premise(F65)
	S103= CtrlIR_MEM=0                                          Premise(F66)
	S104= CtrlIR_DMMU1=0                                        Premise(F67)
	S105= CtrlIR_WB=0                                           Premise(F68)
	S106= CtrlIR_DMMU2=0                                        Premise(F69)

ID	S107= CP0.ASID=pid                                          CP0-Read-ASID(S83)
	S108= PC.Out=addr+4                                         PC-Out(S89)
	S109= PC.CIA=addr                                           PC-Out(S90)
	S110= PC.CIA31_28=addr[31:28]                               PC-Out(S90)
	S111= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S92)
	S112= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S92)
	S113= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S92)
	S114= IR_ID.Out={2,imm}                                     IR-Out(S98)
	S115= IR_ID.Out31_26=2                                      IR-Out(S98)
	S116= IR_ID.Out25_0=imm                                     IR-Out(S98)
	S117= IR_ID.Out=>FU.IR_ID                                   Premise(F70)
	S118= FU.IR_ID={2,imm}                                      Path(S114,S117)
	S119= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F71)
	S120= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F72)
	S121= IR_ID.Out31_26=>CU_ID.Op                              Premise(F73)
	S122= CU_ID.Op=2                                            Path(S115,S121)
	S123= PC.CIA31_28=>ADDREXT.PCpart                           Premise(F74)
	S124= ADDREXT.PCpart=addr[31:28]                            Path(S110,S123)
	S125= IR_ID.Out25_0=>ADDREXT.In                             Premise(F75)
	S126= ADDREXT.In=imm                                        Path(S116,S125)
	S127= ADDREXT.Out={addr[31:28],imm,2'b0}                    ADDREXT-EXT(S124,S126)
	S128= ADDREXT.Out=>PC.In                                    Premise(F76)
	S129= PC.In={addr[31:28],imm,2'b0}                          Path(S127,S128)
	S130= IR_ID.Out=>IR_EX.In                                   Premise(F77)
	S131= IR_EX.In={2,imm}                                      Path(S114,S130)
	S132= FU.Halt_ID=>CU_ID.Halt                                Premise(F78)
	S133= FU.Bub_ID=>CU_ID.Bub                                  Premise(F79)
	S134= FU.InID1_RReg=5'b00000                                Premise(F80)
	S135= FU.InID2_RReg=5'b00000                                Premise(F81)
	S136= CtrlASIDIn=0                                          Premise(F82)
	S137= CtrlCP0=0                                             Premise(F83)
	S138= CP0[ASID]=pid                                         CP0-Hold(S83,S137)
	S139= CtrlEPCIn=0                                           Premise(F84)
	S140= CtrlExCodeIn=0                                        Premise(F85)
	S141= CtrlIMMU=0                                            Premise(F86)
	S142= CtrlPC=1                                              Premise(F87)
	S143= CtrlPCInc=0                                           Premise(F88)
	S144= PC[CIA]=addr                                          PC-Hold(S90,S143)
	S145= PC[Out]={addr[31:28],imm,2'b0}                        PC-Write(S129,S142,S143)
	S146= CtrlIAddrReg=0                                        Premise(F89)
	S147= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S92,S146)
	S148= CtrlICache=0                                          Premise(F90)
	S149= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S94,S148)
	S150= CtrlIR_IMMU=0                                         Premise(F91)
	S151= CtrlICacheReg=0                                       Premise(F92)
	S152= CtrlIR_ID=0                                           Premise(F93)
	S153= [IR_ID]={2,imm}                                       IR_ID-Hold(S98,S152)
	S154= CtrlIMem=0                                            Premise(F94)
	S155= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S100,S154)
	S156= CtrlIRMux=0                                           Premise(F95)
	S157= CtrlIR_EX=1                                           Premise(F96)
	S158= [IR_EX]={2,imm}                                       IR_EX-Write(S131,S157)
	S159= CtrlIR_MEM=0                                          Premise(F97)
	S160= CtrlIR_DMMU1=0                                        Premise(F98)
	S161= CtrlIR_WB=0                                           Premise(F99)
	S162= CtrlIR_DMMU2=0                                        Premise(F100)

EX	S163= CP0.ASID=pid                                          CP0-Read-ASID(S138)
	S164= PC.CIA=addr                                           PC-Out(S144)
	S165= PC.CIA31_28=addr[31:28]                               PC-Out(S144)
	S166= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S145)
	S167= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S147)
	S168= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S147)
	S169= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S147)
	S170= IR_ID.Out={2,imm}                                     IR-Out(S153)
	S171= IR_ID.Out31_26=2                                      IR-Out(S153)
	S172= IR_ID.Out25_0=imm                                     IR-Out(S153)
	S173= IR_EX.Out={2,imm}                                     IR_EX-Out(S158)
	S174= IR_EX.Out31_26=2                                      IR_EX-Out(S158)
	S175= IR_EX.Out25_0=imm                                     IR_EX-Out(S158)
	S176= IR_EX.Out=>FU.IR_EX                                   Premise(F101)
	S177= FU.IR_EX={2,imm}                                      Path(S173,S176)
	S178= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F102)
	S179= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F103)
	S180= IR_EX.Out31_26=>CU_EX.Op                              Premise(F104)
	S181= CU_EX.Op=2                                            Path(S174,S180)
	S182= IR_EX.Out=>IR_MEM.In                                  Premise(F105)
	S183= IR_MEM.In={2,imm}                                     Path(S173,S182)
	S184= FU.InEX_WReg=5'b00000                                 Premise(F106)
	S185= CtrlASIDIn=0                                          Premise(F107)
	S186= CtrlCP0=0                                             Premise(F108)
	S187= CP0[ASID]=pid                                         CP0-Hold(S138,S186)
	S188= CtrlEPCIn=0                                           Premise(F109)
	S189= CtrlExCodeIn=0                                        Premise(F110)
	S190= CtrlIMMU=0                                            Premise(F111)
	S191= CtrlPC=0                                              Premise(F112)
	S192= CtrlPCInc=0                                           Premise(F113)
	S193= PC[CIA]=addr                                          PC-Hold(S144,S192)
	S194= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S145,S191,S192)
	S195= CtrlIAddrReg=0                                        Premise(F114)
	S196= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S147,S195)
	S197= CtrlICache=0                                          Premise(F115)
	S198= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S149,S197)
	S199= CtrlIR_IMMU=0                                         Premise(F116)
	S200= CtrlICacheReg=0                                       Premise(F117)
	S201= CtrlIR_ID=0                                           Premise(F118)
	S202= [IR_ID]={2,imm}                                       IR_ID-Hold(S153,S201)
	S203= CtrlIMem=0                                            Premise(F119)
	S204= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S155,S203)
	S205= CtrlIRMux=0                                           Premise(F120)
	S206= CtrlIR_EX=0                                           Premise(F121)
	S207= [IR_EX]={2,imm}                                       IR_EX-Hold(S158,S206)
	S208= CtrlIR_MEM=1                                          Premise(F122)
	S209= [IR_MEM]={2,imm}                                      IR_MEM-Write(S183,S208)
	S210= CtrlIR_DMMU1=0                                        Premise(F123)
	S211= CtrlIR_WB=0                                           Premise(F124)
	S212= CtrlIR_DMMU2=0                                        Premise(F125)

MEM	S213= CP0.ASID=pid                                          CP0-Read-ASID(S187)
	S214= PC.CIA=addr                                           PC-Out(S193)
	S215= PC.CIA31_28=addr[31:28]                               PC-Out(S193)
	S216= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S194)
	S217= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S196)
	S218= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S196)
	S219= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S196)
	S220= IR_ID.Out={2,imm}                                     IR-Out(S202)
	S221= IR_ID.Out31_26=2                                      IR-Out(S202)
	S222= IR_ID.Out25_0=imm                                     IR-Out(S202)
	S223= IR_EX.Out={2,imm}                                     IR_EX-Out(S207)
	S224= IR_EX.Out31_26=2                                      IR_EX-Out(S207)
	S225= IR_EX.Out25_0=imm                                     IR_EX-Out(S207)
	S226= IR_MEM.Out={2,imm}                                    IR_MEM-Out(S209)
	S227= IR_MEM.Out31_26=2                                     IR_MEM-Out(S209)
	S228= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S209)
	S229= IR_MEM.Out=>FU.IR_MEM                                 Premise(F126)
	S230= FU.IR_MEM={2,imm}                                     Path(S226,S229)
	S231= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F127)
	S232= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F128)
	S233= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F129)
	S234= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F130)
	S235= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F131)
	S236= CU_MEM.Op=2                                           Path(S227,S235)
	S237= IR_MEM.Out=>IR_DMMU1.In                               Premise(F132)
	S238= IR_DMMU1.In={2,imm}                                   Path(S226,S237)
	S239= IR_MEM.Out=>IR_WB.In                                  Premise(F133)
	S240= IR_WB.In={2,imm}                                      Path(S226,S239)
	S241= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F134)
	S242= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F135)
	S243= FU.InMEM_WReg=5'b00000                                Premise(F136)
	S244= CtrlASIDIn=0                                          Premise(F137)
	S245= CtrlCP0=0                                             Premise(F138)
	S246= CP0[ASID]=pid                                         CP0-Hold(S187,S245)
	S247= CtrlEPCIn=0                                           Premise(F139)
	S248= CtrlExCodeIn=0                                        Premise(F140)
	S249= CtrlIMMU=0                                            Premise(F141)
	S250= CtrlPC=0                                              Premise(F142)
	S251= CtrlPCInc=0                                           Premise(F143)
	S252= PC[CIA]=addr                                          PC-Hold(S193,S251)
	S253= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S194,S250,S251)
	S254= CtrlIAddrReg=0                                        Premise(F144)
	S255= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S196,S254)
	S256= CtrlICache=0                                          Premise(F145)
	S257= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S198,S256)
	S258= CtrlIR_IMMU=0                                         Premise(F146)
	S259= CtrlICacheReg=0                                       Premise(F147)
	S260= CtrlIR_ID=0                                           Premise(F148)
	S261= [IR_ID]={2,imm}                                       IR_ID-Hold(S202,S260)
	S262= CtrlIMem=0                                            Premise(F149)
	S263= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S204,S262)
	S264= CtrlIRMux=0                                           Premise(F150)
	S265= CtrlIR_EX=0                                           Premise(F151)
	S266= [IR_EX]={2,imm}                                       IR_EX-Hold(S207,S265)
	S267= CtrlIR_MEM=0                                          Premise(F152)
	S268= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S209,S267)
	S269= CtrlIR_DMMU1=1                                        Premise(F153)
	S270= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Write(S238,S269)
	S271= CtrlIR_WB=1                                           Premise(F154)
	S272= [IR_WB]={2,imm}                                       IR_WB-Write(S240,S271)
	S273= CtrlIR_DMMU2=0                                        Premise(F155)

WB	S274= CP0.ASID=pid                                          CP0-Read-ASID(S246)
	S275= PC.CIA=addr                                           PC-Out(S252)
	S276= PC.CIA31_28=addr[31:28]                               PC-Out(S252)
	S277= PC.Out={addr[31:28],imm,2'b0}                         PC-Out(S253)
	S278= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S255)
	S279= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S255)
	S280= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S255)
	S281= IR_ID.Out={2,imm}                                     IR-Out(S261)
	S282= IR_ID.Out31_26=2                                      IR-Out(S261)
	S283= IR_ID.Out25_0=imm                                     IR-Out(S261)
	S284= IR_EX.Out={2,imm}                                     IR_EX-Out(S266)
	S285= IR_EX.Out31_26=2                                      IR_EX-Out(S266)
	S286= IR_EX.Out25_0=imm                                     IR_EX-Out(S266)
	S287= IR_MEM.Out={2,imm}                                    IR_MEM-Out(S268)
	S288= IR_MEM.Out31_26=2                                     IR_MEM-Out(S268)
	S289= IR_MEM.Out25_0=imm                                    IR_MEM-Out(S268)
	S290= IR_DMMU1.Out={2,imm}                                  IR_DMMU1-Out(S270)
	S291= IR_DMMU1.Out31_26=2                                   IR_DMMU1-Out(S270)
	S292= IR_DMMU1.Out25_0=imm                                  IR_DMMU1-Out(S270)
	S293= IR_WB.Out={2,imm}                                     IR-Out(S272)
	S294= IR_WB.Out31_26=2                                      IR-Out(S272)
	S295= IR_WB.Out25_0=imm                                     IR-Out(S272)
	S296= IR_WB.Out=>FU.IR_WB                                   Premise(F209)
	S297= FU.IR_WB={2,imm}                                      Path(S293,S296)
	S298= IR_WB.Out31_26=>CU_WB.Op                              Premise(F210)
	S299= CU_WB.Op=2                                            Path(S294,S298)
	S300= FU.InWB_WReg=5'b00000                                 Premise(F211)
	S301= CtrlASIDIn=0                                          Premise(F212)
	S302= CtrlCP0=0                                             Premise(F213)
	S303= CP0[ASID]=pid                                         CP0-Hold(S246,S302)
	S304= CtrlEPCIn=0                                           Premise(F214)
	S305= CtrlExCodeIn=0                                        Premise(F215)
	S306= CtrlIMMU=0                                            Premise(F216)
	S307= CtrlPC=0                                              Premise(F217)
	S308= CtrlPCInc=0                                           Premise(F218)
	S309= PC[CIA]=addr                                          PC-Hold(S252,S308)
	S310= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S253,S307,S308)
	S311= CtrlIAddrReg=0                                        Premise(F219)
	S312= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S255,S311)
	S313= CtrlICache=0                                          Premise(F220)
	S314= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S257,S313)
	S315= CtrlIR_IMMU=0                                         Premise(F221)
	S316= CtrlICacheReg=0                                       Premise(F222)
	S317= CtrlIR_ID=0                                           Premise(F223)
	S318= [IR_ID]={2,imm}                                       IR_ID-Hold(S261,S317)
	S319= CtrlIMem=0                                            Premise(F224)
	S320= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S263,S319)
	S321= CtrlIRMux=0                                           Premise(F225)
	S322= CtrlIR_EX=0                                           Premise(F226)
	S323= [IR_EX]={2,imm}                                       IR_EX-Hold(S266,S322)
	S324= CtrlIR_MEM=0                                          Premise(F227)
	S325= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S268,S324)
	S326= CtrlIR_DMMU1=0                                        Premise(F228)
	S327= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Hold(S270,S326)
	S328= CtrlIR_WB=0                                           Premise(F229)
	S329= [IR_WB]={2,imm}                                       IR_WB-Hold(S272,S328)
	S330= CtrlIR_DMMU2=0                                        Premise(F230)

POST	S303= CP0[ASID]=pid                                         CP0-Hold(S246,S302)
	S309= PC[CIA]=addr                                          PC-Hold(S252,S308)
	S310= PC[Out]={addr[31:28],imm,2'b0}                        PC-Hold(S253,S307,S308)
	S312= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S255,S311)
	S314= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S257,S313)
	S318= [IR_ID]={2,imm}                                       IR_ID-Hold(S261,S317)
	S320= IMem[{pid,addr}]={2,imm}                              IMem-Hold(S263,S319)
	S323= [IR_EX]={2,imm}                                       IR_EX-Hold(S266,S322)
	S325= [IR_MEM]={2,imm}                                      IR_MEM-Hold(S268,S324)
	S327= [IR_DMMU1]={2,imm}                                    IR_DMMU1-Hold(S270,S326)
	S329= [IR_WB]={2,imm}                                       IR_WB-Hold(S272,S328)

