#Timing report of worst 49 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : clock_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                       3.536    59.669
clock_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                        1.406    61.075
clock_dffe_Q.QEN[0] (Q_FRAG)                                                                                                        3.938    65.013
data arrival time                                                                                                                            65.013

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
clock_dffe_Q.QCK[0] (Q_FRAG)                                                                                                       10.532    10.532
clock uncertainty                                                                                                                   0.000    10.532
cell setup time                                                                                                                    -0.591     9.941
data required time                                                                                                                            9.941
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            9.941
data arrival time                                                                                                                           -65.013
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -55.072


#Path 2
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XSL[0] (T_FRAG)                                                      5.068    61.201
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                                       1.462    62.663
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                                       0.000    62.663
data arrival time                                                                                                                            62.663

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                      8.626     8.626
clock uncertainty                                                                                                                   0.000     8.626
cell setup time                                                                                                                     0.105     8.732
data required time                                                                                                                            8.732
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            8.732
data arrival time                                                                                                                           -62.663
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.932


#Path 3
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                      5.591    61.725
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                       1.462    63.187
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                                       0.000    63.187
data arrival time                                                                                                                            63.187

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                      9.546     9.546
clock uncertainty                                                                                                                   0.000     9.546
cell setup time                                                                                                                     0.105     9.651
data required time                                                                                                                            9.651
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            9.651
data arrival time                                                                                                                           -63.187
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.535


#Path 4
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XSL[0] (T_FRAG)                                                      6.079    62.213
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                                       1.462    63.675
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                                       0.000    63.675
data arrival time                                                                                                                            63.675

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                     10.299    10.299
clock uncertainty                                                                                                                   0.000    10.299
cell setup time                                                                                                                     0.105    10.405
data required time                                                                                                                           10.405
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.405
data arrival time                                                                                                                           -63.675
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.270


#Path 5
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XSL[0] (T_FRAG)                                                      5.972    62.105
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                                       1.462    63.567
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                                       0.000    63.567
data arrival time                                                                                                                            63.567

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                     10.347    10.347
clock uncertainty                                                                                                                   0.000    10.347
cell setup time                                                                                                                     0.105    10.453
data required time                                                                                                                           10.453
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.453
data arrival time                                                                                                                           -63.567
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.115


#Path 6
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XSL[0] (T_FRAG)                                                      5.968    62.102
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                                       1.462    63.564
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                                       0.000    63.564
data arrival time                                                                                                                            63.564

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                     10.434    10.434
clock uncertainty                                                                                                                   0.000    10.434
cell setup time                                                                                                                     0.105    10.539
data required time                                                                                                                           10.539
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.539
data arrival time                                                                                                                           -63.564
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -53.025


#Path 7
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                                                       4.740    60.874
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                        1.462    62.336
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                       0.000    62.336
data arrival time                                                                                                                            62.336

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                      9.486     9.486
clock uncertainty                                                                                                                   0.000     9.486
cell setup time                                                                                                                     0.105     9.592
data required time                                                                                                                            9.592
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            9.592
data arrival time                                                                                                                           -62.336
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.744


#Path 8
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XSL[0] (T_FRAG)                                                      4.549    60.682
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                                                       1.462    62.144
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                                       0.000    62.144
data arrival time                                                                                                                            62.144

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                      9.491     9.491
clock uncertainty                                                                                                                   0.000     9.491
cell setup time                                                                                                                     0.105     9.597
data required time                                                                                                                            9.597
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            9.597
data arrival time                                                                                                                           -62.144
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.548


#Path 9
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XSL[0] (T_FRAG)                                                      5.082    61.216
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                                       1.462    62.678
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                                       0.000    62.678
data arrival time                                                                                                                            62.678

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
clock uncertainty                                                                                                                   0.000    10.272
cell setup time                                                                                                                     0.105    10.378
data required time                                                                                                                           10.378
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.378
data arrival time                                                                                                                           -62.678
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.300


#Path 10
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XSL[0] (T_FRAG)                                                      4.370    60.504
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                                       1.462    61.966
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                                       0.000    61.966
data arrival time                                                                                                                            61.966

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                      9.573     9.573
clock uncertainty                                                                                                                   0.000     9.573
cell setup time                                                                                                                     0.105     9.679
data required time                                                                                                                            9.679
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            9.679
data arrival time                                                                                                                           -61.966
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -52.287


#Path 11
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XSL[0] (T_FRAG)                                                      4.736    60.869
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                                       1.462    62.331
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                       0.000    62.331
data arrival time                                                                                                                            62.331

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                     10.381    10.381
clock uncertainty                                                                                                                   0.000    10.381
cell setup time                                                                                                                     0.105    10.487
data required time                                                                                                                           10.487
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.487
data arrival time                                                                                                                           -62.331
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -51.845


#Path 12
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XSL[0] (T_FRAG)                                                      5.443    61.577
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                                       1.462    63.039
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                                       0.000    63.039
data arrival time                                                                                                                            63.039

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                     11.145    11.145
clock uncertainty                                                                                                                   0.000    11.145
cell setup time                                                                                                                     0.105    11.250
data required time                                                                                                                           11.250
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.250
data arrival time                                                                                                                           -63.039
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -51.788


#Path 13
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XSL[0] (T_FRAG)                                                      4.505    60.638
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                                       1.462    62.100
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                                       0.000    62.100
data arrival time                                                                                                                            62.100

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                     10.312    10.312
clock uncertainty                                                                                                                   0.000    10.312
cell setup time                                                                                                                     0.105    10.417
data required time                                                                                                                           10.417
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.417
data arrival time                                                                                                                           -62.100
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -51.683


#Path 14
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XSL[0] (T_FRAG)                                                      4.372    60.506
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                       1.462    61.968
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                                       0.000    61.968
data arrival time                                                                                                                            61.968

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                     10.319    10.319
clock uncertainty                                                                                                                   0.000    10.319
cell setup time                                                                                                                     0.105    10.425
data required time                                                                                                                           10.425
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.425
data arrival time                                                                                                                           -61.968
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -51.543


#Path 15
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XSL[0] (T_FRAG)                                                       3.481    59.614
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                        1.462    61.076
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                       0.000    61.076
data arrival time                                                                                                                            61.076

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                     10.348    10.348
clock uncertainty                                                                                                                   0.000    10.348
cell setup time                                                                                                                     0.105    10.453
data required time                                                                                                                           10.453
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.453
data arrival time                                                                                                                           -61.076
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.623


#Path 16
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                                      3.295    59.428
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                                       1.462    60.890
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                       0.000    60.890
data arrival time                                                                                                                            60.890

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                     10.285    10.285
clock uncertainty                                                                                                                   0.000    10.285
cell setup time                                                                                                                     0.105    10.390
data required time                                                                                                                           10.390
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.390
data arrival time                                                                                                                           -60.890
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.500


#Path 17
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                                       5.002    61.136
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                        1.462    62.598
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                        0.000    62.598
data arrival time                                                                                                                            62.598

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                      12.190    12.190
clock uncertainty                                                                                                                   0.000    12.190
cell setup time                                                                                                                     0.105    12.296
data required time                                                                                                                           12.296
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.296
data arrival time                                                                                                                           -62.598
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.302


#Path 18
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                                                       4.000    60.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                        1.462    61.596
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                                        0.000    61.596
data arrival time                                                                                                                            61.596

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                      11.330    11.330
clock uncertainty                                                                                                                   0.000    11.330
cell setup time                                                                                                                     0.105    11.435
data required time                                                                                                                           11.435
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.435
data arrival time                                                                                                                           -61.596
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.161


#Path 19
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                                       3.847    59.981
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                        1.462    61.443
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                                        0.000    61.443
data arrival time                                                                                                                            61.443

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                      11.181    11.181
clock uncertainty                                                                                                                   0.000    11.181
cell setup time                                                                                                                     0.105    11.286
data required time                                                                                                                           11.286
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.286
data arrival time                                                                                                                           -61.443
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -50.157


#Path 20
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                                                       3.497    59.631
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                        1.462    61.093
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                       0.000    61.093
data arrival time                                                                                                                            61.093

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                     11.303    11.303
clock uncertainty                                                                                                                   0.000    11.303
cell setup time                                                                                                                     0.105    11.408
data required time                                                                                                                           11.408
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.408
data arrival time                                                                                                                           -61.093
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -49.685


#Path 21
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                                       4.673    60.807
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                        1.462    62.269
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                        0.000    62.269
data arrival time                                                                                                                            62.269

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                      12.981    12.981
clock uncertainty                                                                                                                   0.000    12.981
cell setup time                                                                                                                     0.105    13.086
data required time                                                                                                                           13.086
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           13.086
data arrival time                                                                                                                           -62.269
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -49.183


#Path 22
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.135    33.905
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    34.900
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.553    38.454
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    39.449
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.477    43.926
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    45.232
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.568    48.800
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    50.051
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.630    53.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    54.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.454    59.130
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    60.436
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                        0.000    60.436
data arrival time                                                                                                                            60.436

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                      11.242    11.242
clock uncertainty                                                                                                                   0.000    11.242
cell setup time                                                                                                                     0.105    11.347
data required time                                                                                                                           11.347
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.347
data arrival time                                                                                                                           -60.436
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -49.089


#Path 23
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.135    33.905
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    34.900
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.553    38.454
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    39.449
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.477    43.926
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    45.232
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.568    48.800
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    50.051
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.630    53.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    54.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                       3.530    58.206
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                        1.305    59.511
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                        0.000    59.511
data arrival time                                                                                                                            59.511

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                      10.425    10.425
clock uncertainty                                                                                                                   0.000    10.425
cell setup time                                                                                                                     0.105    10.530
data required time                                                                                                                           10.530
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           10.530
data arrival time                                                                                                                           -59.511
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -48.981


#Path 24
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                                                       3.329    59.463
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                        1.462    60.925
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                        0.000    60.925
data arrival time                                                                                                                            60.925

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                      12.041    12.041
clock uncertainty                                                                                                                   0.000    12.041
cell setup time                                                                                                                     0.105    12.147
data required time                                                                                                                           12.147
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           12.147
data arrival time                                                                                                                           -60.925
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -48.778


#Path 25
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                             4.418    35.188
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_8_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                              0.996    36.183
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                               3.197    39.380
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.593    40.973
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                         4.457    45.431
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                          1.305    46.736
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                   3.148    49.884
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                    0.996    50.880
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                             4.003    54.883
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                              1.251    56.134
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XSL[0] (T_FRAG)                                                      2.486    58.620
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                       1.462    60.082
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                       0.000    60.082
data arrival time                                                                                                                            60.082

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                     11.208    11.208
clock uncertainty                                                                                                                   0.000    11.208
cell setup time                                                                                                                     0.105    11.314
data required time                                                                                                                           11.314
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.314
data arrival time                                                                                                                           -60.082
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -48.769


#Path 26
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                                Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                     10.272    10.272
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                                     1.701    11.974
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.908    15.882
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_19_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    16.877
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  3.681    20.558
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    21.554
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.102    24.656
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    25.652
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.123    29.774
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_16_I0_LUT2_O_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    30.770
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.TBS[0] (C_FRAG)                                  3.135    33.905
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_7_I0_LUT4_O_I2_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                   0.996    34.900
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                   3.553    38.454
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                    0.996    39.449
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                  4.477    43.926
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0_O_LUT3_O_3_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                   1.305    45.232
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                   3.568    48.800
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                    1.251    50.051
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                                             3.630    53.681
clock_dffe_Q_EN_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                              0.996    54.676
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                                  3.640    58.316
clock_dffe_Q_EN_LUT2_O_I0_LUT2_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                   1.305    59.621
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                        0.000    59.621
data arrival time                                                                                                                            59.621

clock clk (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                            0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                      11.180    11.180
clock uncertainty                                                                                                                   0.000    11.180
cell setup time                                                                                                                     0.105    11.285
data required time                                                                                                                           11.285
---------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                           11.285
data arrival time                                                                                                                           -59.621
---------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                            -48.336


#Path 27
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : out:y.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                          6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                         1.701     8.325
y_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                     2.766    11.091
y_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                      1.406    12.497
y_LUT2_O.t_frag.XAB[0] (T_FRAG)                                               3.182    15.679
y_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                1.305    16.984
$iopadmap$sequencedetector.y.O_DAT[0] (BIDIR_CELL)                            7.663    24.647
$iopadmap$sequencedetector.y.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.456
out:y.outpad[0] (.output)                                                     0.000    34.456
data arrival time                                                                      34.456

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -34.456
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -34.456


#Path 28
Startpoint: g_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : out:g.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                       5.406     5.406
g_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     7.108
$iopadmap$sequencedetector.g.O_DAT[0] (BIDIR_CELL)                           10.889    17.996
$iopadmap$sequencedetector.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    27.805
out:g.outpad[0] (.output)                                                     0.000    27.805
data arrival time                                                                      27.805

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -27.805
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -27.805


#Path 29
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : out:a.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       5.524     5.524
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     7.225
$iopadmap$sequencedetector.a.O_DAT[0] (BIDIR_CELL)                            9.682    16.907
$iopadmap$sequencedetector.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    26.716
out:a.outpad[0] (.output)                                                     0.000    26.716
data arrival time                                                                      26.716

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -26.716
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -26.716


#Path 30
Startpoint: f_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : out:f.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                       6.422     6.422
f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     8.123
$iopadmap$sequencedetector.f.O_DAT[0] (BIDIR_CELL)                            8.352    16.476
$iopadmap$sequencedetector.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    26.285
out:f.outpad[0] (.output)                                                     0.000    26.285
data arrival time                                                                      26.285

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -26.285
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -26.285


#Path 31
Startpoint: e_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : out:e.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                       6.660     6.660
e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     8.361
$iopadmap$sequencedetector.e.O_DAT[0] (BIDIR_CELL)                            7.529    15.891
$iopadmap$sequencedetector.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    25.700
out:e.outpad[0] (.output)                                                     0.000    25.700
data arrival time                                                                      25.700

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -25.700
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -25.700


#Path 32
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : out:d.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       5.524     5.524
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     7.225
$iopadmap$sequencedetector.d.O_DAT[0] (BIDIR_CELL)                            7.833    15.058
$iopadmap$sequencedetector.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    24.867
out:d.outpad[0] (.output)                                                     0.000    24.867
data arrival time                                                                      24.867

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -24.867
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -24.867


#Path 33
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : currentstate_dff_Q_2.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     8.325
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519    10.844
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    12.250
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.706    15.956
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.362
f_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                 3.146    20.508
f_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.705    22.213
f_dff_Q_D_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                2.707    24.920
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.501    26.421
currentstate_dff_Q_2.QD[0] (Q_FRAG)                                     3.518    29.939
data arrival time                                                                29.939

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                    4.993     4.993
clock uncertainty                                                       0.000     4.993
cell setup time                                                         0.105     5.098
data required time                                                                5.098
---------------------------------------------------------------------------------------
data required time                                                                5.098
data arrival time                                                               -29.939
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -24.840


#Path 34
Startpoint: c_dff_Q.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : out:c.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                       5.495     5.495
c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     7.196
$iopadmap$sequencedetector.c.O_DAT[0] (BIDIR_CELL)                            7.740    14.936
$iopadmap$sequencedetector.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    24.745
out:c.outpad[0] (.output)                                                     0.000    24.745
data arrival time                                                                      24.745

clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
clock uncertainty                                                             0.000     0.000
output external delay                                                         0.000     0.000
data required time                                                                      0.000
---------------------------------------------------------------------------------------------
data required time                                                                      0.000
data arrival time                                                                     -24.745
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -24.745


#Path 35
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     8.325
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519    10.844
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    12.250
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.706    15.956
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.362
f_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                 3.146    20.508
f_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.705    22.213
f_dff_Q_D_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                2.707    24.920
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                 1.501    26.421
e_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 2.400    28.821
e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    30.126
e_dff_Q.QD[0] (Q_FRAG)                                                  0.000    30.126
data arrival time                                                                30.126

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                 6.660     6.660
clock uncertainty                                                       0.000     6.660
cell setup time                                                         0.105     6.765
data required time                                                                6.765
---------------------------------------------------------------------------------------
data required time                                                                6.765
data arrival time                                                               -30.126
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -23.361


#Path 36
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q_2.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                       6.426    17.384
f_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.593    18.977
f_dff_Q_D_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                      2.707    21.684
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                       1.501    23.185
currentstate_dff_Q_2.QD[0] (Q_FRAG)                                           3.518    26.703
data arrival time                                                                      26.703

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_2.QCK[0] (Q_FRAG)                                          4.993     4.993
clock uncertainty                                                             0.000     4.993
cell setup time                                                               0.105     5.098
data required time                                                                      5.098
---------------------------------------------------------------------------------------------
data required time                                                                      5.098
data arrival time                                                                     -26.703
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -21.604


#Path 37
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                       6.426    17.384
f_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.593    18.977
f_dff_Q_D_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                      2.707    21.684
f_dff_Q_D_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                       1.501    23.185
e_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                       2.400    25.585
e_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.305    26.890
e_dff_Q.QD[0] (Q_FRAG)                                                        0.000    26.890
data arrival time                                                                      26.890

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                       6.660     6.660
clock uncertainty                                                             0.000     6.660
cell setup time                                                               0.105     6.765
data required time                                                                      6.765
---------------------------------------------------------------------------------------------
data required time                                                                      6.765
data arrival time                                                                     -26.890
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -20.125


#Path 38
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                             7.582    18.540
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.406    19.946
a_dff_Q_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                                       3.115    23.060
a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.552    24.613
a_dff_Q.QD[0] (Q_FRAG)                                                        0.000    24.613
data arrival time                                                                      24.613

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                       5.524     5.524
clock uncertainty                                                             0.000     5.524
cell setup time                                                               0.105     5.629
data required time                                                                      5.629
---------------------------------------------------------------------------------------------
data required time                                                                      5.629
data arrival time                                                                     -24.613
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -18.983


#Path 39
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     8.325
f_dff_Q_D_LUT4_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                       3.558    11.883
f_dff_Q_D_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.519    13.402
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       3.627    17.029
e_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.501    18.530
a_dff_Q_D_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 3.115    21.644
a_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.552    23.197
a_dff_Q.QD[0] (Q_FRAG)                                                  0.000    23.197
data arrival time                                                                23.197

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                 5.524     5.524
clock uncertainty                                                       0.000     5.524
cell setup time                                                         0.105     5.629
data required time                                                                5.629
---------------------------------------------------------------------------------------
data required time                                                                5.629
data arrival time                                                               -23.197
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -17.567


#Path 40
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
g_dff_Q_D_LUT3_O.t_frag.XA1[0] (T_FRAG)                                       9.430    20.388
g_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.549    21.938
g_dff_Q.QD[0] (Q_FRAG)                                                        0.000    21.938
data arrival time                                                                      21.938

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                       5.406     5.406
clock uncertainty                                                             0.000     5.406
cell setup time                                                               0.105     5.512
data required time                                                                      5.512
---------------------------------------------------------------------------------------------
data required time                                                                      5.512
data arrival time                                                                     -21.938
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -16.426


#Path 41
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : currentstate_dff_Q_1.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     8.325
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519    10.844
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    12.250
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.706    15.956
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.362
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.166    21.528
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    22.833
currentstate_dff_Q_1.QD[0] (Q_FRAG)                                     0.000    22.833
data arrival time                                                                22.833

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    6.624     6.624
clock uncertainty                                                       0.000     6.624
cell setup time                                                         0.105     6.729
data required time                                                                6.729
---------------------------------------------------------------------------------------
data required time                                                                6.729
data arrival time                                                               -22.833
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -16.104


#Path 42
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     8.325
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519    10.844
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    12.250
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.706    15.956
a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.406    17.362
f_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                 3.146    20.508
f_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.705    22.213
f_dff_Q.QD[0] (Q_FRAG)                                                  0.000    22.213
data arrival time                                                                22.213

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                 6.422     6.422
clock uncertainty                                                       0.000     6.422
cell setup time                                                         0.105     6.527
data required time                                                                6.527
---------------------------------------------------------------------------------------
data required time                                                                6.527
data arrival time                                                               -22.213
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -15.686


#Path 43
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q_1.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                             8.570    19.528
f_dff_Q_D_LUT3_I0_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                              1.462    20.990
currentstate_dff_Q_1.QD[0] (Q_FRAG)                                           0.000    20.990
data arrival time                                                                      20.990

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                          6.624     6.624
clock uncertainty                                                             0.000     6.624
cell setup time                                                               0.105     6.729
data required time                                                                      6.729
---------------------------------------------------------------------------------------------
data required time                                                                      6.729
data arrival time                                                                     -20.990
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -14.260


#Path 44
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
c_dff_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                       7.471    18.429
c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.305    19.734
c_dff_Q.QD[0] (Q_FRAG)                                                        0.000    19.734
data arrival time                                                                      19.734

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                       5.495     5.495
clock uncertainty                                                             0.000     5.495
cell setup time                                                               0.105     5.600
data required time                                                                      5.600
---------------------------------------------------------------------------------------------
data required time                                                                      5.600
data arrival time                                                                     -19.734
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -14.134


#Path 45
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                           7.403    18.361
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                            1.305    19.666
currentstate_dff_Q.QD[0] (Q_FRAG)                                             0.000    19.666
data arrival time                                                                      19.666

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                            5.655     5.655
clock uncertainty                                                             0.000     5.655
cell setup time                                                               0.105     5.761
data required time                                                                      5.761
---------------------------------------------------------------------------------------------
data required time                                                                      5.761
data arrival time                                                                     -19.666
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -13.906


#Path 46
Startpoint: x.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                            0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
x.inpad[0] (.input)                                                           0.000     0.000
$iopadmap$sequencedetector.x.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$sequencedetector.x.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
f_dff_Q_D_LUT4_O.c_frag.TSL[0] (C_FRAG)                                       6.426    17.384
f_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.593    18.977
f_dff_Q.QD[0] (Q_FRAG)                                                        0.000    18.977
data arrival time                                                                      18.977

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                         0.000     0.000
clock source latency                                                          0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                                   0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                       6.422     6.422
clock uncertainty                                                             0.000     6.422
cell setup time                                                               0.105     6.527
data required time                                                                      6.527
---------------------------------------------------------------------------------------------
data required time                                                                      6.527
data arrival time                                                                     -18.977
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.450


#Path 47
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : currentstate_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                      6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                     1.701     8.325
f_dff_Q_D_LUT4_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.558    11.883
f_dff_Q_D_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.519    13.402
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                       3.292    16.694
f_dff_Q_D_LUT3_I0_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                        1.462    18.156
currentstate_dff_Q.QD[0] (Q_FRAG)                                         0.000    18.156
data arrival time                                                                  18.156

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                     0.000     0.000
clock source latency                                                      0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                               0.000     0.000
currentstate_dff_Q.QCK[0] (Q_FRAG)                                        5.655     5.655
clock uncertainty                                                         0.000     5.655
cell setup time                                                           0.105     5.761
data required time                                                                  5.761
-----------------------------------------------------------------------------------------
data required time                                                                  5.761
data arrival time                                                                 -18.156
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -12.396


#Path 48
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                                    6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                   1.701     8.325
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.519    10.844
c_dff_Q_D_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.406    12.250
c_dff_Q_D_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.303    15.552
c_dff_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462    17.014
c_dff_Q.QD[0] (Q_FRAG)                                                  0.000    17.014
data arrival time                                                                17.014

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)                   0.000     0.000
clock source latency                                                    0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                             0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                 5.495     5.495
clock uncertainty                                                       0.000     5.495
cell setup time                                                         0.105     5.600
data required time                                                                5.600
---------------------------------------------------------------------------------------
data required time                                                                5.600
data arrival time                                                               -17.014
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                -11.414


#Path 49
Startpoint: currentstate_dff_Q_1.QZ[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by $auto$clkbufmap.cc:247:execute$2987)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
currentstate_dff_Q_1.QCK[0] (Q_FRAG)                             6.624     6.624
currentstate_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]            1.701     8.325
y_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                        2.766    11.091
y_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.406    12.497
g_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                          2.400    14.897
g_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                           1.305    16.202
g_dff_Q.QD[0] (Q_FRAG)                                           0.000    16.202
data arrival time                                                         16.202

clock $auto$clkbufmap.cc:247:execute$2987 (rise edge)            0.000     0.000
clock source latency                                             0.000     0.000
clock_dffe_Q.QZ[0] (Q_FRAG)                                      0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                          5.406     5.406
clock uncertainty                                                0.000     5.406
cell setup time                                                  0.105     5.512
data required time                                                         5.512
--------------------------------------------------------------------------------
data required time                                                         5.512
data arrival time                                                        -16.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.691


#End of timing report
