 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: cpld_ram1m                          Date: 10-17-2020,  4:30PM
Device Used: XC9536-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
35 /36  ( 97%) 132 /180  ( 73%) 65 /72  ( 90%)   12 /36  ( 33%) 34 /34  (100%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          17/18       29/36       29          83/90       8/17
FB2          18/18*      36/36*      36          49/90       6/17
             -----       -----                   -----       -----     
             35/36       65/72                  132/180     14/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
The complement of 'clk' mapped onto global clock net GCK3.
Global output enable net(s) unused.
The complement of 'reset_b' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   18          18    |  I/O              :    28      28
Output        :   11          11    |  GCK/IO           :     3       3
Bidirectional :    3           3    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     34          34

** Power Data **

There are 35 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

INFO:Cpld:994 - Exhaustive fitting is trying pterm limit: 24 and input limit: 11
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB1,
   because too many function block product terms are required. Buffering output
   signal ramadrhi<4> to allow all signals assigned to this function block to be
   placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB1,
   because too many function block product terms are required. Buffering output
   signal ramadrhi<3> to allow all signals assigned to this function block to be
   placed.
WARNING:Cpld:896 - Unable to map all desired signals into function block, FB1,
   because too many function block product terms are required. Buffering output
   signal ramadrhi<2> to allow all signals assigned to this function block to be
   placed.
*************************  Summary of Mapped Logic  ************************

** 14 Outputs **

Signal                           Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                             Pts   Inps          No.  Type    Use     Mode Rate State
ramdis                           1     2     FB1_2   3    I/O     O       STD  FAST 
ramoe_b                          1     1     FB1_10  12   I/O     O       STD  SLOW 
ramadrhi<3>                      2     2     FB1_11  13   I/O     O       STD  SLOW 
ramadrhi<4>                      2     2     FB1_12  14   I/O     O       STD  SLOW 
ramadrhi<2>                      2     2     FB1_13  18   I/O     O       STD  SLOW 
ramadrhi<1>                      8     9     FB1_14  19   I/O     O       STD  SLOW 
ramwe_b                          1     3     FB1_16  22   I/O     O       STD  SLOW 
ramadrhi<0>                      8     9     FB1_17  24   I/O     O       STD  SLOW 
wr_b                             1     4     FB2_3   42   GTS/I/O I/O     STD  SLOW 
adr15_aux                        1     3     FB2_4   43   I/O     O       STD  FAST 
adr15                            1     3     FB2_5   40   GTS/I/O I/O     STD  FAST 
rd_b                             1     1     FB2_7   38   I/O     I/O     STD  FAST 
ramcs0_b                         10    11    FB2_16  26   I/O     O       STD  SLOW 
ramcs1_b                         4     11    FB2_17  25   I/O     O       STD  SLOW 

** 21 Buried Nodes **

Signal                           Total Total Loc     Pwr  Reg Init
Name                             Pts   Inps          Mode State
ramadrhi<3>_BUFR                 12    9     FB1_3   STD  
ramblock_q<2>                    2     7     FB1_4   STD  RESET
$OpTx$BIN_STEP$1491              5     8     FB1_5   STD  
exp_ram_q                        5     8     FB1_6   STD  RESET
$OpTx$BIN_STEP$1490              4     8     FB1_7   STD  
ramblock_q<4>                    4     9     FB1_8   STD  RESET
ramadrhi<4>_BUFR                 12    9     FB1_9   STD  
ramblock_q<0>                    2     7     FB1_15  STD  RESET
ramadrhi<2>_BUFR                 12    9     FB1_18  STD  
mwr_cyc_f_q                      1     1     FB2_1   STD  RESET
$OpTx$$OpTx$FX_DC$1465_INV$1644  1     5     FB2_2   STD  
$OpTx$$OpTx$FX_DC$1451_INV$1643  1     2     FB2_6   STD  
ramblock_q<1>                    2     7     FB2_8   STD  RESET
mwr_cyc_q                        2     4     FB2_9   STD  RESET
adr15_q                          2     2     FB2_10  STD  RESET
mode3_overdrive_q                3     7     FB2_11  STD  RESET
N0$BUF0/N0$BUF0_TRST__$INT       3     5     FB2_12  STD  
ramblock_q<6>                    4     9     FB2_13  STD  RESET
ramblock_q<5>                    4     9     FB2_14  STD  RESET
ramblock_q<3>                    4     9     FB2_15  STD  RESET
$OpTx$FX_DC$1466                 4     7     FB2_18  STD  

** 20 Inputs **

Signal                           Loc     Pin  Pin     Pin     
Name                                     No.  Type    Use     
mreq_b                           FB1_1   2    I/O     I
clk                              FB1_3   5    GCK/I/O GCK
rfsh_b                           FB1_4   4    I/O     I
ramrd_b                          FB1_5   6    GCK/I/O I
dip<2>                           FB1_6   8    I/O     I
dip<3>                           FB1_7   7    GCK/I/O I
dip<1>                           FB1_8   9    I/O     I
dip<0>                           FB1_9   11   I/O     I
adr8                             FB1_15  20   I/O     I
adr14                            FB2_1   1    I/O     I
iorq_b                           FB2_2   44   I/O     I
reset_b                          FB2_6   39   GSR/I/O GSR/I
data<0>                          FB2_8   37   I/O     I
data<1>                          FB2_9   36   I/O     I
data<2>                          FB2_10  35   I/O     I
data<3>                          FB2_11  34   I/O     I
data<4>                          FB2_12  33   I/O     I
data<5>                          FB2_13  29   I/O     I
data<6>                          FB2_14  28   I/O     I
data<7>                          FB2_15  27   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               29/7
Number of signals used by logic mapping into function block:  29
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB1_1   2     I/O     I
ramdis                1       0   \/4   0     FB1_2   3     I/O     O
ramadrhi<3>_BUFR     12       7<-   0   0     FB1_3   5     GCK/I/O GCK
ramblock_q<2>         2       0   /\3   0     FB1_4   4     I/O     I
$OpTx$BIN_STEP$1491   5       0     0   0     FB1_5   6     GCK/I/O I
exp_ram_q             5       0     0   0     FB1_6   8     I/O     I
$OpTx$BIN_STEP$1490   4       0   \/1   0     FB1_7   7     GCK/I/O I
ramblock_q<4>         4       1<- \/2   0     FB1_8   9     I/O     I
ramadrhi<4>_BUFR     12       7<-   0   0     FB1_9   11    I/O     I
ramoe_b               1       1<- /\5   0     FB1_10  12    I/O     O
ramadrhi<3>           2       0   /\1   2     FB1_11  13    I/O     O
ramadrhi<4>           2       0     0   3     FB1_12  14    I/O     O
ramadrhi<2>           2       0   \/3   0     FB1_13  18    I/O     O
ramadrhi<1>           8       3<-   0   0     FB1_14  19    I/O     O
ramblock_q<0>         2       0   \/1   2     FB1_15  20    I/O     I
ramwe_b               1       1<- \/5   0     FB1_16  22    I/O     O
ramadrhi<0>           8       5<- \/2   0     FB1_17  24    I/O     O
ramadrhi<2>_BUFR     12       7<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$BIN_STEP$1490  11: data<7>           21: ramadrhi<4>_BUFR 
  2: $OpTx$BIN_STEP$1491  12: dip<0>            22: ramblock_q<0> 
  3: adr15.PIN            13: dip<2>            23: ramblock_q<1> 
  4: wr_b.PIN             14: dip<3>            24: ramblock_q<2> 
  5: adr14                15: iorq_b            25: ramblock_q<3> 
  6: adr15_q              16: mreq_b            26: ramblock_q<4> 
  7: data<0>              17: mwr_cyc_f_q       27: ramblock_q<5> 
  8: data<2>              18: mwr_cyc_q         28: ramrd_b 
  9: data<4>              19: ramadrhi<2>_BUFR  29: reset_b 
 10: data<6>              20: ramadrhi<3>_BUFR 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
ramdis               XX...................................... 2       2
ramadrhi<3>_BUFR     ..X.XX.....X...X.....XXX.X.............. 9       9
ramblock_q<2>        ..XX...X.XX...X........X................ 7       7
$OpTx$BIN_STEP$1491  ..X.X......XXX.......XXX................ 8       8
exp_ram_q            ..X.XX.....X...X.....XXX................ 8       8
$OpTx$BIN_STEP$1490  ..X.XX.....X...X.....XXX................ 8       8
ramblock_q<4>        ..XX....XXX.XXX..........X.............. 9       9
ramadrhi<4>_BUFR     ..X.XX.....X...X.....XXX..X............. 9       9
ramoe_b              ...........................X............ 1       1
ramadrhi<3>          ...................X........X........... 2       2
ramadrhi<4>          ....................X.......X........... 2       2
ramadrhi<2>          ..................X.........X........... 2       2
ramadrhi<1>          ..X.XX.....X...X.....XXX....X........... 9       9
ramblock_q<0>        ..XX..X..XX...X......X.................. 7       7
ramwe_b              ...X............XX...................... 3       3
ramadrhi<0>          ..X.XX.....X...X.....XXX....X........... 9       9
ramadrhi<2>_BUFR     ..X.XX.....X...X.....XXXX............... 9       9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               36/0
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
mwr_cyc_f_q           1       0     0   4     FB2_1   1     I/O     I
$OpTx$$OpTx$FX_DC$1465_INV$1644
                      1       0     0   4     FB2_2   44    I/O     I
wr_b                  1       0     0   4     FB2_3   42    GTS/I/O I/O
adr15_aux             1       0     0   4     FB2_4   43    I/O     O
adr15                 1       0     0   4     FB2_5   40    GTS/I/O I/O
$OpTx$$OpTx$FX_DC$1451_INV$1643
                      1       0     0   4     FB2_6   39    GSR/I/O GSR/I
rd_b                  1       0     0   4     FB2_7   38    I/O     I/O
ramblock_q<1>         2       0     0   3     FB2_8   37    I/O     I
mwr_cyc_q             2       0     0   3     FB2_9   36    I/O     I
adr15_q               2       0     0   3     FB2_10  35    I/O     I
mode3_overdrive_q     3       0     0   2     FB2_11  34    I/O     I
N0$BUF0/N0$BUF0_TRST__$INT
                      3       0     0   2     FB2_12  33    I/O     I
ramblock_q<6>         4       0   \/1   0     FB2_13  29    I/O     I
ramblock_q<5>         4       1<- \/2   0     FB2_14  28    I/O     I
ramblock_q<3>         4       2<- \/3   0     FB2_15  27    I/O     I
ramcs0_b             10       5<-   0   0     FB2_16  26    I/O     O
ramcs1_b              4       1<- /\2   0     FB2_17  25    I/O     O
$OpTx$FX_DC$1466      4       0   /\1   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$1451_INV$1643  13: data<1>           25: iorq_b 
  2: $OpTx$$OpTx$FX_DC$1465_INV$1644  14: data<2>           26: mode3_overdrive_q 
  3: $OpTx$BIN_STEP$1491              15: data<3>           27: mreq_b 
  4: $OpTx$FX_DC$1466                 16: data<4>           28: mwr_cyc_f_q 
  5: N0$BUF0/N0$BUF0_TRST__$INT       17: data<5>           29: mwr_cyc_q 
  6: adr15.PIN                        18: data<6>           30: ramblock_q<0> 
  7: rd_b.PIN                         19: data<7>           31: ramblock_q<1> 
  8: wr_b.PIN                         20: dip<0>            32: ramblock_q<2> 
  9: adr14                            21: dip<1>            33: ramblock_q<3> 
 10: adr15_q                          22: dip<2>            34: ramblock_q<5> 
 11: adr8                             23: dip<3>            35: ramblock_q<6> 
 12: data<0>                          24: exp_ram_q         36: rfsh_b 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
mwr_cyc_f_q          ............................X........... 1       1
$OpTx$$OpTx$FX_DC$1465_INV$1644 
                     .....X.X.........XX.....X............... 5       5
wr_b                 X......................X...XX........... 4       4
adr15_aux            ...X....X................X.............. 3       3
adr15                ...X....X................X.............. 3       3
$OpTx$$OpTx$FX_DC$1451_INV$1643 
                     ...................XX................... 2       2
rd_b                 ....X................................... 1       1
ramblock_q<1>        .....X.X....X....XX.....X.....X......... 7       7
mwr_cyc_q            ......X...................X.X......X.... 4       4
adr15_q              .....X....................X............. 2       2
mode3_overdrive_q    .X.........XXX.....XX....X.............. 7       7
N0$BUF0/N0$BUF0_TRST__$INT 
                     ...................XX..X...XX........... 5       5
ramblock_q<6>        .....X.X..X......XX..XX.X.........X..... 9       9
ramblock_q<5>        .....X.X........XXX..XX.X........X...... 9       9
ramblock_q<3>        .X........X...XXX..X.XX.........X....... 9       9
ramcs0_b             ..X..X..XX.........X......X..XXX..XX.... 11      11
ramcs1_b             ..X..X..XX.........X......X..XXX..XX.... 11      11
$OpTx$FX_DC$1466     .....XX..X.........X......X.X......X.... 7       7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$1451_INV$1643 <= (NOT dip(0) AND NOT dip(1));


$OpTx$$OpTx$FX_DC$1465_INV$1644 <= (data(7) AND data(6) AND NOT adr15.PIN AND NOT wr_b.PIN AND 
	NOT iorq_b);


$OpTx$BIN_STEP$1490 <= ((NOT adr14 AND NOT ramblock_q(1) AND NOT dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(0) AND mreq_b AND 
	NOT adr15.PIN AND NOT dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND NOT dip(0) AND NOT adr15_q));


$OpTx$BIN_STEP$1491 <= ((NOT dip(3) AND NOT dip(2))
	OR (NOT adr14 AND ramblock_q(2) AND NOT dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND NOT dip(0))
	OR (ramblock_q(2) AND adr15.PIN AND NOT dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT adr15.PIN AND 
	NOT dip(0)));


$OpTx$FX_DC$1466 <= ((NOT mreq_b AND NOT dip(0) AND NOT adr15_q)
	OR (NOT mreq_b AND mwr_cyc_q AND NOT adr15_q)
	OR (mreq_b AND NOT adr15.PIN AND dip(0) AND mwr_cyc_q)
	OR (NOT mreq_b AND rfsh_b AND NOT adr15_q AND rd_b.PIN));




N0$BUF0/N0$BUF0_TRST__$INT <= ((NOT exp_ram_q)
	OR (NOT mwr_cyc_f_q AND NOT mwr_cyc_q)
	OR (NOT dip(0) AND NOT dip(1)));


adr15_I <= '1';
adr15 <= adr15_I when adr15_OE = '1' else 'Z';
adr15_OE <= (adr14 AND mode3_overdrive_q AND $OpTx$FX_DC$1466);


adr15_aux_I <= '1';
adr15_aux <= adr15_aux_I when adr15_aux_OE = '1' else 'Z';
adr15_aux_OE <= (adr14 AND mode3_overdrive_q AND $OpTx$FX_DC$1466);

FDCPE_adr15_q: FDCPE port map (adr15_q,adr15.PIN,NOT mreq_b,'0','0');

FDCPE_exp_ram_q: FDCPE port map (exp_ram_q,exp_ram_q_D,clk,NOT reset_b,'0');
exp_ram_q_D <= ((adr14 AND ramblock_q(2) AND NOT adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(0) AND mreq_b AND 
	adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT mreq_b AND adr15_q));

FDCPE_mode3_overdrive_q: FDCPE port map (mode3_overdrive_q,mode3_overdrive_q_D,NOT clk,NOT reset_b,'0');
mode3_overdrive_q_D <= ((mode3_overdrive_q AND 
	NOT $OpTx$$OpTx$FX_DC$1465_INV$1644)
	OR (dip(0) AND NOT data(2) AND data(1) AND data(0) AND 
	$OpTx$$OpTx$FX_DC$1465_INV$1644)
	OR (dip(1) AND NOT data(2) AND data(1) AND data(0) AND 
	$OpTx$$OpTx$FX_DC$1465_INV$1644));

FDCPE_mwr_cyc_f_q: FDCPE port map (mwr_cyc_f_q,mwr_cyc_q,NOT clk,NOT reset_b,'0');

FDCPE_mwr_cyc_q: FDCPE port map (mwr_cyc_q,mwr_cyc_q_D,clk,'0','0');
mwr_cyc_q_D <= ((NOT mreq_b AND mwr_cyc_q)
	OR (NOT mreq_b AND rfsh_b AND rd_b.PIN));


ramadrhi_I(0) <= ((adr14 AND ramblock_q(2) AND ramblock_q(0) AND 
	NOT adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	NOT ramblock_q(0))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND mreq_b AND 
	adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND NOT mreq_b AND 
	adr15_q)
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND dip(0))
	OR (adr14 AND adr15.PIN AND dip(0)));
ramadrhi(0) <= ramadrhi_I(0) when ramadrhi_OE(0) = '1' else 'Z';
ramadrhi_OE(0) <= reset_b;


ramadrhi_I(1) <= ((adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND mreq_b AND 
	adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND NOT mreq_b AND adr15_q)
	OR (adr15.PIN AND dip(0))
	OR (adr14 AND ramblock_q(2) AND ramblock_q(1) AND 
	NOT adr15.PIN)
	OR (adr14 AND ramblock_q(1) AND ramblock_q(0) AND dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	adr15.PIN));
ramadrhi(1) <= ramadrhi_I(1) when ramadrhi_OE(1) = '1' else 'Z';
ramadrhi_OE(1) <= reset_b;


ramadrhi(2)_BUFR <= ((adr14 AND ramblock_q(2) AND ramblock_q(3) AND 
	NOT adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	ramblock_q(3))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT adr15.PIN AND 
	dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(0) AND mreq_b AND 
	NOT adr15.PIN AND dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND ramblock_q(3) AND adr15.PIN)
	OR (NOT adr14 AND ramblock_q(2) AND dip(0))
	OR (ramblock_q(2) AND adr15.PIN AND dip(0))
	OR (NOT adr14 AND ramblock_q(0) AND dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(3) AND NOT mreq_b AND adr15_q)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(0) AND 
	ramblock_q(3) AND mreq_b AND adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND dip(0) AND NOT adr15_q));


ramadrhi_I(2) <= ramadrhi(2)_BUFR;
ramadrhi(2) <= ramadrhi_I(2) when ramadrhi_OE(2) = '1' else 'Z';
ramadrhi_OE(2) <= reset_b;


ramadrhi_I(3) <= ramadrhi(3)_BUFR;
ramadrhi(3) <= ramadrhi_I(3) when ramadrhi_OE(3) = '1' else 'Z';
ramadrhi_OE(3) <= reset_b;


ramadrhi(3)_BUFR <= ((NOT adr14 AND ramblock_q(2) AND dip(0))
	OR (ramblock_q(2) AND adr15.PIN AND dip(0))
	OR (adr14 AND ramblock_q(2) AND ramblock_q(4) AND 
	NOT adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	ramblock_q(4))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT adr15.PIN AND 
	dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(0) AND mreq_b AND 
	NOT adr15.PIN AND dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND ramblock_q(4) AND adr15.PIN)
	OR (NOT adr14 AND ramblock_q(0) AND dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(4) AND NOT mreq_b AND adr15_q)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(0) AND 
	ramblock_q(4) AND mreq_b AND adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND dip(0) AND NOT adr15_q));


ramadrhi(4)_BUFR <= ((NOT adr14 AND ramblock_q(2) AND dip(0))
	OR (ramblock_q(2) AND adr15.PIN AND dip(0))
	OR (adr14 AND ramblock_q(2) AND ramblock_q(5) AND 
	NOT adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	ramblock_q(5))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT adr15.PIN AND 
	dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(0) AND mreq_b AND 
	NOT adr15.PIN AND dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND ramblock_q(5) AND adr15.PIN)
	OR (NOT adr14 AND ramblock_q(0) AND dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	dip(0))
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(5) AND NOT mreq_b AND adr15_q)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(0) AND 
	ramblock_q(5) AND mreq_b AND adr15.PIN)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT mreq_b AND dip(0) AND NOT adr15_q));


ramadrhi_I(4) <= ramadrhi(4)_BUFR;
ramadrhi(4) <= ramadrhi_I(4) when ramadrhi_OE(4) = '1' else 'Z';
ramadrhi_OE(4) <= reset_b;

FTCPE_ramblock_q0: FTCPE port map (ramblock_q(0),ramblock_q_T(0),NOT clk,NOT reset_b,'0');
ramblock_q_T(0) <= ((data(7) AND data(6) AND ramblock_q(0) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND NOT data(0))
	OR (data(7) AND data(6) AND NOT ramblock_q(0) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND data(0)));

FTCPE_ramblock_q1: FTCPE port map (ramblock_q(1),ramblock_q_T(1),NOT clk,NOT reset_b,'0');
ramblock_q_T(1) <= ((data(7) AND data(6) AND ramblock_q(1) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND NOT data(1))
	OR (data(7) AND data(6) AND NOT ramblock_q(1) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND data(1)));

FTCPE_ramblock_q2: FTCPE port map (ramblock_q(2),ramblock_q_T(2),NOT clk,NOT reset_b,'0');
ramblock_q_T(2) <= ((data(7) AND data(6) AND ramblock_q(2) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND NOT data(2))
	OR (data(7) AND data(6) AND NOT ramblock_q(2) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND data(2)));

FDCPE_ramblock_q3: FDCPE port map (ramblock_q(3),ramblock_q_D(3),NOT clk,NOT reset_b,'0');
ramblock_q_D(3) <= ((dip(3) AND NOT dip(2) AND 
	$OpTx$$OpTx$FX_DC$1465_INV$1644)
	OR (NOT adr8 AND dip(3) AND dip(0) AND data(4) AND data(5) AND 
	$OpTx$$OpTx$FX_DC$1465_INV$1644)
	OR (NOT ramblock_q(3) AND NOT $OpTx$$OpTx$FX_DC$1465_INV$1644)
	OR (NOT data(3) AND $OpTx$$OpTx$FX_DC$1465_INV$1644));

FTCPE_ramblock_q4: FTCPE port map (ramblock_q(4),ramblock_q_T(4),NOT clk,NOT reset_b,'0');
ramblock_q_T(4) <= ((data(7) AND data(6) AND NOT ramblock_q(4) AND NOT adr15.PIN AND 
	dip(2) AND NOT wr_b.PIN AND NOT iorq_b AND data(4))
	OR (data(7) AND data(6) AND ramblock_q(4) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND NOT data(4))
	OR (data(7) AND data(6) AND ramblock_q(4) AND NOT adr15.PIN AND 
	dip(3) AND NOT dip(2) AND NOT wr_b.PIN AND NOT iorq_b)
	OR (data(7) AND data(6) AND NOT ramblock_q(4) AND NOT adr15.PIN AND 
	NOT dip(3) AND NOT wr_b.PIN AND NOT iorq_b AND data(4)));

FTCPE_ramblock_q5: FTCPE port map (ramblock_q(5),ramblock_q_T(5),NOT clk,NOT reset_b,'0');
ramblock_q_T(5) <= ((data(7) AND data(6) AND NOT ramblock_q(5) AND NOT adr15.PIN AND 
	dip(2) AND NOT wr_b.PIN AND NOT iorq_b AND data(5))
	OR (data(7) AND data(6) AND ramblock_q(5) AND NOT adr15.PIN AND 
	NOT wr_b.PIN AND NOT iorq_b AND NOT data(5))
	OR (data(7) AND data(6) AND ramblock_q(5) AND NOT adr15.PIN AND 
	dip(3) AND NOT dip(2) AND NOT wr_b.PIN AND NOT iorq_b)
	OR (data(7) AND data(6) AND NOT ramblock_q(5) AND NOT adr15.PIN AND 
	NOT dip(3) AND NOT wr_b.PIN AND NOT iorq_b AND data(5)));

FTCPE_ramblock_q6: FTCPE port map (ramblock_q(6),ramblock_q_T(6),NOT clk,NOT reset_b,'0');
ramblock_q_T(6) <= ((data(7) AND data(6) AND NOT ramblock_q(6) AND NOT adr15.PIN AND 
	adr8 AND NOT wr_b.PIN AND NOT iorq_b)
	OR (data(7) AND data(6) AND NOT ramblock_q(6) AND NOT adr15.PIN AND 
	NOT dip(3) AND NOT wr_b.PIN AND NOT iorq_b)
	OR (data(7) AND data(6) AND NOT ramblock_q(6) AND NOT adr15.PIN AND 
	NOT dip(2) AND NOT wr_b.PIN AND NOT iorq_b)
	OR (data(7) AND data(6) AND ramblock_q(6) AND NOT adr15.PIN AND 
	NOT adr8 AND dip(3) AND dip(2) AND NOT wr_b.PIN AND NOT iorq_b));


ramcs0_b <= ((mreq_b)
	OR (NOT rfsh_b)
	OR ($OpTx$BIN_STEP$1491)
	OR (NOT ramblock_q(2) AND NOT ramblock_q(0) AND ramblock_q(6) AND 
	NOT dip(0))
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND ramblock_q(0) AND 
	NOT dip(0) AND NOT adr15_q)
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND ramblock_q(6) AND adr15.PIN)
	OR (adr14 AND ramblock_q(2) AND ramblock_q(6) AND 
	NOT adr15.PIN)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND ramblock_q(6) AND adr15_q)
	OR (NOT adr14 AND NOT ramblock_q(1) AND NOT dip(0))
	OR (NOT ramblock_q(2) AND NOT ramblock_q(1) AND NOT ramblock_q(0) AND 
	NOT dip(0)));


ramcs1_b <= NOT (((adr14 AND ramblock_q(2) AND ramblock_q(6) AND NOT mreq_b AND 
	rfsh_b AND NOT adr15.PIN AND NOT $OpTx$BIN_STEP$1491)
	OR (NOT ramblock_q(2) AND ramblock_q(1) AND NOT ramblock_q(0) AND 
	ramblock_q(6) AND NOT mreq_b AND rfsh_b AND NOT dip(0) AND NOT $OpTx$BIN_STEP$1491)
	OR (adr14 AND NOT ramblock_q(2) AND ramblock_q(1) AND 
	ramblock_q(0) AND ramblock_q(6) AND NOT mreq_b AND rfsh_b AND adr15_q AND 
	NOT $OpTx$BIN_STEP$1491)
	OR (adr14 AND NOT ramblock_q(2) AND NOT ramblock_q(1) AND 
	ramblock_q(0) AND ramblock_q(6) AND NOT mreq_b AND rfsh_b AND adr15.PIN AND 
	NOT $OpTx$BIN_STEP$1491)));


ramdis_I <= '1';
ramdis <= ramdis_I when ramdis_OE = '1' else 'Z';
ramdis_OE <= (NOT $OpTx$BIN_STEP$1491 AND NOT $OpTx$BIN_STEP$1490);


ramoe_b <= ramrd_b;


ramwe_b <= NOT ((mwr_cyc_f_q AND NOT wr_b.PIN AND mwr_cyc_q));


rd_b_I <= '0';
rd_b <= rd_b_I when rd_b_OE = '1' else 'Z';
rd_b_OE <= NOT N0$BUF0/N0$BUF0_TRST__$INT;


wr_b_I <= '0';
wr_b <= wr_b_I when wr_b_OE = '1' else 'Z';
wr_b_OE <= (NOT mwr_cyc_f_q AND exp_ram_q AND mwr_cyc_q AND 
	NOT $OpTx$$OpTx$FX_DC$1451_INV$1643);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536-10-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 adr14                            23 GND                           
  2 mreq_b                           24 ramadrhi<0>                   
  3 ramdis                           25 ramcs1_b                      
  4 rfsh_b                           26 ramcs0_b                      
  5 clk                              27 data<7>                       
  6 ramrd_b                          28 data<6>                       
  7 dip<3>                           29 data<5>                       
  8 dip<2>                           30 TDO                           
  9 dip<1>                           31 GND                           
 10 GND                              32 VCC                           
 11 dip<0>                           33 data<4>                       
 12 ramoe_b                          34 data<3>                       
 13 ramadrhi<3>                      35 data<2>                       
 14 ramadrhi<4>                      36 data<1>                       
 15 TDI                              37 data<0>                       
 16 TMS                              38 rd_b                          
 17 TCK                              39 reset_b                       
 18 ramadrhi<2>                      40 adr15                         
 19 ramadrhi<1>                      41 VCC                           
 20 adr8                             42 wr_b                          
 21 VCC                              43 adr15_aux                     
 22 ramwe_b                          44 iorq_b                        


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : ON
Keep Unused Inputs                          : OFF
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 11
Pterm Limit                                 : 24
