--- flipflop_from_uhdm.il	2025-07-19 11:19:06.971202106 -0700
+++ flipflop_from_verilog.il	2025-07-19 11:19:06.987202142 -0700
@@ -1,5 +1,5 @@
 # Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
-autoidx 1
+autoidx 3
 attribute \top 1
 attribute \src "dut.sv:2.1-17.10"
 module \flipflop
@@ -23,8 +23,8 @@
     connect \A \rst_n
     connect \Y $logic_not$dut.sv:10$2_Y
   end
-  attribute \src "dut.sv:9.5-15.8"
   attribute \always_ff 1
+  attribute \src "dut.sv:9.5-15.8"
   process $proc$dut.sv:9$1
     assign $0\q[0:0] \q
     attribute \src "dut.sv:10.9-14.12"
