From abdded8da359070f0d966cf8734be7c3691248ee Mon Sep 17 00:00:00 2001
From: Heinz Wrobel <Heinz.Wrobel@freescale.com>
Date: Mon, 27 Mar 2017 10:09:04 +0200
Subject: [PATCH] rcw: Added a PEX3 EP Gen 2 configuration for the LS2088ARDB
 for testing

---
 ...w_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw | 19 +++++++++++++++++++
 1 file changed, 19 insertions(+)
 create mode 100644 ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw

diff --git a/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw
new file mode 100644
index 0000000..ae6dd00
--- /dev/null
+++ b/ls2084abluebox/FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_EPGen2_1800_700_1867_1600.rcw
@@ -0,0 +1,19 @@
+/*
+ * RCW for 4x XFI + 4 lane PCIe EP Gen2 + two lane PCIe RC Gen2 + two SATA
+ * SerDes 1 option 2ah (four XFI)
+ * SerDes 2 option 41h (four lane PCIe @5/2.5G, two lane PCIe @5/2.5G, Two SATA)
+ *
+ *
+ * Frequencies :
+ * Core A72	: 1800 MHz
+ * DDR		: 1867 MHz
+ * Platform	: 700 MHz
+ *
+ */
+
+#include <FFFFPPHH_0x2a_0x41/rcw_ffffpphh_0x2a_0x41_1800_700_1867_1600.rcw>
+
+HOST_AGT_PEX3=1
+
+/* Limit to Gen2 for cable and external device compatibility */
+SRDS_DIV_PEX_S2=1
-- 
2.0.4

