
*******************************************************************************
                                    BUSCTRL
*******************************************************************************

CUPL(WM)        5.0a Serial# 60008009
Device          f1508isptqfp100  Library DLIB-h-40-2
Created         Wed Apr 17 10:45:40 2024
Name            BUSCTRL
Partno          BUSCTRL
Revision        01
Date            03/30/2024
Designer        Sponaugle
Company         Ratiometric
Assembly        None
Location        None

===============================================================================
                            Expanded Product Terms
===============================================================================

BA16_LH =>
    CPU_AA0
  # !CPU_SIZ0
  # CPU_SIZ1

BA16_LL =>
    !CPU_AA0

BA32_LH =>
    CPU_AA0 & !CPU_AA1
  # !CPU_AA1 & !CPU_SIZ0
  # !CPU_AA1 & CPU_SIZ1

BA32_LL =>
    !CPU_AA0 & !CPU_AA1

BA32_UH =>
    CPU_AA1 & CPU_SIZ1
  # !CPU_SIZ0 & !CPU_SIZ1
  # CPU_AA0 & CPU_SIZ0 & CPU_SIZ1
  # CPU_AA0 & CPU_AA1

BA32_UL =>
    CPU_AA0 & !CPU_AA1 & !CPU_SIZ0
  # CPU_AA0 & !CPU_AA1 & CPU_SIZ1
  # !CPU_AA0 & CPU_AA1
  # !CPU_AA1 & CPU_SIZ0 & CPU_SIZ1
  # !CPU_AA0 & CPU_SIZ0 & CPU_SIZ1
  # !CPU_AA0 & !CPU_SIZ0 & !CPU_SIZ1
  # !CPU_AA1 & !CPU_SIZ0 & !CPU_SIZ1

BA8 =>
    1 

BIGFLASH_REGION_ACCESS =>
    CPU_A27 & !CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A27 & !CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A27 & !CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

BOOTFLASH_REGION_ACCESS =>
    !CPU_A27 & !CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # !CPU_A27 & !CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # !CPU_A27 & !CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

CPU_CLK_div2.d  =>
    !CPU_CLK_div2

CPU_CLK_div2.ck  =>
    CPU_CLK

CPU_CLK_div4.d  =>
    !CPU_CLK_div4

CPU_CLK_div4.ck  =>
    CPU_CLK_div2

CPU_CLK_div8.d  =>
    !CPU_CLK_div8

CPU_CLK_div8.ck  =>
    CPU_CLK_div4

CPU_CLK_div16.d  =>
    !CPU_CLK_div16

CPU_CLK_div16.ck  =>
    CPU_CLK_div8

DEV16BIT_REGION_ACCESS =>
    !CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # !CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # !CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

DEV32BIT_REGION_ACCESS =>
    CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

DEV8BIT_REGION_ACCESS =>
    CPU_A28 & CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A28 & CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A28 & CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

DRAM_ACCESS_MUX.d  =>
    1 

DRAM_ACCESS_MUX.ar  =>
    CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE
  # REFRESH_ACTIVE & nCPU_AS
  # !CPU_A31 & REFRESH_ACTIVE
  # !nSYS_RESET

DRAM_ACCESS_MUX.ck  =>
    !nDRAM_ACCESS_RAS

DRAM_ACCESS_RAS_RESET1.d  =>
    1 

DRAM_ACCESS_RAS_RESET1.ar  =>
    nDRAM_ACCESS_RAS
  # !nSYS_RESET

DRAM_ACCESS_RAS_RESET1.ck  =>
    !CPU_CLK

DRAM_ACCESS_RAS_RESET2.d  =>
    DRAM_ACCESS_RAS_RESET1

DRAM_ACCESS_RAS_RESET2.ar  =>
    nDRAM_ACCESS_RAS
  # !nSYS_RESET

DRAM_ACCESS_RAS_RESET2.ck  =>
    !CPU_CLK

DRAM_MUX =>
    DRAM_ACCESS_MUX

DRAM_REGION_ACCESS =>
    CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A31 & !CPU_FC2 & !nCPU_AS
  # !REFRESH_ACTIVE

FC_CPU_SPACE =>
    CPU_FC0 & CPU_FC1 & CPU_FC2

INTERRUPT_ACK_ACCESS =>
    CPU_A16 & CPU_A17 & CPU_A18 & CPU_A19 & CPU_FC0 & CPU_FC1 & CPU_FC2 & 
      !nCPU_AS

REFRESH_ACTIVE.d  =>
    REFRESH_ACTIVE
  # REFRESH_REQUESTED & nCPU_AS

REFRESH_ACTIVE.ar  =>
    !nSYS_RESET
  # REFRESH_COMPLETE

REFRESH_ACTIVE.ck  =>
    CPU_CLK

REFRESH_COMPLETE.d  =>
    REFRESH_STATE_MACHINE0 & !REFRESH_STATE_MACHINE1 & REFRESH_STATE_MACHINE2

REFRESH_COMPLETE.ar  =>
    !nSYS_RESET

REFRESH_COMPLETE.ck  =>
    CPU_CLK

REFRESH_REQUESTED.d  =>
    1 

REFRESH_REQUESTED.ar  =>
    !nSYS_RESET
  # REFRESH_COMPLETE

REFRESH_REQUESTED.ck  =>
    REFRESH_TIMER_RESET

REFRESH_STATE_MACHINE0.d  =>
    !REFRESH_STATE_MACHINE0

REFRESH_STATE_MACHINE0.ar  =>
    !REFRESH_ACTIVE
  # REFRESH_COMPLETE
  # nSYS_RESET

REFRESH_STATE_MACHINE0.ck  =>
    !CPU_CLK

REFRESH_STATE_MACHINE1.d  =>
    !REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE1
  # REFRESH_STATE_MACHINE0 & !REFRESH_STATE_MACHINE1

REFRESH_STATE_MACHINE1.ar  =>
    !REFRESH_ACTIVE
  # REFRESH_COMPLETE
  # nSYS_RESET

REFRESH_STATE_MACHINE1.ck  =>
    !CPU_CLK

REFRESH_STATE_MACHINE2.d  =>
    !REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE2
  # !REFRESH_STATE_MACHINE1 & REFRESH_STATE_MACHINE2
  # REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE1 & !REFRESH_STATE_MACHINE2

REFRESH_STATE_MACHINE2.ar  =>
    !REFRESH_ACTIVE
  # REFRESH_COMPLETE
  # nSYS_RESET

REFRESH_STATE_MACHINE2.ck  =>
    !CPU_CLK

REFRESH_TIMER0.d  =>
    !REFRESH_TIMER0

REFRESH_TIMER0.ar  =>
    REFRESH_TIMER_RESET
  # !nSYS_RESET

REFRESH_TIMER0.ck  =>
    CPU_CLK_div16

REFRESH_TIMER1.d  =>
    REFRESH_TIMER0
  $ REFRESH_TIMER1

REFRESH_TIMER1.ar  =>
    REFRESH_TIMER_RESET
  # !nSYS_RESET

REFRESH_TIMER1.ck  =>
    CPU_CLK_div16

REFRESH_TIMER2.d  =>
    !REFRESH_TIMER0 & REFRESH_TIMER2
  # !REFRESH_TIMER1 & REFRESH_TIMER2
  # REFRESH_TIMER0 & REFRESH_TIMER1 & !REFRESH_TIMER2

REFRESH_TIMER2.ar  =>
    REFRESH_TIMER_RESET
  # !nSYS_RESET

REFRESH_TIMER2.ck  =>
    CPU_CLK_div16

REFRESH_TIMER3.d  =>
    !REFRESH_TIMER0 & REFRESH_TIMER3
  # !REFRESH_TIMER1 & REFRESH_TIMER3
  # !REFRESH_TIMER2 & REFRESH_TIMER3
  # REFRESH_TIMER0 & REFRESH_TIMER1 & REFRESH_TIMER2 & !REFRESH_TIMER3

REFRESH_TIMER3.ar  =>
    REFRESH_TIMER_RESET
  # !nSYS_RESET

REFRESH_TIMER3.ck  =>
    CPU_CLK_div16

REFRESH_TIMER4.d  =>
    !REFRESH_TIMER0 & REFRESH_TIMER4
  # !REFRESH_TIMER1 & REFRESH_TIMER4
  # !REFRESH_TIMER2 & REFRESH_TIMER4
  # !REFRESH_TIMER3 & REFRESH_TIMER4
  # REFRESH_TIMER0 & REFRESH_TIMER1 & REFRESH_TIMER2 & REFRESH_TIMER3 & 
      !REFRESH_TIMER4

REFRESH_TIMER4.ar  =>
    REFRESH_TIMER_RESET
  # !nSYS_RESET

REFRESH_TIMER4.ck  =>
    CPU_CLK_div16

REFRESH_TIMER_RESET.d  =>
    REFRESH_TIMER0 & REFRESH_TIMER1 & REFRESH_TIMER2 & REFRESH_TIMER3 & 
      !REFRESH_TIMER4

REFRESH_TIMER_RESET.ar  =>
    !nSYS_RESET

REFRESH_TIMER_RESET.ck  =>
    !CPU_CLK_div8

SRAM_REGION_ACCESS =>
    CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A28 & !CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

UNUSED1 =>
    CPU_A17 & CPU_A18 & CPU_A19

VIDEO_REGION_ACCESS =>
    CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

field_CPU_ADDRESS =>
    CPU_A31 , CPU_A30 , CPU_A29 , CPU_A28 , CPU_A27 , CPU_A26 , CPU_A25 , 
      CPU_A24 , CPU_A23 , CPU_A22 , CPU_A21 , CPU_A20

field_REFRESH_STATE_MACHINE =>
    REFRESH_STATE_MACHINE0 , REFRESH_STATE_MACHINE1 , REFRESH_STATE_MACHINE2

n3V_DATA_EN =>
    !CPU_A27
  # CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nBFLASH_CE =>
    CPU_A27
  # CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nBFLASH_WE =>
    CPU_A27
  # CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # CPU_RW
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nBIGFLASH_CE =>
    !CPU_A27
  # CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nCPU_BERR =>
    1 

nCPU_CIIN =>
    1 

nCPU_DSACK0 =>
    REFRESH_ACTIVE & nCPU_AS
  # CPU_A27 & !CPU_A28 & !CPU_A31 & !CPU_FC0 & REFRESH_ACTIVE
  # !CPU_A28 & CPU_A29 & !CPU_A31 & !CPU_FC0 & REFRESH_ACTIVE
  # !CPU_A28 & CPU_A30 & !CPU_A31 & !CPU_FC0 & REFRESH_ACTIVE
  # CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC0 & REFRESH_ACTIVE
  # CPU_A27 & !CPU_A28 & !CPU_A31 & !CPU_FC1 & REFRESH_ACTIVE
  # !CPU_A28 & CPU_A29 & !CPU_A31 & !CPU_FC1 & REFRESH_ACTIVE
  # !CPU_A28 & CPU_A30 & !CPU_A31 & !CPU_FC1 & REFRESH_ACTIVE
  # CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC1 & REFRESH_ACTIVE
  # !CPU_A16 & CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE
  # !CPU_A17 & CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE
  # !CPU_A18 & CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE
  # !CPU_A19 & CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE
  # CPU_A27 & !CPU_A28 & !CPU_A31 & !CPU_FC2 & REFRESH_ACTIVE
  # !CPU_A28 & CPU_A29 & !CPU_A31 & !CPU_FC2 & REFRESH_ACTIVE
  # !CPU_A28 & CPU_A30 & !CPU_A31 & !CPU_FC2 & REFRESH_ACTIVE
  # CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC2 & REFRESH_ACTIVE
  # CPU_A29 & !CPU_A31 & !CPU_FC0 & REFRESH_ACTIVE & !nDEV_WAIT
  # CPU_A30 & !CPU_A31 & !CPU_FC0 & REFRESH_ACTIVE & !nDEV_WAIT
  # CPU_A29 & !CPU_A31 & !CPU_FC1 & REFRESH_ACTIVE & !nDEV_WAIT
  # CPU_A30 & !CPU_A31 & !CPU_FC1 & REFRESH_ACTIVE & !nDEV_WAIT
  # CPU_A29 & !CPU_A31 & !CPU_FC2 & REFRESH_ACTIVE & !nDEV_WAIT
  # CPU_A30 & !CPU_A31 & !CPU_FC2 & REFRESH_ACTIVE & !nDEV_WAIT

nCPU_DSACK1 =>
    REFRESH_ACTIVE & nCPU_AS
  # CPU_A29 & !CPU_A31 & REFRESH_ACTIVE
  # CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE
  # CPU_A30 & !CPU_A31 & REFRESH_ACTIVE & !nDEV_WAIT
  # !CPU_A27 & !CPU_A28 & !CPU_A30 & !CPU_A31 & REFRESH_ACTIVE

nCPU_HALT =>
    1 

nCPU_RD =>
    !CPU_RW

nCPU_STERM =>
    1 

nDEV16BITCS =>
    !CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # !CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # !CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

nDEV32BITCS =>
    CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A28 & !CPU_A29 & CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

nDEV8BITCS =>
    CPU_A28 & CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A28 & CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A28 & CPU_A29 & !CPU_A30 & !CPU_A31 & !CPU_FC2 & !nCPU_AS

nDRAM_ACCESS_CAS.d  =>
    0 

nDRAM_ACCESS_CAS.ap  =>
    CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE
  # REFRESH_ACTIVE & nCPU_AS
  # !CPU_A31 & REFRESH_ACTIVE
  # !nSYS_RESET

nDRAM_ACCESS_CAS.ck  =>
    DRAM_ACCESS_RAS_RESET1

nDRAM_ACCESS_RAS.d  =>
    0 

nDRAM_ACCESS_RAS.ap  =>
    DRAM_ACCESS_RAS_RESET2
  # !nSYS_RESET

nDRAM_ACCESS_RAS.ck  =>
    CPU_A31 & !CPU_FC0 & !nCPU_AS
  # CPU_A31 & !CPU_FC1 & !nCPU_AS
  # CPU_A31 & !CPU_FC2 & !nCPU_AS
  # !REFRESH_ACTIVE

nDRAM_CAS0 =>
    nDRAM_ACCESS_CAS & nREFRESH_CAS
  # !CPU_AA0 & !CPU_AA1 & !CPU_RW & CPU_SIZ0 & nREFRESH_CAS
  # !CPU_AA1 & !CPU_RW & !CPU_SIZ0 & CPU_SIZ1 & nREFRESH_CAS
  # !CPU_AA0 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1 & nREFRESH_CAS
  # !CPU_AA1 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1 & nREFRESH_CAS

nDRAM_CAS1 =>
    nDRAM_ACCESS_CAS & nREFRESH_CAS
  # CPU_AA0 & CPU_AA1 & !CPU_RW & nREFRESH_CAS
  # !CPU_AA1 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1 & nREFRESH_CAS
  # !CPU_AA0 & !CPU_AA1 & !CPU_RW & !CPU_SIZ0 & CPU_SIZ1 & nREFRESH_CAS

nDRAM_CAS2 =>
    nDRAM_ACCESS_CAS & nREFRESH_CAS
  # CPU_AA1 & !CPU_RW & nREFRESH_CAS
  # !CPU_AA0 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1 & nREFRESH_CAS

nDRAM_CAS3 =>
    nDRAM_ACCESS_CAS & nREFRESH_CAS
  # CPU_AA0 & !CPU_RW & nREFRESH_CAS
  # CPU_AA1 & !CPU_RW & nREFRESH_CAS

nDRAM_DATA_EN =>
    !CPU_A31 & REFRESH_ACTIVE
  # REFRESH_ACTIVE & nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE

nDRAM_S1A_RAS =>
    CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S1B_RAS =>
    CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S2A_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S2B_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S3A_RAS =>
    CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S3B_RAS =>
    CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S4A_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S4B_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S5A_RAS =>
    CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S5B_RAS =>
    CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S6A_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S6B_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S7A_RAS =>
    CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S7B_RAS =>
    CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S8A_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_S8B_RAS =>
    !CPU_A24 & nREFRESH_RAS
  # !CPU_A25 & nREFRESH_RAS
  # !CPU_A26 & nREFRESH_RAS
  # !CPU_A27 & nREFRESH_RAS
  # nDRAM_ACCESS_RAS & nREFRESH_RAS

nDRAM_WE =>
    CPU_RW
  # !CPU_A31 & REFRESH_ACTIVE
  # REFRESH_ACTIVE & nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2 & REFRESH_ACTIVE

nINT_ACK_CYCLE =>
    !CPU_A16
  # !CPU_A17
  # !CPU_A18
  # !CPU_A19
  # !CPU_FC0
  # !CPU_FC1
  # !CPU_FC2
  # nCPU_AS

nREFRESH_CAS.d  =>
    REFRESH_STATE_MACHINE2
  # REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE1
  # !REFRESH_STATE_MACHINE0 & !REFRESH_STATE_MACHINE1

nREFRESH_CAS.ap  =>
    !nSYS_RESET
  # !REFRESH_ACTIVE

nREFRESH_CAS.ck  =>
    CPU_CLK

nREFRESH_RAS.d  =>
    !REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE1
  # REFRESH_STATE_MACHINE0 & REFRESH_STATE_MACHINE2
  # !REFRESH_STATE_MACHINE1 & !REFRESH_STATE_MACHINE2

nREFRESH_RAS.ap  =>
    !nSYS_RESET
  # !REFRESH_ACTIVE

nREFRESH_RAS.ck  =>
    CPU_CLK

nSRAM_BANK1_CE =>
    CPU_A20
  # CPU_A21
  # CPU_A22
  # CPU_A23
  # CPU_A24
  # CPU_A25
  # CPU_A26
  # CPU_A27
  # !CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nSRAM_BANK2_CE =>
    !CPU_A20
  # CPU_A21
  # CPU_A22
  # CPU_A23
  # CPU_A24
  # CPU_A25
  # CPU_A26
  # CPU_A27
  # !CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nSRAM_BANK3_CE =>
    CPU_A20
  # !CPU_A21
  # CPU_A22
  # CPU_A23
  # CPU_A24
  # CPU_A25
  # CPU_A26
  # CPU_A27
  # !CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nSRAM_BANK4_CE =>
    !CPU_A20
  # !CPU_A21
  # CPU_A22
  # CPU_A23
  # CPU_A24
  # CPU_A25
  # CPU_A26
  # CPU_A27
  # !CPU_A28
  # CPU_A29
  # CPU_A30
  # CPU_A31
  # nCPU_AS
  # CPU_FC0 & CPU_FC1 & CPU_FC2

nSRAM_LH_SEL =>
    CPU_AA1 & !CPU_RW
  # !CPU_AA0 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1

nSRAM_LL_SEL =>
    CPU_AA0 & !CPU_RW
  # CPU_AA1 & !CPU_RW

nSRAM_UH_SEL =>
    !CPU_AA0 & !CPU_AA1 & !CPU_RW & CPU_SIZ0
  # !CPU_AA1 & !CPU_RW & !CPU_SIZ0 & CPU_SIZ1
  # !CPU_AA0 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1
  # !CPU_AA1 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1

nSRAM_UL_SEL =>
    CPU_AA0 & CPU_AA1 & !CPU_RW
  # !CPU_AA1 & !CPU_RW & CPU_SIZ0 & !CPU_SIZ1
  # !CPU_AA0 & !CPU_AA1 & !CPU_RW & !CPU_SIZ0 & CPU_SIZ1

nSYS_RESET.d  =>
    1 

nSYS_RESET.ar  =>
    !nSYS_RESET_IN
  # RESET_CONTROL_IN

nSYS_RESET.ck  =>
    !CPU_CLK


===============================================================================
                                 Symbol Table
===============================================================================

Pin Variable                                    Pterms   Max     Min    
Pol   Name              Ext     Pin     Type     Used   Pterms  Level   
--- --------            ---     ---     ----    ------  ------  -----   

    BA16_LH                     0        I        3       -       -     
    BA16_LL                     0        I        1       -       -     
    BA32_LH                     0        I        3       -       -     
    BA32_LL                     0        I        1       -       -     
    BA32_UH                     0        I        4       -       -     
    BA32_UL                     0        I        7       -       -     
    BA8                         0        I        1       -       -     
    BIGFLASH_REGION_ACCESS        0        I        3       -       -     
    BOOTFLASH_REGION_ACCESS        0        I        3       -       -     
    CPU_A16                     70       V        -       -       -     
    CPU_A17                     69       V        -       -       -     
    CPU_A18                     68       V        -       -       -     
    CPU_A19                     67       V        -       -       -     
    CPU_A20                     65       V        -       -       -     
    CPU_A21                     64       V        -       -       -     
    CPU_A22                     63       V        -       -       -     
    CPU_A23                     61       V        -       -       -     
    CPU_A24                     60       V        -       -       -     
    CPU_A25                     58       V        -       -       -     
    CPU_A26                     57       V        -       -       -     
    CPU_A27                     56       V        -       -       -     
    CPU_A28                     55       V        -       -       -     
    CPU_A29                     54       V        -       -       -     
    CPU_A30                     53       V        -       -       -     
    CPU_A31                     52       V        -       -       -     
    CPU_AA0                     72       V        -       -       -     
    CPU_AA1                     71       V        -       -       -     
    CPU_CLK                     87       V        -       -       -     
    CPU_CLK_div2                0        N        -       -       -     
    CPU_CLK_div2        d       0        M        1       0       2     
    CPU_CLK_div2        ck      0        M        1       0       1     
    CPU_CLK_div4                0        N        -       -       -     
    CPU_CLK_div4        d       0        M        1       0       2     
    CPU_CLK_div4        ck      0        M        1       0       1     
    CPU_CLK_div8                0        N        -       -       -     
    CPU_CLK_div8        d       0        M        1       0       2     
    CPU_CLK_div8        ck      0        M        1       0       1     
    CPU_CLK_div16               47       V        -       -       -     
    CPU_CLK_div16       d       47       X        1       0       2     
    CPU_CLK_div16       ck      47       X        1       0       1     
    CPU_FC0                     76       V        -       -       -     
    CPU_FC1                     77       V        -       -       -     
    CPU_FC2                     78       V        -       -       -     
    CPU_RW                      88       V        -       -       -     
    CPU_SIZ0                    79       V        -       -       -     
    CPU_SIZ1                    80       V        -       -       -     
    DEV16BIT_REGION_ACCESS        0        I        3       -       -     
    DEV32BIT_REGION_ACCESS        0        I        3       -       -     
    DEV8BIT_REGION_ACCESS        0        I        3       -       -     
    DRAM_ACCESS_MUX             0        N        -       -       -     
    DRAM_ACCESS_MUX     d       0        M        1       0       2     
    DRAM_ACCESS_MUX     ar      0        M        4       0       1     
    DRAM_ACCESS_MUX     ck      0        M        1       0       1     
    DRAM_ACCESS_RAS_RESET1        0        N        -       -       -     
    DRAM_ACCESS_RAS_RESET1d       0        M        1       0       2     
    DRAM_ACCESS_RAS_RESET1ar      0        M        2       0       1     
    DRAM_ACCESS_RAS_RESET1ck      0        M        1       0       1     
    DRAM_ACCESS_RAS_RESET2        0        N        -       -       -     
    DRAM_ACCESS_RAS_RESET2d       0        M        1       0       2     
    DRAM_ACCESS_RAS_RESET2ar      0        M        2       0       1     
    DRAM_ACCESS_RAS_RESET2ck      0        M        1       0       1     
    DRAM_MUX                    12       V        1       0       2     
    DRAM_REGION_ACCESS          0        I        4       -       -     
    FC_CPU_SPACE                0        I        1       -       -     
    INTERRUPT_ACK_ACCESS        0        I        1       -       -     
    REFRESH_ACTIVE              0        N        -       -       -     
    REFRESH_ACTIVE      d       0        M        2       0       2     
    REFRESH_ACTIVE      ar      0        M        2       0       1     
    REFRESH_ACTIVE      ck      0        M        1       0       1     
    REFRESH_COMPLETE            0        N        -       -       -     
    REFRESH_COMPLETE    d       0        M        1       0       2     
    REFRESH_COMPLETE    ar      0        M        1       0       1     
    REFRESH_COMPLETE    ck      0        M        1       0       1     
    REFRESH_REQUESTED           0        N        -       -       -     
    REFRESH_REQUESTED   d       0        M        1       0       2     
    REFRESH_REQUESTED   ar      0        M        2       0       1     
    REFRESH_REQUESTED   ck      0        M        1       0       1     
    REFRESH_STATE_MACHINE0        0        N        -       -       -     
    REFRESH_STATE_MACHINE0d       0        M        1       0       2     
    REFRESH_STATE_MACHINE0ar      0        M        3       0       1     
    REFRESH_STATE_MACHINE0ck      0        M        1       0       1     
    REFRESH_STATE_MACHINE1        0        N        -       -       -     
    REFRESH_STATE_MACHINE1d       0        M        2       0       2     
    REFRESH_STATE_MACHINE1ar      0        M        3       0       1     
    REFRESH_STATE_MACHINE1ck      0        M        1       0       1     
    REFRESH_STATE_MACHINE2        0        N        -       -       -     
    REFRESH_STATE_MACHINE2d       0        M        3       0       2     
    REFRESH_STATE_MACHINE2ar      0        M        3       0       1     
    REFRESH_STATE_MACHINE2ck      0        M        1       0       1     
    REFRESH_TIMER0              0        N        -       -       -     
    REFRESH_TIMER0      d       0        M        1       0       2     
    REFRESH_TIMER0      ar      0        M        2       0       1     
    REFRESH_TIMER0      ck      0        M        1       0       1     
    REFRESH_TIMER1              0        N        -       -       -     
    REFRESH_TIMER1      d       0        M        2       0       2     
    REFRESH_TIMER1      ar      0        M        2       0       1     
    REFRESH_TIMER1      ck      0        M        1       0       1     
    REFRESH_TIMER2              0        N        -       -       -     
    REFRESH_TIMER2      d       0        M        3       0       2     
    REFRESH_TIMER2      ar      0        M        2       0       1     
    REFRESH_TIMER2      ck      0        M        1       0       1     
    REFRESH_TIMER3              0        N        -       -       -     
    REFRESH_TIMER3      d       0        M        4       0       2     
    REFRESH_TIMER3      ar      0        M        2       0       1     
    REFRESH_TIMER3      ck      0        M        1       0       1     
    REFRESH_TIMER4              0        N        -       -       -     
    REFRESH_TIMER4      d       0        M        5       0       2     
    REFRESH_TIMER4      ar      0        M        2       0       1     
    REFRESH_TIMER4      ck      0        M        1       0       1     
    REFRESH_TIMER5              0        N        -       -       -     
    REFRESH_TIMER_RESET         0        N        -       -       -     
    REFRESH_TIMER_RESET d       0        M        1       0       2     
    REFRESH_TIMER_RESET ar      0        M        1       0       1     
    REFRESH_TIMER_RESET ck      0        M        1       0       1     
    RESET_CONTROL_IN            83       V        -       -       -     
    SRAM_REGION_ACCESS          0        I        3       -       -     
    UNUSED1                     81       V        1       0       2     
    VIDEO_REGION_ACCESS         0        I        3       -       -     
    field_CPU_ADDRESS           0        F        -       -       -     
    field_REFRESH_STATE_MACHINE        0        F        -       -       -     
    n3V_DATA_EN                 75       V        7       0       2     
    nBFLASH_CE                  37       V        7       0       2     
    nBFLASH_WE                  40       V        8       0       2     
    nBIGFLASH_CE                7        V        7       0       2     
    nCPU_AS                     41       V        -       -       -     
    nCPU_BERR                   46       V        1       0       2     
    nCPU_CIIN                   44       V        1       0       2     
    nCPU_DSACK0                 50       V        23      0       2     
    nCPU_DSACK1                 48       V        5       0       2     
    nCPU_HALT                   42       V        1       0       2     
    nCPU_RD                     8        V        1       0       2     
    nCPU_STERM                  45       V        1       0       2     
    nDEV16BITCS                 2        V        3       0       2     
    nDEV32BITCS                 5        V        3       0       2     
    nDEV8BITCS                  1        V        3       0       2     
    nDEV_WAIT                   90       V        -       -       -     
    nDRAM_ACCESS_CAS            0        N        -       -       -     
    nDRAM_ACCESS_CAS    d       0        M        1       0       2     
    nDRAM_ACCESS_CAS    ap      0        M        4       0       1     
    nDRAM_ACCESS_CAS    ck      0        M        1       0       1     
    nDRAM_ACCESS_RAS            0        N        -       -       -     
    nDRAM_ACCESS_RAS    d       0        M        1       0       2     
    nDRAM_ACCESS_RAS    ap      0        M        2       0       1     
    nDRAM_ACCESS_RAS    ck      0        M        4       0       1     
    nDRAM_CAS0                  17       V        5       0       2     
    nDRAM_CAS1                  16       V        4       0       2     
    nDRAM_CAS2                  14       V        3       0       2     
    nDRAM_CAS3                  13       V        3       0       2     
    nDRAM_DATA_EN               10       V        3       0       2     
    nDRAM_S1A_RAS               19       V        5       0       2     
    nDRAM_S1B_RAS               23       V        5       0       2     
    nDRAM_S2A_RAS               20       V        5       0       2     
    nDRAM_S2B_RAS               24       V        5       0       2     
    nDRAM_S3A_RAS               21       V        5       0       2     
    nDRAM_S3B_RAS               25       V        5       0       2     
    nDRAM_S4A_RAS               22       V        5       0       2     
    nDRAM_S4B_RAS               27       V        5       0       2     
    nDRAM_S5A_RAS               28       V        5       0       2     
    nDRAM_S5B_RAS               32       V        5       0       2     
    nDRAM_S6A_RAS               29       V        5       0       2     
    nDRAM_S6B_RAS               33       V        5       0       2     
    nDRAM_S7A_RAS               30       V        5       0       2     
    nDRAM_S7B_RAS               35       V        5       0       2     
    nDRAM_S8A_RAS               31       V        5       0       2     
    nDRAM_S8B_RAS               36       V        5       0       2     
    nDRAM_WE                    9        V        4       0       2     
    nINT_ACK_CYCLE              6        V        8       0       2     
    nREFRESH_CAS                0        N        -       -       -     
    nREFRESH_CAS        d       0        M        3       0       2     
    nREFRESH_CAS        ap      0        M        2       0       1     
    nREFRESH_CAS        ck      0        M        1       0       1     
    nREFRESH_RAS                0        N        -       -       -     
    nREFRESH_RAS        d       0        M        3       0       2     
    nREFRESH_RAS        ap      0        M        2       0       1     
    nREFRESH_RAS        ck      0        M        1       0       1     
    nSRAM_BANK1_CE              92       V        14      0       2     
    nSRAM_BANK2_CE              93       V        14      0       2     
    nSRAM_BANK3_CE              94       V        14      0       2     
    nSRAM_BANK4_CE              96       V        14      0       2     
    nSRAM_LH_SEL                98       V        2       0       2     
    nSRAM_LL_SEL                97       V        2       0       2     
    nSRAM_UH_SEL                100      V        4       0       2     
    nSRAM_UL_SEL                99       V        3       0       2     
    nSYS_RESET                  49       V        -       -       -     
    nSYS_RESET          d       49       X        1       0       2     
    nSYS_RESET          ar      49       X        2       0       1     
    nSYS_RESET          ck      49       X        1       0       1     
    nSYS_RESET_IN               89       V        -       -       -     


LEGEND    D : default variable         F : field      G : group
          I : intermediate variable    N : node       M : extended node
          U : undefined                V : variable   X : extended variable
          T : function

