// Seed: 1958215042
module module_0 (
    input wand id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    output wand id_7,
    input uwire id_8,
    output tri id_9,
    input tri1 id_10,
    output wand id_11,
    output supply1 id_12,
    input tri0 id_13,
    output tri1 id_14,
    input wor id_15,
    input wor id_16,
    input wire id_17,
    input tri0 id_18,
    output supply0 id_19,
    output wand id_20,
    output wire id_21,
    input supply0 id_22,
    input uwire id_23,
    output wire id_24
    , id_27,
    input wor id_25
);
  always id_27 = 1;
  id_28(
      1'b0, 1
  );
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2
);
  assign id_2 = 1;
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0
  );
endmodule
