Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 30 19:22:43 2021
| Host         : LAPTOP-0HOK14LD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSTE_RISCVEDF_wrapper_control_sets_placed.rpt
| Design       : CSTE_RISCVEDF_wrapper
| Device       : xc7k160t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    66 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             168 |           70 |
| No           | No                    | Yes                    |              42 |           14 |
| No           | Yes                   | No                     |              56 |           19 |
| Yes          | No                    | No                     |             173 |           80 |
| Yes          | No                    | Yes                    |            1082 |          682 |
| Yes          | Yes                   | No                     |              88 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                       Enable Signal                       |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  CSTE_RISCVEDF_i/DISPBLOCK/U6/inst/PT7SEG/sh_clk    |                                                           |                                                        |                2 |              2 |
|  CSTE_RISCVEDF_i/U1/inst/U1_1/ImmSel_reg[1]_i_1_n_0 |                                                           |                                                        |                1 |              2 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/nCPUClk           |                                                           | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |                1 |              3 |
|  CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/clk1            | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/pulse[3]_i_2_n_0       |                                                        |                1 |              4 |
|  CSTE_RISCVEDF_i/U11/inst/U12/vgaclk                |                                                           |                                                        |                4 |              4 |
|  clk_100mhz_IBUF_BUFG                               |                                                           | CSTE_RISCVEDF_i/U11/inst/U12/strdata_reg[20]_0         |                2 |              4 |
|  clk_100mhz_IBUF_BUFG                               |                                                           | CSTE_RISCVEDF_i/U11/inst/U12/strdata_reg[26]_0         |                2 |              4 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/nCPUClk           |                                                           |                                                        |                1 |              5 |
|  clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/U11/inst/U12/ascii_code_reg[0]_inv_1      | CSTE_RISCVEDF_i/U11/inst/U12/ascii_code_reg[0]_inv_0   |                2 |              5 |
|  clk_100mhz_IBUF_BUFG                               |                                                           | CSTE_RISCVEDF_i/U11/inst/U12/strdata_reg[16]_0         |                2 |              6 |
|  clk_100mhz_IBUF_BUFG                               |                                                           | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |                5 |              7 |
| ~CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/nCPUClk           | CSTE_RISCVEDF_i/U4/inst/GPIO_W0204                        |                                                        |                4 |              8 |
|  CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/clk1            |                                                           |                                                        |                4 |              9 |
|  CSTE_RISCVEDF_i/U11/inst/U12/vgaclk                | CSTE_RISCVEDF_i/U11/inst/U12/v_count                      | CSTE_RISCVEDF_i/U11/inst/U12/v_count[8]_i_1_n_0        |                5 |              9 |
|  CSTE_RISCVEDF_i/U11/inst/U12/vgaclk                |                                                           | CSTE_RISCVEDF_i/U11/inst/U12/h_count[4]_i_1_n_0        |                4 |             10 |
|  CSTE_RISCVEDF_i/U11/inst/U12/vgaclk                |                                                           | CSTE_RISCVEDF_i/U11/inst/U12/rdn                       |                3 |             12 |
|  CSTE_RISCVEDF_i/GPIOBLOCK/U7/inst/PTLED/sh_clk     | CSTE_RISCVEDF_i/GPIOBLOCK/U7/inst/PTLED/Q[16]_i_1_n_0     |                                                        |                6 |             17 |
|  clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/SWO[15]_i_1_n_0        |                                                        |                5 |             17 |
|  clk_100mhz_IBUF_BUFG                               |                                                           | CSTE_RISCVEDF_i/U11/inst/U12/strdata_reg[35]_0         |                6 |             20 |
|  CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/clk1            | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/sel                    | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/counter0            |                6 |             21 |
|  clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/counter1[0]_i_2_n_0    | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/counter1[0]_i_1_n_0 |                6 |             21 |
| ~CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/nCPUClk           | CSTE_RISCVEDF_i/U4/inst/GPIO_W0200                        | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |                7 |             26 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[13][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               20 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[15][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               17 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[17][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               19 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[28][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               24 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[2][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               21 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[31][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               28 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[3][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               18 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[4][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               17 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[20][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               16 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[30][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               29 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[8][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               24 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[23][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               26 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[24][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               19 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            |                                                           | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |                8 |             32 |
| ~CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/nCPUClk           | CSTE_RISCVEDF_i/DISPBLOCK/U5/inst/Datadn                  |                                                        |               21 |             32 |
| ~CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/nCPUClk           | CSTE_RISCVEDF_i/DISPBLOCK/U5/inst/Dataup                  |                                                        |               21 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[16][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               20 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register                 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               19 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/clkdiv[20]        |                                                           |                                                        |               14 |             32 |
| ~CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/clkdiv[20]        |                                                           |                                                        |               15 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[10][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               20 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[22][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               23 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[26][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               21 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[19][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               20 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[29][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               20 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[5][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               18 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[6][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               24 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[7][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               23 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[9][31]_i_1_n_0  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               26 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[25][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               21 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[18][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               19 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[27][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               21 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[21][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               19 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[14][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               17 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[12][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               16 |             32 |
|  clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst_counter            | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/counter1[0]_i_1_n_0 |                8 |             32 |
|  clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/U10/inst/counter0_Lock_1                  | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               13 |             32 |
|  clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/U10/inst/counter0[31]                     | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               18 |             32 |
|  CSTE_RISCVEDF_i/CLKBLOCK/U8/inst/CPUClk            | CSTE_RISCVEDF_i/U1/inst/U1_2/DU2/register[11][31]_i_1_n_0 | CSTE_RISCVEDF_i/ARRAYBLOCK/U9/inst/rst                 |               19 |             32 |
| ~clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/U11/inst/MEMBUF_reg_0_63_0_2_i_2_n_0      |                                                        |               11 |             44 |
| ~clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/U11/inst/MEMBUF_reg_128_191_0_2_i_1_n_0   |                                                        |               11 |             44 |
|  clk_100mhz_IBUF_BUFG                               | CSTE_RISCVEDF_i/U11/inst/U12/should_latch_debug_data      |                                                        |                6 |             48 |
|  CSTE_RISCVEDF_i/DISPBLOCK/U6/inst/PT7SEG/sh_clk    | CSTE_RISCVEDF_i/DISPBLOCK/U6/inst/PT7SEG/Q[63]_i_1_n_0    |                                                        |               22 |             63 |
|  clk_100mhz_IBUF_BUFG                               |                                                           |                                                        |               29 |             82 |
+-----------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     4 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 9      |                     2 |
| 10     |                     1 |
| 12     |                     1 |
| 16+    |                    50 |
+--------+-----------------------+


