INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Count_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Count_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/imports/Desktop/lab6_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/time_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/turkey_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module turkey_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sources_1/new/twos_comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tng305/Desktop/Lab_6/Lab_6.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
