module module_0 (
    output logic id_1,
    input logic id_2,
    output [id_1 : id_2] id_3,
    input logic [id_2 : id_1] id_4
);
endmodule
