{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.496667",
   "Default View_TopLeft":"-121,-103",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 6 -x 2120 -y 60 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 6 -x 2120 -y 260 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 6 -x 2120 -y 120 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 6 -x 2120 -y 140 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 6 -x 2120 -y 160 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 6 -x 2120 -y 180 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 6 -x 2120 -y 200 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 6 -x 2120 -y 840 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 6 -x 2120 -y 880 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 6 -x 2120 -y 860 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 6 -x 2120 -y 520 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 6 -x 2120 -y 540 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 60 -swap {52 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 40 53 54 55 56 59 58 62 63 61 64 65 60 57} -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 280R -pinDir GMII_ENET1 right -pinY GMII_ENET1 0R -pinDir MDIO_ENET1 right -pinY MDIO_ENET1 200R -pinDir maxihpm0_lpd_aclk right -pinY maxihpm0_lpd_aclk 320R -pinBusDir emio_enet1_tsu_inc_ctrl left -pinBusY emio_enet1_tsu_inc_ctrl 0L -pinDir emio_enet1_tsu_timer_cmp_val right -pinY emio_enet1_tsu_timer_cmp_val 360R -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 380R -pinDir emio_enet1_ext_int_in left -pinY emio_enet1_ext_int_in 20L -pinBusDir emio_enet1_dma_bus_width right -pinBusY emio_enet1_dma_bus_width 400R -pinDir pl_resetn0 right -pinY pl_resetn0 860R -pinDir pl_clk0 right -pinY pl_clk0 340R -pinDir pl_clk1 right -pinY pl_clk1 300R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1300 -y 160 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir BRAM_PORTB right -pinY BRAM_PORTB 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1680 -y 160 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir BRAM_PORTB left -pinY BRAM_PORTB 20L -pinDir rsta_busy right -pinY rsta_busy 0R -pinDir rstb_busy right -pinY rstb_busy 20R
preplace inst led -pg 1 -lvl 3 -x 1300 -y 680 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 20R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_smc -pg 1 -lvl 2 -x 960 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 96 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 76 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 340R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 500R -pinDir aclk left -pinY aclk 60L -pinDir aresetn right -pinY aresetn 520R
preplace inst rst_ps8_99M -pg 1 -lvl 4 -x 1680 -y 480 -swap {4 3 0 1 2 6 7 5 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 60R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn left -pinBusY peripheral_aresetn 100L
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 2000 -y 120 -swap {1 0 2 3 4 5 6} -defaultsOSRD -pinDir resetn left -pinY resetn 80L -pinDir clk_in1 left -pinY clk_in1 60L -pinDir clk_out1 right -pinY clk_out1 0R -pinDir clk_out2 right -pinY clk_out2 20R -pinDir clk_out3 right -pinY clk_out3 40R -pinDir clk_out4 right -pinY clk_out4 60R -pinDir locked right -pinY locked 80R
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1300 -y 360 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir m0_bscan right -pinY m0_bscan 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1680 -y 360 -defaultsOSRD -pinDir S_BSCAN left -pinY S_BSCAN 0L -pinDir clk left -pinY clk 20L
preplace inst ila_0 -pg 1 -lvl 5 -x 2000 -y 440 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir probe0 left -pinBusY probe0 20L
preplace inst debug_bridge_2 -pg 1 -lvl 3 -x 1300 -y 840 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir tap_tdi right -pinY tap_tdi 0R -pinDir tap_tdo left -pinY tap_tdo 140L -pinDir tap_tms right -pinY tap_tms 20R -pinDir tap_tck right -pinY tap_tck 40R
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1680 -y 700 -swap {0 2 1 3} -defaultsOSRD -pinDir clk100 left -pinY clk100 0L -pinDir resetn left -pinY resetn 40L -pinBusDir din left -pinBusY din 20L -pinBusDir dout right -pinBusY dout 0R
preplace netloc zynq_ultra_ps_e_pl_clk0 1 1 4 800 240 1140 620 1460 640 1880
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 4 NJ 920 1160J 600 1440 300 1900
preplace netloc rst_ps8_99M_peripheral_aresetn 1 2 2 1120 780 1480
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 4 820J 280 NJ 280 NJ 280 1880
preplace netloc clk_wiz_0_clk_out1 1 5 1 NJ 120
preplace netloc clk_wiz_0_clk_out2 1 5 1 NJ 140
preplace netloc clk_wiz_0_clk_out3 1 5 1 NJ 160
preplace netloc clk_wiz_0_clk_out4 1 5 1 NJ 180
preplace netloc clk_wiz_0_locked 1 5 1 NJ 200
preplace netloc rst_ps8_99M_peripheral_reset 1 4 2 NJ 520 NJ
preplace netloc ZYNQTDO_1 1 0 3 NJ 980 NJ 980 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 3 NJ 840 NJ 840 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 3 NJ 880 NJ 880 NJ
preplace netloc debug_bridge_2_tap_tms 1 3 3 NJ 860 NJ 860 NJ
preplace netloc heartbeat_0_dout 1 4 2 1900 540 NJ
preplace netloc led_gpio_io_o 1 3 1 N 720
preplace netloc axi_smc_M00_AXI 1 2 1 1100 160n
preplace netloc axi_smc_M02_AXI 1 2 1 N 360
preplace netloc axi_smc_M01_AXI 1 2 1 N 680
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 180
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 5 NJ 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 160
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 360
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 340
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 5 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 N 840
levelinfo -pg 1 0 410 960 1300 1680 2000 2120
pagesize -pg 1 -db -bbox -sgen -120 0 2320 1040
",
   "No Loops_ScaleFactor":"0.488525",
   "No Loops_TopLeft":"-121,2",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GMII -pg 1 -lvl 6 -x 2080 -y 310 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 6 -x 2080 -y 330 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 6 -x 2080 -y 170 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 6 -x 2080 -y 190 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 6 -x 2080 -y 210 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 6 -x 2080 -y 230 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 6 -x 2080 -y 250 -defaultsOSRD
preplace port ZYNQTDI -pg 1 -lvl 6 -x 2080 -y 580 -defaultsOSRD
preplace port ZYNQTDO -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace port ZYNQTCK -pg 1 -lvl 6 -x 2080 -y 800 -defaultsOSRD
preplace port ZYNQTMS -pg 1 -lvl 6 -x 2080 -y 780 -defaultsOSRD
preplace portBus peripheral_reset -pg 1 -lvl 6 -x 2080 -y 680 -defaultsOSRD
preplace portBus LED_N_tri_o -pg 1 -lvl 6 -x 2080 -y 420 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 410 -y 370 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1300 -y 80 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1660 -y 80 -defaultsOSRD
preplace inst led -pg 1 -lvl 3 -x 1300 -y 430 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 980 -y 220 -defaultsOSRD
preplace inst rst_ps8_99M -pg 1 -lvl 4 -x 1660 -y 680 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1960 -y 210 -defaultsOSRD
preplace inst debug_bridge_0 -pg 1 -lvl 3 -x 1300 -y 220 -defaultsOSRD
preplace inst debug_bridge_1 -pg 1 -lvl 4 -x 1660 -y 230 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 5 -x 1960 -y 510 -defaultsOSRD
preplace inst debug_bridge_2 -pg 1 -lvl 3 -x 1300 -y 600 -defaultsOSRD
preplace inst heartbeat_0 -pg 1 -lvl 4 -x 1660 -y 420 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 5 20 230 810 360 1140 300 1460 510 1860J
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 4 820J 340 NJ 340 1470 300 1840J
preplace netloc rst_ps8_99M_peripheral_aresetn 1 1 4 840 370 1150 510 1440 500 1840
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 4 830J 350 NJ 350 1480J 340 1860
preplace netloc clk_wiz_0_clk_out1 1 5 1 NJ 170
preplace netloc clk_wiz_0_clk_out2 1 5 1 NJ 190
preplace netloc clk_wiz_0_clk_out3 1 5 1 NJ 210
preplace netloc clk_wiz_0_clk_out4 1 5 1 NJ 230
preplace netloc clk_wiz_0_locked 1 5 1 NJ 250
preplace netloc rst_ps8_99M_peripheral_reset 1 4 2 NJ 680 NJ
preplace netloc ZYNQTDO_1 1 0 3 NJ 630 NJ 630 NJ
preplace netloc debug_bridge_2_tap_tdi 1 3 3 NJ 580 NJ 580 NJ
preplace netloc debug_bridge_2_tap_tck 1 3 3 1440J 800 NJ 800 NJ
preplace netloc debug_bridge_2_tap_tms 1 3 3 1450J 780 NJ 780 NJ
preplace netloc heartbeat_0_dout 1 4 2 1850 420 NJ
preplace netloc led_gpio_io_o 1 3 1 N 440
preplace netloc axi_smc_M00_AXI 1 2 1 1130 60n
preplace netloc axi_smc_M02_AXI 1 2 1 1160 200n
preplace netloc axi_smc_M01_AXI 1 2 1 1130 210n
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 3 1 N 90
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 5 NJ 330 NJ 330 NJ 330 NJ 330 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 N 70
preplace netloc debug_bridge_0_m0_bscan 1 3 1 N 220
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 800 200n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 5 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc axi_smc_M03_AXI 1 2 1 1120 250n
levelinfo -pg 1 0 410 980 1300 1660 1960 2080
pagesize -pg 1 -db -bbox -sgen -120 0 2280 820
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"6",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"1"
}
