Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 3D677BCE7B2
	for <lists+qemu-devel@lfdr.de>; Fri, 10 Oct 2025 22:22:10 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1v7Jaa-0000T4-IE; Fri, 10 Oct 2025 16:19:44 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v7JaK-0000Pb-6f
 for qemu-devel@nongnu.org; Fri, 10 Oct 2025 16:19:29 -0400
Received: from mail-pf1-x42a.google.com ([2607:f8b0:4864:20::42a])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>)
 id 1v7JaF-0002lw-NK
 for qemu-devel@nongnu.org; Fri, 10 Oct 2025 16:19:27 -0400
Received: by mail-pf1-x42a.google.com with SMTP id
 d2e1a72fcca58-77f1f29a551so3289964b3a.3
 for <qemu-devel@nongnu.org>; Fri, 10 Oct 2025 13:19:23 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=linaro.org; s=google; t=1760127561; x=1760732361; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=lKDWM9JOJL4Z7fwX++JRpG4RVDnGvsCntxjMTQCvPsg=;
 b=LKYxU5i1gtVY38P4Rrfqnb091qkqkAEUhBzkkX7ppUSdrcIlgy68ME0uqnSGExAAiS
 jd07YpfKaWailSmnPDpTGUdxTnXSJ03p+E0wf6SkPkP5J3gtHjb3OrY6E5YbTwF7ZK7l
 bMtFX2nExRktqjn1UHWWsBIJOhjxchwgFnQJpsRMQz3R63wm/fNlCMkdUJXUPY6uCvMR
 wP3QfC+K+JoC7K5uPm+vJYEdEzKbCtse+BfjyKlddhKOrp2A4HDAgz7IAnYFsrBarO8y
 C5tIKyLBABpd4n7D12JMnvA4/LGOZqkx8HR+YQR3d6CUg+TTo/Kg++IzbNfeiUG8+r/v
 jKdg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1760127561; x=1760732361;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=lKDWM9JOJL4Z7fwX++JRpG4RVDnGvsCntxjMTQCvPsg=;
 b=gh86DwlewGjALNa/yumCsm+qZnFQEeb50bUcV0Cfl3cBV1nFwugT/iQRp5ZRw1FqKi
 DiPti45uEukgnSqnpv+jJCkyCkWkUFz/XbH0cL+NGeBr8pF12wIHi8lhNZTGj3O/W7lo
 asmZsYFQwgQvw9Ftm7zxKJPjYDcfGUhZdnKM6DUY/4eOBngLI7EucVw8kgol/GfWwXAH
 dSlgtY7Xe56C+bYcoffcxUNMZflhWedT0oABNsuYR9akIb8gyls2qCgmmuCSFITDWcXl
 e4ucsspQQW7D+dT97w+tQrlgnPLLd1k71BuOw9Mps6D4C/CYCMBqYu6GVBhkldBcsBWJ
 ATRQ==
X-Gm-Message-State: AOJu0Yx1QPfcWXVyIFO6bFjQzp+cizYdLuGS+9PMWr6Yoear/BT9Fmmg
 5EZDT44dQKxUvhE1TQMFJmdOf4oKLmkiMUB21f1ACYDY41kMLYTz2/z2GJxVOrFY/iLW4YB+2tn
 2FQCIF9w=
X-Gm-Gg: ASbGncvYH2Wqt93cSottLk49upxjuy3+Enlz9yNi4UC9GpomS25fO6uWxHm0h9Oy9OJ
 un91YY/bGnvfBurwC+WEN6QJnWuK7O3/6GXxoaAIarb1jvNk8805itoksje32Add88cyKCwjLsB
 dSCkgybUI1JJUZqYfjzMdMBDVDD+JqEOpW3MmFlA3x/wIyVjPr35qf9xVcKDKtgOKNli+txMUii
 nl89HL6dJ/nDiAzOYb8/88FYPVpdN5MBvtC2sLdim5DiFOTjEn2iucRRQxwtWmpwbn1VxTsbOOj
 v3IydenGB4oO8H+RiSdiy1d7foWoTwZwiVd/gTWQu6LAc5ZICHNT4iYfKBcBxuweAfZ1vIUZtEb
 a589YA+5ti4tWVgzWLEkgdFR9/X65Tr4Q95t0htbEd7BxSykrBW54NUrBq4THBVWjtbQ6WqYg
X-Google-Smtp-Source: AGHT+IEBFVi/+kricpkeclHcP9sh9XWEFi+pL5UzcNnL5re0LVXz4iFq+eC3dOX7dCbgye/cAW41hA==
X-Received: by 2002:a05:6a00:8c8:b0:781:2538:bf95 with SMTP id
 d2e1a72fcca58-793858fb6d4mr15043291b3a.10.1760127560844; 
 Fri, 10 Oct 2025 13:19:20 -0700 (PDT)
Received: from stoup.. ([71.212.157.132]) by smtp.gmail.com with ESMTPSA id
 d2e1a72fcca58-7992dd7ee5bsm3764830b3a.85.2025.10.10.13.19.20
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 10 Oct 2025 13:19:20 -0700 (PDT)
From: Richard Henderson <richard.henderson@linaro.org>
To: qemu-devel@nongnu.org
Cc: qemu-arm@nongnu.org
Subject: [PATCH 3/7] target/arm: Add AIE to ARMVAParameters
Date: Fri, 10 Oct 2025 13:19:13 -0700
Message-ID: <20251010201917.685716-4-richard.henderson@linaro.org>
X-Mailer: git-send-email 2.43.0
In-Reply-To: <20251010201917.685716-1-richard.henderson@linaro.org>
References: <20251010201917.685716-1-richard.henderson@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::42a;
 envelope-from=richard.henderson@linaro.org; helo=mail-pf1-x42a.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Allow the bit to be set in TCR2;
extract the bit in aa64_va_parameters.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
 target/arm/internals.h |  1 +
 target/arm/helper.c    | 30 +++++++++++++++++++++---------
 2 files changed, 22 insertions(+), 9 deletions(-)

diff --git a/target/arm/internals.h b/target/arm/internals.h
index f539bbe58e..a65386aaed 100644
--- a/target/arm/internals.h
+++ b/target/arm/internals.h
@@ -1391,6 +1391,7 @@ typedef struct ARMVAParameters {
     bool hd         : 1;
     ARMGranuleSize gran : 2;
     bool pie        : 1;
+    bool aie        : 1;
 } ARMVAParameters;
 
 /**
diff --git a/target/arm/helper.c b/target/arm/helper.c
index e4d1651440..8c0b8889db 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -6098,6 +6098,9 @@ static void tcr2_el1_write(CPUARMState *env, const ARMCPRegInfo *ri,
     if (cpu_isar_feature(aa64_s1pie, cpu)) {
         valid_mask |= TCR2_PIE;
     }
+    if (cpu_isar_feature(aa64_aie, cpu)) {
+        valid_mask |= TCR2_AIE;
+    }
     value &= valid_mask;
     raw_write(env, ri, value);
 }
@@ -6111,7 +6114,10 @@ static void tcr2_el2_write(CPUARMState *env, const ARMCPRegInfo *ri,
     if (cpu_isar_feature(aa64_s1pie, cpu)) {
         valid_mask |= TCR2_PIE;
     }
-    if (cpu_isar_feature(aa64_mec, env_archcpu(env))) {
+    if (cpu_isar_feature(aa64_aie, cpu)) {
+        valid_mask |= TCR2_AIE;
+    }
+    if (cpu_isar_feature(aa64_mec, cpu)) {
         valid_mask |= TCR2_AMEC0 | TCR2_AMEC1;
     }
     value &= valid_mask;
@@ -9666,6 +9672,7 @@ ARMVAParameters aa64_va_parameters(CPUARMState *env, uint64_t va,
 {
     uint64_t tcr = regime_tcr(env, mmu_idx);
     bool epd, hpd, tsz_oob, ds, ha, hd, pie = false;
+    bool aie = false;
     int select, tsz, tbi, max_tsz, min_tsz, ps, sh;
     ARMGranuleSize gran;
     ARMCPU *cpu = env_archcpu(env);
@@ -9688,10 +9695,12 @@ ARMVAParameters aa64_va_parameters(CPUARMState *env, uint64_t va,
             if (r_el == 3) {
                 pie = (extract64(tcr, 35, 1)
                        && cpu_isar_feature(aa64_s1pie, cpu));
-            } else {
-                pie = ((env->cp15.tcr2_el[2] & TCR2_PIE)
-                       && (!arm_feature(env, ARM_FEATURE_EL3)
-                           || (env->cp15.scr_el3 & SCR_TCR2EN)));
+                aie = (extract64(tcr, 37, 1)
+                       && cpu_isar_feature(aa64_aie, cpu));
+            } else if (!arm_feature(env, ARM_FEATURE_EL3)
+                       || (env->cp15.scr_el3 & SCR_TCR2EN)) {
+                pie = env->cp15.tcr2_el[2] & TCR2_PIE;
+                aie = env->cp15.tcr2_el[2] & TCR2_AIE;
             }
         }
         epd = false;
@@ -9733,10 +9742,12 @@ ARMVAParameters aa64_va_parameters(CPUARMState *env, uint64_t va,
             epd = true;
         }
 
-        pie = ((env->cp15.tcr2_el[r_el] & TCR2_PIE)
-               && (!arm_feature(env, ARM_FEATURE_EL3)
-                   || (env->cp15.scr_el3 & SCR_TCR2EN))
-               && (r_el == 2 || (arm_hcrx_el2_eff(env) & HCRX_TCR2EN)));
+        if ((!arm_feature(env, ARM_FEATURE_EL3)
+             || (env->cp15.scr_el3 & SCR_TCR2EN))
+            && (r_el == 2 || (arm_hcrx_el2_eff(env) & HCRX_TCR2EN))) {
+            pie = env->cp15.tcr2_el[r_el] & TCR2_PIE;
+            aie = env->cp15.tcr2_el[r_el] & TCR2_AIE;
+        }
     }
     hpd |= pie;
 
@@ -9818,6 +9829,7 @@ ARMVAParameters aa64_va_parameters(CPUARMState *env, uint64_t va,
         .hd = ha && hd,
         .gran = gran,
         .pie = pie,
+        .aie = aie,
     };
 }
 
-- 
2.43.0


