
Linear_Actuator_Project_IRC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a514  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  0800a7b4  0800a7b4  0001a7b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a960  0800a960  00020138  2**0
                  CONTENTS
  4 .ARM          00000008  0800a960  0800a960  0001a960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a968  0800a968  00020138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a968  0800a968  0001a968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a96c  0800a96c  0001a96c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  24000000  0800a970  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000078  0800a9e8  00020078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  240000d8  0800aa48  000200d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00004fd8  24000138  0800aaa8  00020138  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  24005110  0800aaa8  00025110  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00020138  2**0
                  CONTENTS, READONLY
 14 .debug_info   000345de  00000000  00000000  00020166  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005147  00000000  00000000  00054744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001dc8  00000000  00000000  00059890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001c40  00000000  00000000  0005b658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003cca5  00000000  00000000  0005d298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00021015  00000000  00000000  00099f3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00194f0d  00000000  00000000  000baf52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  0024fe5f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000083d8  00000000  00000000  0024feb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000138 	.word	0x24000138
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a79c 	.word	0x0800a79c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400013c 	.word	0x2400013c
 80002dc:	0800a79c 	.word	0x0800a79c

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000390:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000394:	f000 b96e 	b.w	8000674 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468c      	mov	ip, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	f040 8083 	bne.w	80004c6 <__udivmoddi4+0x116>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d947      	bls.n	8000456 <__udivmoddi4+0xa6>
 80003c6:	fab2 f282 	clz	r2, r2
 80003ca:	b142      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003cc:	f1c2 0020 	rsb	r0, r2, #32
 80003d0:	fa24 f000 	lsr.w	r0, r4, r0
 80003d4:	4091      	lsls	r1, r2
 80003d6:	4097      	lsls	r7, r2
 80003d8:	ea40 0c01 	orr.w	ip, r0, r1
 80003dc:	4094      	lsls	r4, r2
 80003de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fbbc f6f8 	udiv	r6, ip, r8
 80003e8:	fa1f fe87 	uxth.w	lr, r7
 80003ec:	fb08 c116 	mls	r1, r8, r6, ip
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f10e 	mul.w	r1, r6, lr
 80003f8:	4299      	cmp	r1, r3
 80003fa:	d909      	bls.n	8000410 <__udivmoddi4+0x60>
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000402:	f080 8119 	bcs.w	8000638 <__udivmoddi4+0x288>
 8000406:	4299      	cmp	r1, r3
 8000408:	f240 8116 	bls.w	8000638 <__udivmoddi4+0x288>
 800040c:	3e02      	subs	r6, #2
 800040e:	443b      	add	r3, r7
 8000410:	1a5b      	subs	r3, r3, r1
 8000412:	b2a4      	uxth	r4, r4
 8000414:	fbb3 f0f8 	udiv	r0, r3, r8
 8000418:	fb08 3310 	mls	r3, r8, r0, r3
 800041c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000420:	fb00 fe0e 	mul.w	lr, r0, lr
 8000424:	45a6      	cmp	lr, r4
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x8c>
 8000428:	193c      	adds	r4, r7, r4
 800042a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800042e:	f080 8105 	bcs.w	800063c <__udivmoddi4+0x28c>
 8000432:	45a6      	cmp	lr, r4
 8000434:	f240 8102 	bls.w	800063c <__udivmoddi4+0x28c>
 8000438:	3802      	subs	r0, #2
 800043a:	443c      	add	r4, r7
 800043c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	2600      	movs	r6, #0
 8000446:	b11d      	cbz	r5, 8000450 <__udivmoddi4+0xa0>
 8000448:	40d4      	lsrs	r4, r2
 800044a:	2300      	movs	r3, #0
 800044c:	e9c5 4300 	strd	r4, r3, [r5]
 8000450:	4631      	mov	r1, r6
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	b902      	cbnz	r2, 800045a <__udivmoddi4+0xaa>
 8000458:	deff      	udf	#255	; 0xff
 800045a:	fab2 f282 	clz	r2, r2
 800045e:	2a00      	cmp	r2, #0
 8000460:	d150      	bne.n	8000504 <__udivmoddi4+0x154>
 8000462:	1bcb      	subs	r3, r1, r7
 8000464:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000468:	fa1f f887 	uxth.w	r8, r7
 800046c:	2601      	movs	r6, #1
 800046e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000472:	0c21      	lsrs	r1, r4, #16
 8000474:	fb0e 331c 	mls	r3, lr, ip, r3
 8000478:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047c:	fb08 f30c 	mul.w	r3, r8, ip
 8000480:	428b      	cmp	r3, r1
 8000482:	d907      	bls.n	8000494 <__udivmoddi4+0xe4>
 8000484:	1879      	adds	r1, r7, r1
 8000486:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800048a:	d202      	bcs.n	8000492 <__udivmoddi4+0xe2>
 800048c:	428b      	cmp	r3, r1
 800048e:	f200 80e9 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 8000492:	4684      	mov	ip, r0
 8000494:	1ac9      	subs	r1, r1, r3
 8000496:	b2a3      	uxth	r3, r4
 8000498:	fbb1 f0fe 	udiv	r0, r1, lr
 800049c:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004a4:	fb08 f800 	mul.w	r8, r8, r0
 80004a8:	45a0      	cmp	r8, r4
 80004aa:	d907      	bls.n	80004bc <__udivmoddi4+0x10c>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80004b2:	d202      	bcs.n	80004ba <__udivmoddi4+0x10a>
 80004b4:	45a0      	cmp	r8, r4
 80004b6:	f200 80d9 	bhi.w	800066c <__udivmoddi4+0x2bc>
 80004ba:	4618      	mov	r0, r3
 80004bc:	eba4 0408 	sub.w	r4, r4, r8
 80004c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004c4:	e7bf      	b.n	8000446 <__udivmoddi4+0x96>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d909      	bls.n	80004de <__udivmoddi4+0x12e>
 80004ca:	2d00      	cmp	r5, #0
 80004cc:	f000 80b1 	beq.w	8000632 <__udivmoddi4+0x282>
 80004d0:	2600      	movs	r6, #0
 80004d2:	e9c5 0100 	strd	r0, r1, [r5]
 80004d6:	4630      	mov	r0, r6
 80004d8:	4631      	mov	r1, r6
 80004da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004de:	fab3 f683 	clz	r6, r3
 80004e2:	2e00      	cmp	r6, #0
 80004e4:	d14a      	bne.n	800057c <__udivmoddi4+0x1cc>
 80004e6:	428b      	cmp	r3, r1
 80004e8:	d302      	bcc.n	80004f0 <__udivmoddi4+0x140>
 80004ea:	4282      	cmp	r2, r0
 80004ec:	f200 80b8 	bhi.w	8000660 <__udivmoddi4+0x2b0>
 80004f0:	1a84      	subs	r4, r0, r2
 80004f2:	eb61 0103 	sbc.w	r1, r1, r3
 80004f6:	2001      	movs	r0, #1
 80004f8:	468c      	mov	ip, r1
 80004fa:	2d00      	cmp	r5, #0
 80004fc:	d0a8      	beq.n	8000450 <__udivmoddi4+0xa0>
 80004fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000502:	e7a5      	b.n	8000450 <__udivmoddi4+0xa0>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f603 	lsr.w	r6, r0, r3
 800050c:	4097      	lsls	r7, r2
 800050e:	fa01 f002 	lsl.w	r0, r1, r2
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	40d9      	lsrs	r1, r3
 8000518:	4330      	orrs	r0, r6
 800051a:	0c03      	lsrs	r3, r0, #16
 800051c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000520:	fa1f f887 	uxth.w	r8, r7
 8000524:	fb0e 1116 	mls	r1, lr, r6, r1
 8000528:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800052c:	fb06 f108 	mul.w	r1, r6, r8
 8000530:	4299      	cmp	r1, r3
 8000532:	fa04 f402 	lsl.w	r4, r4, r2
 8000536:	d909      	bls.n	800054c <__udivmoddi4+0x19c>
 8000538:	18fb      	adds	r3, r7, r3
 800053a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800053e:	f080 808d 	bcs.w	800065c <__udivmoddi4+0x2ac>
 8000542:	4299      	cmp	r1, r3
 8000544:	f240 808a 	bls.w	800065c <__udivmoddi4+0x2ac>
 8000548:	3e02      	subs	r6, #2
 800054a:	443b      	add	r3, r7
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b281      	uxth	r1, r0
 8000550:	fbb3 f0fe 	udiv	r0, r3, lr
 8000554:	fb0e 3310 	mls	r3, lr, r0, r3
 8000558:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055c:	fb00 f308 	mul.w	r3, r0, r8
 8000560:	428b      	cmp	r3, r1
 8000562:	d907      	bls.n	8000574 <__udivmoddi4+0x1c4>
 8000564:	1879      	adds	r1, r7, r1
 8000566:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800056a:	d273      	bcs.n	8000654 <__udivmoddi4+0x2a4>
 800056c:	428b      	cmp	r3, r1
 800056e:	d971      	bls.n	8000654 <__udivmoddi4+0x2a4>
 8000570:	3802      	subs	r0, #2
 8000572:	4439      	add	r1, r7
 8000574:	1acb      	subs	r3, r1, r3
 8000576:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800057a:	e778      	b.n	800046e <__udivmoddi4+0xbe>
 800057c:	f1c6 0c20 	rsb	ip, r6, #32
 8000580:	fa03 f406 	lsl.w	r4, r3, r6
 8000584:	fa22 f30c 	lsr.w	r3, r2, ip
 8000588:	431c      	orrs	r4, r3
 800058a:	fa20 f70c 	lsr.w	r7, r0, ip
 800058e:	fa01 f306 	lsl.w	r3, r1, r6
 8000592:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000596:	fa21 f10c 	lsr.w	r1, r1, ip
 800059a:	431f      	orrs	r7, r3
 800059c:	0c3b      	lsrs	r3, r7, #16
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fa1f f884 	uxth.w	r8, r4
 80005a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005ae:	fb09 fa08 	mul.w	sl, r9, r8
 80005b2:	458a      	cmp	sl, r1
 80005b4:	fa02 f206 	lsl.w	r2, r2, r6
 80005b8:	fa00 f306 	lsl.w	r3, r0, r6
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x220>
 80005be:	1861      	adds	r1, r4, r1
 80005c0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80005c4:	d248      	bcs.n	8000658 <__udivmoddi4+0x2a8>
 80005c6:	458a      	cmp	sl, r1
 80005c8:	d946      	bls.n	8000658 <__udivmoddi4+0x2a8>
 80005ca:	f1a9 0902 	sub.w	r9, r9, #2
 80005ce:	4421      	add	r1, r4
 80005d0:	eba1 010a 	sub.w	r1, r1, sl
 80005d4:	b2bf      	uxth	r7, r7
 80005d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005da:	fb0e 1110 	mls	r1, lr, r0, r1
 80005de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005e2:	fb00 f808 	mul.w	r8, r0, r8
 80005e6:	45b8      	cmp	r8, r7
 80005e8:	d907      	bls.n	80005fa <__udivmoddi4+0x24a>
 80005ea:	19e7      	adds	r7, r4, r7
 80005ec:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80005f0:	d22e      	bcs.n	8000650 <__udivmoddi4+0x2a0>
 80005f2:	45b8      	cmp	r8, r7
 80005f4:	d92c      	bls.n	8000650 <__udivmoddi4+0x2a0>
 80005f6:	3802      	subs	r0, #2
 80005f8:	4427      	add	r7, r4
 80005fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005fe:	eba7 0708 	sub.w	r7, r7, r8
 8000602:	fba0 8902 	umull	r8, r9, r0, r2
 8000606:	454f      	cmp	r7, r9
 8000608:	46c6      	mov	lr, r8
 800060a:	4649      	mov	r1, r9
 800060c:	d31a      	bcc.n	8000644 <__udivmoddi4+0x294>
 800060e:	d017      	beq.n	8000640 <__udivmoddi4+0x290>
 8000610:	b15d      	cbz	r5, 800062a <__udivmoddi4+0x27a>
 8000612:	ebb3 020e 	subs.w	r2, r3, lr
 8000616:	eb67 0701 	sbc.w	r7, r7, r1
 800061a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800061e:	40f2      	lsrs	r2, r6
 8000620:	ea4c 0202 	orr.w	r2, ip, r2
 8000624:	40f7      	lsrs	r7, r6
 8000626:	e9c5 2700 	strd	r2, r7, [r5]
 800062a:	2600      	movs	r6, #0
 800062c:	4631      	mov	r1, r6
 800062e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000632:	462e      	mov	r6, r5
 8000634:	4628      	mov	r0, r5
 8000636:	e70b      	b.n	8000450 <__udivmoddi4+0xa0>
 8000638:	4606      	mov	r6, r0
 800063a:	e6e9      	b.n	8000410 <__udivmoddi4+0x60>
 800063c:	4618      	mov	r0, r3
 800063e:	e6fd      	b.n	800043c <__udivmoddi4+0x8c>
 8000640:	4543      	cmp	r3, r8
 8000642:	d2e5      	bcs.n	8000610 <__udivmoddi4+0x260>
 8000644:	ebb8 0e02 	subs.w	lr, r8, r2
 8000648:	eb69 0104 	sbc.w	r1, r9, r4
 800064c:	3801      	subs	r0, #1
 800064e:	e7df      	b.n	8000610 <__udivmoddi4+0x260>
 8000650:	4608      	mov	r0, r1
 8000652:	e7d2      	b.n	80005fa <__udivmoddi4+0x24a>
 8000654:	4660      	mov	r0, ip
 8000656:	e78d      	b.n	8000574 <__udivmoddi4+0x1c4>
 8000658:	4681      	mov	r9, r0
 800065a:	e7b9      	b.n	80005d0 <__udivmoddi4+0x220>
 800065c:	4666      	mov	r6, ip
 800065e:	e775      	b.n	800054c <__udivmoddi4+0x19c>
 8000660:	4630      	mov	r0, r6
 8000662:	e74a      	b.n	80004fa <__udivmoddi4+0x14a>
 8000664:	f1ac 0c02 	sub.w	ip, ip, #2
 8000668:	4439      	add	r1, r7
 800066a:	e713      	b.n	8000494 <__udivmoddi4+0xe4>
 800066c:	3802      	subs	r0, #2
 800066e:	443c      	add	r4, r7
 8000670:	e724      	b.n	80004bc <__udivmoddi4+0x10c>
 8000672:	bf00      	nop

08000674 <__aeabi_idiv0>:
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800067c:	4b3f      	ldr	r3, [pc, #252]	; (800077c <SystemInit+0x104>)
 800067e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000682:	4a3e      	ldr	r2, [pc, #248]	; (800077c <SystemInit+0x104>)
 8000684:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000688:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 800068c:	4b3b      	ldr	r3, [pc, #236]	; (800077c <SystemInit+0x104>)
 800068e:	691b      	ldr	r3, [r3, #16]
 8000690:	4a3a      	ldr	r2, [pc, #232]	; (800077c <SystemInit+0x104>)
 8000692:	f043 0310 	orr.w	r3, r3, #16
 8000696:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000698:	4b39      	ldr	r3, [pc, #228]	; (8000780 <SystemInit+0x108>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f003 030f 	and.w	r3, r3, #15
 80006a0:	2b06      	cmp	r3, #6
 80006a2:	d807      	bhi.n	80006b4 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006a4:	4b36      	ldr	r3, [pc, #216]	; (8000780 <SystemInit+0x108>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f023 030f 	bic.w	r3, r3, #15
 80006ac:	4a34      	ldr	r2, [pc, #208]	; (8000780 <SystemInit+0x108>)
 80006ae:	f043 0307 	orr.w	r3, r3, #7
 80006b2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006b4:	4b33      	ldr	r3, [pc, #204]	; (8000784 <SystemInit+0x10c>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a32      	ldr	r2, [pc, #200]	; (8000784 <SystemInit+0x10c>)
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006c0:	4b30      	ldr	r3, [pc, #192]	; (8000784 <SystemInit+0x10c>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006c6:	4b2f      	ldr	r3, [pc, #188]	; (8000784 <SystemInit+0x10c>)
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	492e      	ldr	r1, [pc, #184]	; (8000784 <SystemInit+0x10c>)
 80006cc:	4b2e      	ldr	r3, [pc, #184]	; (8000788 <SystemInit+0x110>)
 80006ce:	4013      	ands	r3, r2
 80006d0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006d2:	4b2b      	ldr	r3, [pc, #172]	; (8000780 <SystemInit+0x108>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	f003 0308 	and.w	r3, r3, #8
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d007      	beq.n	80006ee <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006de:	4b28      	ldr	r3, [pc, #160]	; (8000780 <SystemInit+0x108>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f023 030f 	bic.w	r3, r3, #15
 80006e6:	4a26      	ldr	r2, [pc, #152]	; (8000780 <SystemInit+0x108>)
 80006e8:	f043 0307 	orr.w	r3, r3, #7
 80006ec:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80006ee:	4b25      	ldr	r3, [pc, #148]	; (8000784 <SystemInit+0x10c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80006f4:	4b23      	ldr	r3, [pc, #140]	; (8000784 <SystemInit+0x10c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80006fa:	4b22      	ldr	r3, [pc, #136]	; (8000784 <SystemInit+0x10c>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000700:	4b20      	ldr	r3, [pc, #128]	; (8000784 <SystemInit+0x10c>)
 8000702:	4a22      	ldr	r2, [pc, #136]	; (800078c <SystemInit+0x114>)
 8000704:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000706:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <SystemInit+0x10c>)
 8000708:	4a21      	ldr	r2, [pc, #132]	; (8000790 <SystemInit+0x118>)
 800070a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800070c:	4b1d      	ldr	r3, [pc, #116]	; (8000784 <SystemInit+0x10c>)
 800070e:	4a21      	ldr	r2, [pc, #132]	; (8000794 <SystemInit+0x11c>)
 8000710:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000712:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <SystemInit+0x10c>)
 8000714:	2200      	movs	r2, #0
 8000716:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000718:	4b1a      	ldr	r3, [pc, #104]	; (8000784 <SystemInit+0x10c>)
 800071a:	4a1e      	ldr	r2, [pc, #120]	; (8000794 <SystemInit+0x11c>)
 800071c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800071e:	4b19      	ldr	r3, [pc, #100]	; (8000784 <SystemInit+0x10c>)
 8000720:	2200      	movs	r2, #0
 8000722:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000724:	4b17      	ldr	r3, [pc, #92]	; (8000784 <SystemInit+0x10c>)
 8000726:	4a1b      	ldr	r2, [pc, #108]	; (8000794 <SystemInit+0x11c>)
 8000728:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800072a:	4b16      	ldr	r3, [pc, #88]	; (8000784 <SystemInit+0x10c>)
 800072c:	2200      	movs	r2, #0
 800072e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000730:	4b14      	ldr	r3, [pc, #80]	; (8000784 <SystemInit+0x10c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a13      	ldr	r2, [pc, #76]	; (8000784 <SystemInit+0x10c>)
 8000736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800073a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800073c:	4b11      	ldr	r3, [pc, #68]	; (8000784 <SystemInit+0x10c>)
 800073e:	2200      	movs	r2, #0
 8000740:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000742:	4b15      	ldr	r3, [pc, #84]	; (8000798 <SystemInit+0x120>)
 8000744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000746:	4a14      	ldr	r2, [pc, #80]	; (8000798 <SystemInit+0x120>)
 8000748:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800074c:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800074e:	4b13      	ldr	r3, [pc, #76]	; (800079c <SystemInit+0x124>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	4b13      	ldr	r3, [pc, #76]	; (80007a0 <SystemInit+0x128>)
 8000754:	4013      	ands	r3, r2
 8000756:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800075a:	d202      	bcs.n	8000762 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800075c:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <SystemInit+0x12c>)
 800075e:	2201      	movs	r2, #1
 8000760:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000762:	4b11      	ldr	r3, [pc, #68]	; (80007a8 <SystemInit+0x130>)
 8000764:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000768:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 800076a:	4b04      	ldr	r3, [pc, #16]	; (800077c <SystemInit+0x104>)
 800076c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000770:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000772:	bf00      	nop
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr
 800077c:	e000ed00 	.word	0xe000ed00
 8000780:	52002000 	.word	0x52002000
 8000784:	58024400 	.word	0x58024400
 8000788:	eaf6ed7f 	.word	0xeaf6ed7f
 800078c:	02020200 	.word	0x02020200
 8000790:	01ff0000 	.word	0x01ff0000
 8000794:	01010280 	.word	0x01010280
 8000798:	580000c0 	.word	0x580000c0
 800079c:	5c001000 	.word	0x5c001000
 80007a0:	ffff0000 	.word	0xffff0000
 80007a4:	51008108 	.word	0x51008108
 80007a8:	52004000 	.word	0x52004000

080007ac <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0
	int32_t timeout;
	/* USER CODE END Boot_Mode_Sequence_0 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 80007b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007b6:	607b      	str	r3, [r7, #4]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0))
 80007b8:	bf00      	nop
 80007ba:	4b3f      	ldr	r3, [pc, #252]	; (80008b8 <main+0x10c>)
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d004      	beq.n	80007d0 <main+0x24>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	1e5a      	subs	r2, r3, #1
 80007ca:	607a      	str	r2, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	dcf4      	bgt.n	80007ba <main+0xe>
		;
	if (timeout < 0) {
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	da01      	bge.n	80007da <main+0x2e>
		Error_Handler();
 80007d6:	f000 fb67 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007da:	f000 feaf 	bl	800153c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007de:	f000 f88b 	bl	80008f8 <SystemClock_Config>
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	 HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 80007e2:	4b35      	ldr	r3, [pc, #212]	; (80008b8 <main+0x10c>)
 80007e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007e8:	4a33      	ldr	r2, [pc, #204]	; (80008b8 <main+0x10c>)
 80007ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80007ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80007f2:	4b31      	ldr	r3, [pc, #196]	; (80008b8 <main+0x10c>)
 80007f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80007f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007fc:	603b      	str	r3, [r7, #0]
 80007fe:	683b      	ldr	r3, [r7, #0]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000800:	2000      	movs	r0, #0
 8000802:	f001 fe33 	bl	800246c <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0, 0);
 8000806:	2100      	movs	r1, #0
 8000808:	2000      	movs	r0, #0
 800080a:	f001 fe49 	bl	80024a0 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 800080e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000812:	607b      	str	r3, [r7, #4]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0))
 8000814:	bf00      	nop
 8000816:	4b28      	ldr	r3, [pc, #160]	; (80008b8 <main+0x10c>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800081e:	2b00      	cmp	r3, #0
 8000820:	d104      	bne.n	800082c <main+0x80>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	1e5a      	subs	r2, r3, #1
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	2b00      	cmp	r3, #0
 800082a:	dcf4      	bgt.n	8000816 <main+0x6a>
		;
	if (timeout < 0) {
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b00      	cmp	r3, #0
 8000830:	da01      	bge.n	8000836 <main+0x8a>
		Error_Handler();
 8000832:	f000 fb39 	bl	8000ea8 <Error_Handler>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000836:	f000 fa67 	bl	8000d08 <MX_GPIO_Init>
	MX_ETH_Init();
 800083a:	f000 f8e1 	bl	8000a00 <MX_ETH_Init>
	MX_TIM2_Init();
 800083e:	f000 f92b 	bl	8000a98 <MX_TIM2_Init>
	MX_TIM3_Init();
 8000842:	f000 f97d 	bl	8000b40 <MX_TIM3_Init>
	MX_USART3_UART_Init();
 8000846:	f000 f9e1 	bl	8000c0c <MX_USART3_UART_Init>
	MX_USB_OTG_FS_PCD_Init();
 800084a:	f000 fa2b 	bl	8000ca4 <MX_USB_OTG_FS_PCD_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 800084e:	f006 fd45 	bl	80072dc <osKernelInitialize>
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of positionQueue */
	positionQueueHandle = osMessageQueueNew(16, sizeof(uint16_t),
 8000852:	4a1a      	ldr	r2, [pc, #104]	; (80008bc <main+0x110>)
 8000854:	2102      	movs	r1, #2
 8000856:	2010      	movs	r0, #16
 8000858:	f006 fe37 	bl	80074ca <osMessageQueueNew>
 800085c:	4603      	mov	r3, r0
 800085e:	4a18      	ldr	r2, [pc, #96]	; (80008c0 <main+0x114>)
 8000860:	6013      	str	r3, [r2, #0]
			&positionQueue_attributes);

	/* creation of doneQueue */
	doneQueueHandle = osMessageQueueNew(16, sizeof(uint16_t),
 8000862:	4a18      	ldr	r2, [pc, #96]	; (80008c4 <main+0x118>)
 8000864:	2102      	movs	r1, #2
 8000866:	2010      	movs	r0, #16
 8000868:	f006 fe2f 	bl	80074ca <osMessageQueueNew>
 800086c:	4603      	mov	r3, r0
 800086e:	4a16      	ldr	r2, [pc, #88]	; (80008c8 <main+0x11c>)
 8000870:	6013      	str	r3, [r2, #0]
			&doneQueue_attributes);

	/* creation of diagnosQueue */
	diagnosQueueHandle = osMessageQueueNew(16, sizeof(uint16_t),
 8000872:	4a16      	ldr	r2, [pc, #88]	; (80008cc <main+0x120>)
 8000874:	2102      	movs	r1, #2
 8000876:	2010      	movs	r0, #16
 8000878:	f006 fe27 	bl	80074ca <osMessageQueueNew>
 800087c:	4603      	mov	r3, r0
 800087e:	4a14      	ldr	r2, [pc, #80]	; (80008d0 <main+0x124>)
 8000880:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of core7_MotorCont */
	core7_MotorContHandle = osThreadNew(StartTask1, NULL,
 8000882:	4a14      	ldr	r2, [pc, #80]	; (80008d4 <main+0x128>)
 8000884:	2100      	movs	r1, #0
 8000886:	4814      	ldr	r0, [pc, #80]	; (80008d8 <main+0x12c>)
 8000888:	f006 fd72 	bl	8007370 <osThreadNew>
 800088c:	4603      	mov	r3, r0
 800088e:	4a13      	ldr	r2, [pc, #76]	; (80008dc <main+0x130>)
 8000890:	6013      	str	r3, [r2, #0]
			&core7_MotorCont_attributes);

	/* creation of core7_SensorPos */
	core7_SensorPosHandle = osThreadNew(StartTask2, NULL,
 8000892:	4a13      	ldr	r2, [pc, #76]	; (80008e0 <main+0x134>)
 8000894:	2100      	movs	r1, #0
 8000896:	4813      	ldr	r0, [pc, #76]	; (80008e4 <main+0x138>)
 8000898:	f006 fd6a 	bl	8007370 <osThreadNew>
 800089c:	4603      	mov	r3, r0
 800089e:	4a12      	ldr	r2, [pc, #72]	; (80008e8 <main+0x13c>)
 80008a0:	6013      	str	r3, [r2, #0]
			&core7_SensorPos_attributes);

	/* creation of core7_diagnosis */
	core7_diagnosisHandle = osThreadNew(StartTask3, NULL,
 80008a2:	4a12      	ldr	r2, [pc, #72]	; (80008ec <main+0x140>)
 80008a4:	2100      	movs	r1, #0
 80008a6:	4812      	ldr	r0, [pc, #72]	; (80008f0 <main+0x144>)
 80008a8:	f006 fd62 	bl	8007370 <osThreadNew>
 80008ac:	4603      	mov	r3, r0
 80008ae:	4a11      	ldr	r2, [pc, #68]	; (80008f4 <main+0x148>)
 80008b0:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 80008b2:	f006 fd37 	bl	8007324 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80008b6:	e7fe      	b.n	80008b6 <main+0x10a>
 80008b8:	58024400 	.word	0x58024400
 80008bc:	0800a8bc 	.word	0x0800a8bc
 80008c0:	24004f60 	.word	0x24004f60
 80008c4:	0800a8d4 	.word	0x0800a8d4
 80008c8:	24004f64 	.word	0x24004f64
 80008cc:	0800a8ec 	.word	0x0800a8ec
 80008d0:	24005078 	.word	0x24005078
 80008d4:	0800a850 	.word	0x0800a850
 80008d8:	08000dfd 	.word	0x08000dfd
 80008dc:	24004fb8 	.word	0x24004fb8
 80008e0:	0800a874 	.word	0x0800a874
 80008e4:	08000e2d 	.word	0x08000e2d
 80008e8:	24004a78 	.word	0x24004a78
 80008ec:	0800a898 	.word	0x0800a898
 80008f0:	08000e51 	.word	0x08000e51
 80008f4:	24004f68 	.word	0x24004f68

080008f8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b09c      	sub	sp, #112	; 0x70
 80008fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80008fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000902:	224c      	movs	r2, #76	; 0x4c
 8000904:	2100      	movs	r1, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f009 fb20 	bl	8009f4c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	2220      	movs	r2, #32
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f009 fb1a 	bl	8009f4c <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000918:	2004      	movs	r0, #4
 800091a:	f001 ff1d 	bl	8002758 <HAL_PWREx_ConfigSupply>
	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800091e:	2300      	movs	r3, #0
 8000920:	603b      	str	r3, [r7, #0]
 8000922:	4b34      	ldr	r3, [pc, #208]	; (80009f4 <SystemClock_Config+0xfc>)
 8000924:	699b      	ldr	r3, [r3, #24]
 8000926:	4a33      	ldr	r2, [pc, #204]	; (80009f4 <SystemClock_Config+0xfc>)
 8000928:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800092c:	6193      	str	r3, [r2, #24]
 800092e:	4b31      	ldr	r3, [pc, #196]	; (80009f4 <SystemClock_Config+0xfc>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000936:	603b      	str	r3, [r7, #0]
 8000938:	4b2f      	ldr	r3, [pc, #188]	; (80009f8 <SystemClock_Config+0x100>)
 800093a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800093c:	4a2e      	ldr	r2, [pc, #184]	; (80009f8 <SystemClock_Config+0x100>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000944:	4b2c      	ldr	r3, [pc, #176]	; (80009f8 <SystemClock_Config+0x100>)
 8000946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	603b      	str	r3, [r7, #0]
 800094e:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {
 8000950:	bf00      	nop
 8000952:	4b28      	ldr	r3, [pc, #160]	; (80009f4 <SystemClock_Config+0xfc>)
 8000954:	699b      	ldr	r3, [r3, #24]
 8000956:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800095a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800095e:	d1f8      	bne.n	8000952 <SystemClock_Config+0x5a>
	}
	/** Macro to configure the PLL clock source
	 */
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000960:	4b26      	ldr	r3, [pc, #152]	; (80009fc <SystemClock_Config+0x104>)
 8000962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000964:	f023 0303 	bic.w	r3, r3, #3
 8000968:	4a24      	ldr	r2, [pc, #144]	; (80009fc <SystemClock_Config+0x104>)
 800096a:	f043 0302 	orr.w	r3, r3, #2
 800096e:	6293      	str	r3, [r2, #40]	; 0x28
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000970:	2301      	movs	r3, #1
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000974:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000978:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097a:	2302      	movs	r3, #2
 800097c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800097e:	2302      	movs	r3, #2
 8000980:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000982:	2301      	movs	r3, #1
 8000984:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 120;
 8000986:	2378      	movs	r3, #120	; 0x78
 8000988:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 800098a:	2302      	movs	r3, #2
 800098c:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800098e:	2302      	movs	r3, #2
 8000990:	65fb      	str	r3, [r7, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8000992:	2302      	movs	r3, #2
 8000994:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000996:	230c      	movs	r3, #12
 8000998:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800099a:	2300      	movs	r3, #0
 800099c:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800099e:	2300      	movs	r3, #0
 80009a0:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80009a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009a6:	4618      	mov	r0, r3
 80009a8:	f001 ff40 	bl	800282c <HAL_RCC_OscConfig>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d001      	beq.n	80009b6 <SystemClock_Config+0xbe>
		Error_Handler();
 80009b2:	f000 fa79 	bl	8000ea8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80009b6:	233f      	movs	r3, #63	; 0x3f
 80009b8:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ba:	2303      	movs	r3, #3
 80009bc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80009be:	2300      	movs	r3, #0
 80009c0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80009c2:	2308      	movs	r3, #8
 80009c4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80009c6:	2340      	movs	r3, #64	; 0x40
 80009c8:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80009ca:	2340      	movs	r3, #64	; 0x40
 80009cc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80009ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009d2:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80009d4:	2340      	movs	r3, #64	; 0x40
 80009d6:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	2104      	movs	r1, #4
 80009dc:	4618      	mov	r0, r3
 80009de:	f002 fb35 	bl	800304c <HAL_RCC_ClockConfig>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <SystemClock_Config+0xf4>
		Error_Handler();
 80009e8:	f000 fa5e 	bl	8000ea8 <Error_Handler>
	}
}
 80009ec:	bf00      	nop
 80009ee:	3770      	adds	r7, #112	; 0x70
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	58024800 	.word	0x58024800
 80009f8:	58000400 	.word	0x58000400
 80009fc:	58024400 	.word	0x58024400

08000a00 <MX_ETH_Init>:
/**
 * @brief ETH Initialization Function
 * @param None
 * @retval None
 */
static void MX_ETH_Init(void) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
	static uint8_t MACAddr[6];

	/* USER CODE BEGIN ETH_Init 1 */

	/* USER CODE END ETH_Init 1 */
	heth.Instance = ETH;
 8000a04:	4b1e      	ldr	r3, [pc, #120]	; (8000a80 <MX_ETH_Init+0x80>)
 8000a06:	4a1f      	ldr	r2, [pc, #124]	; (8000a84 <MX_ETH_Init+0x84>)
 8000a08:	601a      	str	r2, [r3, #0]
	MACAddr[0] = 0x00;
 8000a0a:	4b1f      	ldr	r3, [pc, #124]	; (8000a88 <MX_ETH_Init+0x88>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
	MACAddr[1] = 0x80;
 8000a10:	4b1d      	ldr	r3, [pc, #116]	; (8000a88 <MX_ETH_Init+0x88>)
 8000a12:	2280      	movs	r2, #128	; 0x80
 8000a14:	705a      	strb	r2, [r3, #1]
	MACAddr[2] = 0xE1;
 8000a16:	4b1c      	ldr	r3, [pc, #112]	; (8000a88 <MX_ETH_Init+0x88>)
 8000a18:	22e1      	movs	r2, #225	; 0xe1
 8000a1a:	709a      	strb	r2, [r3, #2]
	MACAddr[3] = 0x00;
 8000a1c:	4b1a      	ldr	r3, [pc, #104]	; (8000a88 <MX_ETH_Init+0x88>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	70da      	strb	r2, [r3, #3]
	MACAddr[4] = 0x00;
 8000a22:	4b19      	ldr	r3, [pc, #100]	; (8000a88 <MX_ETH_Init+0x88>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	711a      	strb	r2, [r3, #4]
	MACAddr[5] = 0x00;
 8000a28:	4b17      	ldr	r3, [pc, #92]	; (8000a88 <MX_ETH_Init+0x88>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	715a      	strb	r2, [r3, #5]
	heth.Init.MACAddr = &MACAddr[0];
 8000a2e:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <MX_ETH_Init+0x80>)
 8000a30:	4a15      	ldr	r2, [pc, #84]	; (8000a88 <MX_ETH_Init+0x88>)
 8000a32:	605a      	str	r2, [r3, #4]
	heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a34:	4b12      	ldr	r3, [pc, #72]	; (8000a80 <MX_ETH_Init+0x80>)
 8000a36:	2201      	movs	r2, #1
 8000a38:	721a      	strb	r2, [r3, #8]
	heth.Init.TxDesc = DMATxDscrTab;
 8000a3a:	4b11      	ldr	r3, [pc, #68]	; (8000a80 <MX_ETH_Init+0x80>)
 8000a3c:	4a13      	ldr	r2, [pc, #76]	; (8000a8c <MX_ETH_Init+0x8c>)
 8000a3e:	60da      	str	r2, [r3, #12]
	heth.Init.RxDesc = DMARxDscrTab;
 8000a40:	4b0f      	ldr	r3, [pc, #60]	; (8000a80 <MX_ETH_Init+0x80>)
 8000a42:	4a13      	ldr	r2, [pc, #76]	; (8000a90 <MX_ETH_Init+0x90>)
 8000a44:	611a      	str	r2, [r3, #16]
	heth.Init.RxBuffLen = 1524;
 8000a46:	4b0e      	ldr	r3, [pc, #56]	; (8000a80 <MX_ETH_Init+0x80>)
 8000a48:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000a4c:	615a      	str	r2, [r3, #20]

	/* USER CODE BEGIN MACADDRESS */

	/* USER CODE END MACADDRESS */

	if (HAL_ETH_Init(&heth) != HAL_OK) {
 8000a4e:	480c      	ldr	r0, [pc, #48]	; (8000a80 <MX_ETH_Init+0x80>)
 8000a50:	f000 ff2e 	bl	80018b0 <HAL_ETH_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_ETH_Init+0x5e>
		Error_Handler();
 8000a5a:	f000 fa25 	bl	8000ea8 <Error_Handler>
	}

	memset(&TxConfig, 0, sizeof(ETH_TxPacketConfig));
 8000a5e:	2234      	movs	r2, #52	; 0x34
 8000a60:	2100      	movs	r1, #0
 8000a62:	480c      	ldr	r0, [pc, #48]	; (8000a94 <MX_ETH_Init+0x94>)
 8000a64:	f009 fa72 	bl	8009f4c <memset>
	TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM
 8000a68:	4b0a      	ldr	r3, [pc, #40]	; (8000a94 <MX_ETH_Init+0x94>)
 8000a6a:	2221      	movs	r2, #33	; 0x21
 8000a6c:	601a      	str	r2, [r3, #0]
			| ETH_TX_PACKETS_FEATURES_CRCPAD;
	TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000a6e:	4b09      	ldr	r3, [pc, #36]	; (8000a94 <MX_ETH_Init+0x94>)
 8000a70:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000a74:	615a      	str	r2, [r3, #20]
	TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000a76:	4b07      	ldr	r3, [pc, #28]	; (8000a94 <MX_ETH_Init+0x94>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN ETH_Init 2 */

	/* USER CODE END ETH_Init 2 */

}
 8000a7c:	bf00      	nop
 8000a7e:	bd80      	pop	{r7, pc}
 8000a80:	24004fbc 	.word	0x24004fbc
 8000a84:	40028000 	.word	0x40028000
 8000a88:	24000154 	.word	0x24000154
 8000a8c:	240000d8 	.word	0x240000d8
 8000a90:	24000078 	.word	0x24000078
 8000a94:	24005044 	.word	0x24005044

08000a98 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08c      	sub	sp, #48	; 0x30
 8000a9c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8000a9e:	f107 030c 	add.w	r3, r7, #12
 8000aa2:	2224      	movs	r2, #36	; 0x24
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f009 fa50 	bl	8009f4c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000aac:	463b      	mov	r3, r7
 8000aae:	2200      	movs	r2, #0
 8000ab0:	601a      	str	r2, [r3, #0]
 8000ab2:	605a      	str	r2, [r3, #4]
 8000ab4:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000ab6:	4b21      	ldr	r3, [pc, #132]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000ab8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000abc:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 8000abe:	4b1f      	ldr	r3, [pc, #124]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac4:	4b1d      	ldr	r3, [pc, #116]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8000aca:	4b1c      	ldr	r3, [pc, #112]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000acc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ad0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ad2:	4b1a      	ldr	r3, [pc, #104]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad8:	4b18      	ldr	r3, [pc, #96]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8000aee:	2300      	movs	r3, #0
 8000af0:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000af2:	2300      	movs	r3, #0
 8000af4:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000af6:	2301      	movs	r3, #1
 8000af8:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	4619      	mov	r1, r3
 8000b08:	480c      	ldr	r0, [pc, #48]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000b0a:	f004 f9e5 	bl	8004ed8 <HAL_TIM_Encoder_Init>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM2_Init+0x80>
		Error_Handler();
 8000b14:	f000 f9c8 	bl	8000ea8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000b20:	463b      	mov	r3, r7
 8000b22:	4619      	mov	r1, r3
 8000b24:	4805      	ldr	r0, [pc, #20]	; (8000b3c <MX_TIM2_Init+0xa4>)
 8000b26:	f004 ffa9 	bl	8005a7c <HAL_TIMEx_MasterConfigSynchronization>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_TIM2_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 8000b30:	f000 f9ba 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000b34:	bf00      	nop
 8000b36:	3730      	adds	r7, #48	; 0x30
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	24004f6c 	.word	0x24004f6c

08000b40 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b08a      	sub	sp, #40	; 0x28
 8000b44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000b46:	f107 031c 	add.w	r3, r7, #28
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8000b52:	463b      	mov	r3, r7
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]
 8000b60:	615a      	str	r2, [r3, #20]
 8000b62:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8000b64:	4b27      	ldr	r3, [pc, #156]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000b66:	4a28      	ldr	r2, [pc, #160]	; (8000c08 <MX_TIM3_Init+0xc8>)
 8000b68:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 12;
 8000b6a:	4b26      	ldr	r3, [pc, #152]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000b6c:	220c      	movs	r2, #12
 8000b6e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b70:	4b24      	ldr	r3, [pc, #144]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1000;
 8000b76:	4b23      	ldr	r3, [pc, #140]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000b78:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b7c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b7e:	4b21      	ldr	r3, [pc, #132]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b84:	4b1f      	ldr	r3, [pc, #124]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8000b8a:	481e      	ldr	r0, [pc, #120]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000b8c:	f004 f94c 	bl	8004e28 <HAL_TIM_PWM_Init>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <MX_TIM3_Init+0x5a>
		Error_Handler();
 8000b96:	f000 f987 	bl	8000ea8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8000ba2:	f107 031c 	add.w	r3, r7, #28
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4816      	ldr	r0, [pc, #88]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000baa:	f004 ff67 	bl	8005a7c <HAL_TIMEx_MasterConfigSynchronization>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM3_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8000bb4:	f000 f978 	bl	8000ea8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bb8:	2360      	movs	r3, #96	; 0x60
 8000bba:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3)
 8000bc8:	463b      	mov	r3, r7
 8000bca:	2208      	movs	r2, #8
 8000bcc:	4619      	mov	r1, r3
 8000bce:	480d      	ldr	r0, [pc, #52]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000bd0:	f004 fab6 	bl	8005140 <HAL_TIM_PWM_ConfigChannel>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d001      	beq.n	8000bde <MX_TIM3_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8000bda:	f000 f965 	bl	8000ea8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4)
 8000bde:	463b      	mov	r3, r7
 8000be0:	220c      	movs	r2, #12
 8000be2:	4619      	mov	r1, r3
 8000be4:	4807      	ldr	r0, [pc, #28]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000be6:	f004 faab 	bl	8005140 <HAL_TIM_PWM_ConfigChannel>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM3_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8000bf0:	f000 f95a 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8000bf4:	4803      	ldr	r0, [pc, #12]	; (8000c04 <MX_TIM3_Init+0xc4>)
 8000bf6:	f000 fad3 	bl	80011a0 <HAL_TIM_MspPostInit>

}
 8000bfa:	bf00      	nop
 8000bfc:	3728      	adds	r7, #40	; 0x28
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	24004f14 	.word	0x24004f14
 8000c08:	40000400 	.word	0x40000400

08000c0c <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000c10:	4b22      	ldr	r3, [pc, #136]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c12:	4a23      	ldr	r2, [pc, #140]	; (8000ca0 <MX_USART3_UART_Init+0x94>)
 8000c14:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8000c16:	4b21      	ldr	r3, [pc, #132]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c1c:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1e:	4b1f      	ldr	r3, [pc, #124]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8000c24:	4b1d      	ldr	r3, [pc, #116]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8000c2a:	4b1c      	ldr	r3, [pc, #112]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8000c30:	4b1a      	ldr	r3, [pc, #104]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c32:	220c      	movs	r2, #12
 8000c34:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c36:	4b19      	ldr	r3, [pc, #100]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c3c:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c42:	4b16      	ldr	r3, [pc, #88]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	621a      	str	r2, [r3, #32]
	huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c48:	4b14      	ldr	r3, [pc, #80]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	625a      	str	r2, [r3, #36]	; 0x24
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c4e:	4b13      	ldr	r3, [pc, #76]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000c54:	4811      	ldr	r0, [pc, #68]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c56:	f004 ff99 	bl	8005b8c <HAL_UART_Init>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_USART3_UART_Init+0x58>
		Error_Handler();
 8000c60:	f000 f922 	bl	8000ea8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8)
 8000c64:	2100      	movs	r1, #0
 8000c66:	480d      	ldr	r0, [pc, #52]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c68:	f005 ff7c 	bl	8006b64 <HAL_UARTEx_SetTxFifoThreshold>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_USART3_UART_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 8000c72:	f000 f919 	bl	8000ea8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8)
 8000c76:	2100      	movs	r1, #0
 8000c78:	4808      	ldr	r0, [pc, #32]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c7a:	f005 ffb1 	bl	8006be0 <HAL_UARTEx_SetRxFifoThreshold>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <MX_USART3_UART_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8000c84:	f000 f910 	bl	8000ea8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK) {
 8000c88:	4804      	ldr	r0, [pc, #16]	; (8000c9c <MX_USART3_UART_Init+0x90>)
 8000c8a:	f005 ff32 	bl	8006af2 <HAL_UARTEx_DisableFifoMode>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_USART3_UART_Init+0x8c>
		Error_Handler();
 8000c94:	f000 f908 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	24004a7c 	.word	0x24004a7c
 8000ca0:	40004800 	.word	0x40004800

08000ca4 <MX_USB_OTG_FS_PCD_Init>:
/**
 * @brief USB_OTG_FS Initialization Function
 * @param None
 * @retval None
 */
static void MX_USB_OTG_FS_PCD_Init(void) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
	/* USER CODE END USB_OTG_FS_Init 0 */

	/* USER CODE BEGIN USB_OTG_FS_Init 1 */

	/* USER CODE END USB_OTG_FS_Init 1 */
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ca8:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000caa:	4a16      	ldr	r2, [pc, #88]	; (8000d04 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8000cac:	601a      	str	r2, [r3, #0]
	hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8000cae:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cb0:	2209      	movs	r2, #9
 8000cb2:	605a      	str	r2, [r3, #4]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000cb4:	4b12      	ldr	r3, [pc, #72]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	60da      	str	r2, [r3, #12]
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000cba:	4b11      	ldr	r3, [pc, #68]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	611a      	str	r2, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000cc0:	4b0f      	ldr	r3, [pc, #60]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cc2:	2202      	movs	r2, #2
 8000cc4:	619a      	str	r2, [r3, #24]
	hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	61da      	str	r2, [r3, #28]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	621a      	str	r2, [r3, #32]
	hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000cd2:	4b0b      	ldr	r3, [pc, #44]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	625a      	str	r2, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000cd8:	4b09      	ldr	r3, [pc, #36]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cda:	2201      	movs	r2, #1
 8000cdc:	629a      	str	r2, [r3, #40]	; 0x28
	hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000cde:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 8000cea:	4805      	ldr	r0, [pc, #20]	; (8000d00 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000cec:	f001 fbec 	bl	80024c8 <HAL_PCD_Init>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <MX_USB_OTG_FS_PCD_Init+0x56>
		Error_Handler();
 8000cf6:	f000 f8d7 	bl	8000ea8 <Error_Handler>
	}
	/* USER CODE BEGIN USB_OTG_FS_Init 2 */

	/* USER CODE END USB_OTG_FS_Init 2 */

}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	24004b0c 	.word	0x24004b0c
 8000d04:	40080000 	.word	0x40080000

08000d08 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b08c      	sub	sp, #48	; 0x30
 8000d0c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d0e:	f107 031c 	add.w	r3, r7, #28
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
 8000d1c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000d1e:	4b35      	ldr	r3, [pc, #212]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d24:	4a33      	ldr	r2, [pc, #204]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d26:	f043 0304 	orr.w	r3, r3, #4
 8000d2a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d2e:	4b31      	ldr	r3, [pc, #196]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d34:	f003 0304 	and.w	r3, r3, #4
 8000d38:	61bb      	str	r3, [r7, #24]
 8000d3a:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000d3c:	4b2d      	ldr	r3, [pc, #180]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d42:	4a2c      	ldr	r2, [pc, #176]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d48:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d4c:	4b29      	ldr	r3, [pc, #164]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d56:	617b      	str	r3, [r7, #20]
 8000d58:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	4b26      	ldr	r3, [pc, #152]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d60:	4a24      	ldr	r2, [pc, #144]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d6a:	4b22      	ldr	r3, [pc, #136]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000d78:	4b1e      	ldr	r3, [pc, #120]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d7e:	4a1d      	ldr	r2, [pc, #116]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d80:	f043 0302 	orr.w	r3, r3, #2
 8000d84:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d88:	4b1a      	ldr	r3, [pc, #104]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d8e:	f003 0302 	and.w	r3, r3, #2
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000d96:	4b17      	ldr	r3, [pc, #92]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d9c:	4a15      	ldr	r2, [pc, #84]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000d9e:	f043 0308 	orr.w	r3, r3, #8
 8000da2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000da6:	4b13      	ldr	r3, [pc, #76]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dac:	f003 0308 	and.w	r3, r3, #8
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000db4:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000db6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dba:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000dbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dc0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dc4:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <MX_GPIO_Init+0xec>)
 8000dc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dce:	607b      	str	r3, [r7, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : limitSwitch_Pin */
	GPIO_InitStruct.Pin = limitSwitch_Pin;
 8000dd2:	2308      	movs	r3, #8
 8000dd4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(limitSwitch_GPIO_Port, &GPIO_InitStruct);
 8000dde:	f107 031c 	add.w	r3, r7, #28
 8000de2:	4619      	mov	r1, r3
 8000de4:	4804      	ldr	r0, [pc, #16]	; (8000df8 <MX_GPIO_Init+0xf0>)
 8000de6:	f001 f979 	bl	80020dc <HAL_GPIO_Init>

}
 8000dea:	bf00      	nop
 8000dec:	3730      	adds	r7, #48	; 0x30
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	58024400 	.word	0x58024400
 8000df8:	58020000 	.word	0x58020000

08000dfc <StartTask1>:
 * @brief  Function implementing the core7_MotorCont thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask1 */
void StartTask1(void *argument) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b090      	sub	sp, #64	; 0x40
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	uint8_t MSG[50] = { '\0' };
 8000e04:	2300      	movs	r3, #0
 8000e06:	60fb      	str	r3, [r7, #12]
 8000e08:	f107 0310 	add.w	r3, r7, #16
 8000e0c:	222e      	movs	r2, #46	; 0x2e
 8000e0e:	2100      	movs	r1, #0
 8000e10:	4618      	mov	r0, r3
 8000e12:	f009 f89b 	bl	8009f4c <memset>
	uint32_t steps;
	float cm;
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000e16:	213c      	movs	r1, #60	; 0x3c
 8000e18:	4803      	ldr	r0, [pc, #12]	; (8000e28 <StartTask1+0x2c>)
 8000e1a:	f004 f903 	bl	8005024 <HAL_TIM_Encoder_Start>
	for (;;) {
		//steps = __HAL_TIM_GET_COUNTER(&htim2);
		//cm = steps * 0.4 / 497;
		//sprintf(MSG, "Centimeters = %f\n\r", cm);
		//HAL_UART_Transmit(&huart3, MSG, sizeof(MSG), 100);
		osDelay(5);
 8000e1e:	2005      	movs	r0, #5
 8000e20:	f006 fb38 	bl	8007494 <osDelay>
 8000e24:	e7fb      	b.n	8000e1e <StartTask1+0x22>
 8000e26:	bf00      	nop
 8000e28:	24004f6c 	.word	0x24004f6c

08000e2c <StartTask2>:
 * @brief Function implementing the core7_SensorPos thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask2 */
void StartTask2(void *argument) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b090      	sub	sp, #64	; 0x40
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask2 */
	/* Infinite loop */
	//float desCM;
	/* Infinite loop */
	uint8_t MSG[50] = { '\0' };
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	f107 0310 	add.w	r3, r7, #16
 8000e3c:	222e      	movs	r2, #46	; 0x2e
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f009 f883 	bl	8009f4c <memset>
//		if(!isEmptyArray(MSG)){
//			//sprintf(MSG, "data = %s\n\r", MSG);
//			HAL_UART_Transmit(&huart3, MSG, sizeof(MSG), 100);
//		}
//		EmptyArray(MSG);
		osDelay(20);
 8000e46:	2014      	movs	r0, #20
 8000e48:	f006 fb24 	bl	8007494 <osDelay>
 8000e4c:	e7fb      	b.n	8000e46 <StartTask2+0x1a>
	...

08000e50 <StartTask3>:
 * @brief Function implementing the core7_diagnosis thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTask3 */
void StartTask3(void *argument) {
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b090      	sub	sp, #64	; 0x40
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTask3 */
	/* Infinite loop */
	uint8_t MSG[50] = { '\0' };
 8000e58:	2300      	movs	r3, #0
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	f107 0310 	add.w	r3, r7, #16
 8000e60:	222e      	movs	r2, #46	; 0x2e
 8000e62:	2100      	movs	r1, #0
 8000e64:	4618      	mov	r0, r3
 8000e66:	f009 f871 	bl	8009f4c <memset>
	sprintf(MSG, "Limit Switch pressed\n");
 8000e6a:	f107 030c 	add.w	r3, r7, #12
 8000e6e:	490b      	ldr	r1, [pc, #44]	; (8000e9c <StartTask3+0x4c>)
 8000e70:	4618      	mov	r0, r3
 8000e72:	f009 f873 	bl	8009f5c <siprintf>
	for (;;) {
		if (!HAL_GPIO_ReadPin(limitSwitch_GPIO_Port, limitSwitch_Pin)) {
 8000e76:	2108      	movs	r1, #8
 8000e78:	4809      	ldr	r0, [pc, #36]	; (8000ea0 <StartTask3+0x50>)
 8000e7a:	f001 fadf 	bl	800243c <HAL_GPIO_ReadPin>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d106      	bne.n	8000e92 <StartTask3+0x42>
			HAL_UART_Transmit(&huart3, MSG, sizeof(MSG), 100);
 8000e84:	f107 010c 	add.w	r1, r7, #12
 8000e88:	2364      	movs	r3, #100	; 0x64
 8000e8a:	2232      	movs	r2, #50	; 0x32
 8000e8c:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <StartTask3+0x54>)
 8000e8e:	f004 fecd 	bl	8005c2c <HAL_UART_Transmit>
		}
		osDelay(40);
 8000e92:	2028      	movs	r0, #40	; 0x28
 8000e94:	f006 fafe 	bl	8007494 <osDelay>
		if (!HAL_GPIO_ReadPin(limitSwitch_GPIO_Port, limitSwitch_Pin)) {
 8000e98:	e7ed      	b.n	8000e76 <StartTask3+0x26>
 8000e9a:	bf00      	nop
 8000e9c:	0800a810 	.word	0x0800a810
 8000ea0:	58020000 	.word	0x58020000
 8000ea4:	24004a7c 	.word	0x24004a7c

08000ea8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eac:	b672      	cpsid	i
}
 8000eae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000eb0:	e7fe      	b.n	8000eb0 <Error_Handler+0x8>
	...

08000eb4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eba:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <HAL_MspInit+0x38>)
 8000ebc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ec0:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <HAL_MspInit+0x38>)
 8000ec2:	f043 0302 	orr.w	r3, r3, #2
 8000ec6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000eca:	4b08      	ldr	r3, [pc, #32]	; (8000eec <HAL_MspInit+0x38>)
 8000ecc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	210f      	movs	r1, #15
 8000edc:	f06f 0001 	mvn.w	r0, #1
 8000ee0:	f000 fcbf 	bl	8001862 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	58024400 	.word	0x58024400

08000ef0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08e      	sub	sp, #56	; 0x38
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a59      	ldr	r2, [pc, #356]	; (8001074 <HAL_ETH_MspInit+0x184>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	f040 80ab 	bne.w	800106a <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000f14:	4b58      	ldr	r3, [pc, #352]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f16:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f1a:	4a57      	ldr	r2, [pc, #348]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f20:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f24:	4b54      	ldr	r3, [pc, #336]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f26:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f2e:	623b      	str	r3, [r7, #32]
 8000f30:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000f32:	4b51      	ldr	r3, [pc, #324]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f34:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f38:	4a4f      	ldr	r2, [pc, #316]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f3e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f42:	4b4d      	ldr	r3, [pc, #308]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f44:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f4c:	61fb      	str	r3, [r7, #28]
 8000f4e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000f50:	4b49      	ldr	r3, [pc, #292]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f52:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f56:	4a48      	ldr	r2, [pc, #288]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f5c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f60:	4b45      	ldr	r3, [pc, #276]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f62:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6a:	61bb      	str	r3, [r7, #24]
 8000f6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6e:	4b42      	ldr	r3, [pc, #264]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f74:	4a40      	ldr	r2, [pc, #256]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f76:	f043 0304 	orr.w	r3, r3, #4
 8000f7a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f7e:	4b3e      	ldr	r3, [pc, #248]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f84:	f003 0304 	and.w	r3, r3, #4
 8000f88:	617b      	str	r3, [r7, #20]
 8000f8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8c:	4b3a      	ldr	r3, [pc, #232]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f92:	4a39      	ldr	r2, [pc, #228]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f9c:	4b36      	ldr	r3, [pc, #216]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000f9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	613b      	str	r3, [r7, #16]
 8000fa8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000faa:	4b33      	ldr	r3, [pc, #204]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000fac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fb0:	4a31      	ldr	r2, [pc, #196]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000fb2:	f043 0302 	orr.w	r3, r3, #2
 8000fb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fba:	4b2f      	ldr	r3, [pc, #188]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000fbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fc8:	4b2b      	ldr	r3, [pc, #172]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000fca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fce:	4a2a      	ldr	r2, [pc, #168]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fd4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fd8:	4b27      	ldr	r3, [pc, #156]	; (8001078 <HAL_ETH_MspInit+0x188>)
 8000fda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000fe6:	2332      	movs	r3, #50	; 0x32
 8000fe8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fea:	2302      	movs	r3, #2
 8000fec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ff6:	230b      	movs	r3, #11
 8000ff8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ffe:	4619      	mov	r1, r3
 8001000:	481e      	ldr	r0, [pc, #120]	; (800107c <HAL_ETH_MspInit+0x18c>)
 8001002:	f001 f86b 	bl	80020dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8001006:	2386      	movs	r3, #134	; 0x86
 8001008:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2300      	movs	r3, #0
 8001014:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001016:	230b      	movs	r3, #11
 8001018:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800101e:	4619      	mov	r1, r3
 8001020:	4817      	ldr	r0, [pc, #92]	; (8001080 <HAL_ETH_MspInit+0x190>)
 8001022:	f001 f85b 	bl	80020dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001026:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800102a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102c:	2302      	movs	r3, #2
 800102e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001030:	2300      	movs	r3, #0
 8001032:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001034:	2300      	movs	r3, #0
 8001036:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001038:	230b      	movs	r3, #11
 800103a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001040:	4619      	mov	r1, r3
 8001042:	4810      	ldr	r0, [pc, #64]	; (8001084 <HAL_ETH_MspInit+0x194>)
 8001044:	f001 f84a 	bl	80020dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8001048:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800104c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2300      	movs	r3, #0
 8001058:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800105a:	230b      	movs	r3, #11
 800105c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800105e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001062:	4619      	mov	r1, r3
 8001064:	4808      	ldr	r0, [pc, #32]	; (8001088 <HAL_ETH_MspInit+0x198>)
 8001066:	f001 f839 	bl	80020dc <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800106a:	bf00      	nop
 800106c:	3738      	adds	r7, #56	; 0x38
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40028000 	.word	0x40028000
 8001078:	58024400 	.word	0x58024400
 800107c:	58020800 	.word	0x58020800
 8001080:	58020000 	.word	0x58020000
 8001084:	58020400 	.word	0x58020400
 8001088:	58021800 	.word	0x58021800

0800108c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010ac:	d14c      	bne.n	8001148 <HAL_TIM_Encoder_MspInit+0xbc>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ae:	4b28      	ldr	r3, [pc, #160]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010b4:	4a26      	ldr	r2, [pc, #152]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010b6:	f043 0301 	orr.w	r3, r3, #1
 80010ba:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80010be:	4b24      	ldr	r3, [pc, #144]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	613b      	str	r3, [r7, #16]
 80010ca:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010cc:	4b20      	ldr	r3, [pc, #128]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010d2:	4a1f      	ldr	r2, [pc, #124]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010dc:	4b1c      	ldr	r3, [pc, #112]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010e2:	f003 0301 	and.w	r3, r3, #1
 80010e6:	60fb      	str	r3, [r7, #12]
 80010e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ea:	4b19      	ldr	r3, [pc, #100]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010f0:	4a17      	ldr	r2, [pc, #92]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010f2:	f043 0302 	orr.w	r3, r3, #2
 80010f6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <HAL_TIM_Encoder_MspInit+0xc4>)
 80010fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	60bb      	str	r3, [r7, #8]
 8001106:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001108:	2301      	movs	r3, #1
 800110a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110c:	2302      	movs	r3, #2
 800110e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001114:	2300      	movs	r3, #0
 8001116:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001118:	2301      	movs	r3, #1
 800111a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	480c      	ldr	r0, [pc, #48]	; (8001154 <HAL_TIM_Encoder_MspInit+0xc8>)
 8001124:	f000 ffda 	bl	80020dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001128:	2308      	movs	r3, #8
 800112a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112c:	2302      	movs	r3, #2
 800112e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001130:	2300      	movs	r3, #0
 8001132:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001134:	2300      	movs	r3, #0
 8001136:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001138:	2301      	movs	r3, #1
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4619      	mov	r1, r3
 8001142:	4805      	ldr	r0, [pc, #20]	; (8001158 <HAL_TIM_Encoder_MspInit+0xcc>)
 8001144:	f000 ffca 	bl	80020dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001148:	bf00      	nop
 800114a:	3728      	adds	r7, #40	; 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	58024400 	.word	0x58024400
 8001154:	58020000 	.word	0x58020000
 8001158:	58020400 	.word	0x58020400

0800115c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a0b      	ldr	r2, [pc, #44]	; (8001198 <HAL_TIM_PWM_MspInit+0x3c>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d10e      	bne.n	800118c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <HAL_TIM_PWM_MspInit+0x40>)
 8001170:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001174:	4a09      	ldr	r2, [pc, #36]	; (800119c <HAL_TIM_PWM_MspInit+0x40>)
 8001176:	f043 0302 	orr.w	r3, r3, #2
 800117a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800117e:	4b07      	ldr	r3, [pc, #28]	; (800119c <HAL_TIM_PWM_MspInit+0x40>)
 8001180:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001184:	f003 0302 	and.w	r3, r3, #2
 8001188:	60fb      	str	r3, [r7, #12]
 800118a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800118c:	bf00      	nop
 800118e:	3714      	adds	r7, #20
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	40000400 	.word	0x40000400
 800119c:	58024400 	.word	0x58024400

080011a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	; 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a22      	ldr	r2, [pc, #136]	; (8001248 <HAL_TIM_MspPostInit+0xa8>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d13e      	bne.n	8001240 <HAL_TIM_MspPostInit+0xa0>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	4b22      	ldr	r3, [pc, #136]	; (800124c <HAL_TIM_MspPostInit+0xac>)
 80011c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011c8:	4a20      	ldr	r2, [pc, #128]	; (800124c <HAL_TIM_MspPostInit+0xac>)
 80011ca:	f043 0302 	orr.w	r3, r3, #2
 80011ce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011d2:	4b1e      	ldr	r3, [pc, #120]	; (800124c <HAL_TIM_MspPostInit+0xac>)
 80011d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011d8:	f003 0302 	and.w	r3, r3, #2
 80011dc:	613b      	str	r3, [r7, #16]
 80011de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e0:	4b1a      	ldr	r3, [pc, #104]	; (800124c <HAL_TIM_MspPostInit+0xac>)
 80011e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011e6:	4a19      	ldr	r2, [pc, #100]	; (800124c <HAL_TIM_MspPostInit+0xac>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011f0:	4b16      	ldr	r3, [pc, #88]	; (800124c <HAL_TIM_MspPostInit+0xac>)
 80011f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011f6:	f003 0304 	and.w	r3, r3, #4
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011fe:	2302      	movs	r3, #2
 8001200:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001202:	2302      	movs	r3, #2
 8001204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120a:	2300      	movs	r3, #0
 800120c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800120e:	2302      	movs	r3, #2
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001212:	f107 0314 	add.w	r3, r7, #20
 8001216:	4619      	mov	r1, r3
 8001218:	480d      	ldr	r0, [pc, #52]	; (8001250 <HAL_TIM_MspPostInit+0xb0>)
 800121a:	f000 ff5f 	bl	80020dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800121e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001222:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001224:	2302      	movs	r3, #2
 8001226:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122c:	2300      	movs	r3, #0
 800122e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001230:	2302      	movs	r3, #2
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	4806      	ldr	r0, [pc, #24]	; (8001254 <HAL_TIM_MspPostInit+0xb4>)
 800123c:	f000 ff4e 	bl	80020dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001240:	bf00      	nop
 8001242:	3728      	adds	r7, #40	; 0x28
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40000400 	.word	0x40000400
 800124c:	58024400 	.word	0x58024400
 8001250:	58020400 	.word	0x58020400
 8001254:	58020800 	.word	0x58020800

08001258 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b0b8      	sub	sp, #224	; 0xe0
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001260:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001270:	f107 0310 	add.w	r3, r7, #16
 8001274:	22bc      	movs	r2, #188	; 0xbc
 8001276:	2100      	movs	r1, #0
 8001278:	4618      	mov	r0, r3
 800127a:	f008 fe67 	bl	8009f4c <memset>
  if(huart->Instance==USART3)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a25      	ldr	r2, [pc, #148]	; (8001318 <HAL_UART_MspInit+0xc0>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d142      	bne.n	800130e <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001288:	2302      	movs	r3, #2
 800128a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800128c:	2300      	movs	r3, #0
 800128e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001292:	f107 0310 	add.w	r3, r7, #16
 8001296:	4618      	mov	r0, r3
 8001298:	f002 fa64 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80012a2:	f7ff fe01 	bl	8000ea8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012a6:	4b1d      	ldr	r3, [pc, #116]	; (800131c <HAL_UART_MspInit+0xc4>)
 80012a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80012ac:	4a1b      	ldr	r2, [pc, #108]	; (800131c <HAL_UART_MspInit+0xc4>)
 80012ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012b2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80012b6:	4b19      	ldr	r3, [pc, #100]	; (800131c <HAL_UART_MspInit+0xc4>)
 80012b8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80012bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012c4:	4b15      	ldr	r3, [pc, #84]	; (800131c <HAL_UART_MspInit+0xc4>)
 80012c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012ca:	4a14      	ldr	r2, [pc, #80]	; (800131c <HAL_UART_MspInit+0xc4>)
 80012cc:	f043 0308 	orr.w	r3, r3, #8
 80012d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012d4:	4b11      	ldr	r3, [pc, #68]	; (800131c <HAL_UART_MspInit+0xc4>)
 80012d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012da:	f003 0308 	and.w	r3, r3, #8
 80012de:	60bb      	str	r3, [r7, #8]
 80012e0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80012e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012e6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012fc:	2307      	movs	r3, #7
 80012fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001302:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001306:	4619      	mov	r1, r3
 8001308:	4805      	ldr	r0, [pc, #20]	; (8001320 <HAL_UART_MspInit+0xc8>)
 800130a:	f000 fee7 	bl	80020dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800130e:	bf00      	nop
 8001310:	37e0      	adds	r7, #224	; 0xe0
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40004800 	.word	0x40004800
 800131c:	58024400 	.word	0x58024400
 8001320:	58020c00 	.word	0x58020c00

08001324 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b0b8      	sub	sp, #224	; 0xe0
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	22bc      	movs	r2, #188	; 0xbc
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f008 fe01 	bl	8009f4c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a36      	ldr	r2, [pc, #216]	; (8001428 <HAL_PCD_MspInit+0x104>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d165      	bne.n	8001420 <HAL_PCD_MspInit+0xfc>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001354:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001358:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 800135a:	2301      	movs	r3, #1
 800135c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 800135e:	2318      	movs	r3, #24
 8001360:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8001362:	2302      	movs	r3, #2
 8001364:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8001366:	2304      	movs	r3, #4
 8001368:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 800136a:	2302      	movs	r3, #2
 800136c:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 800136e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001372:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001374:	2300      	movs	r3, #0
 8001376:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8001378:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800137c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4618      	mov	r0, r3
 8001386:	f002 f9ed 	bl	8003764 <HAL_RCCEx_PeriphCLKConfig>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001390:	f7ff fd8a 	bl	8000ea8 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001394:	f001 fa3a 	bl	800280c <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001398:	4b24      	ldr	r3, [pc, #144]	; (800142c <HAL_PCD_MspInit+0x108>)
 800139a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800139e:	4a23      	ldr	r2, [pc, #140]	; (800142c <HAL_PCD_MspInit+0x108>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013a8:	4b20      	ldr	r3, [pc, #128]	; (800142c <HAL_PCD_MspInit+0x108>)
 80013aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80013b6:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80013ba:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013be:	2302      	movs	r3, #2
 80013c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c4:	2300      	movs	r3, #0
 80013c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ca:	2300      	movs	r3, #0
 80013cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80013d0:	230a      	movs	r3, #10
 80013d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013da:	4619      	mov	r1, r3
 80013dc:	4814      	ldr	r0, [pc, #80]	; (8001430 <HAL_PCD_MspInit+0x10c>)
 80013de:	f000 fe7d 	bl	80020dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013e6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ea:	2300      	movs	r3, #0
 80013ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013fa:	4619      	mov	r1, r3
 80013fc:	480c      	ldr	r0, [pc, #48]	; (8001430 <HAL_PCD_MspInit+0x10c>)
 80013fe:	f000 fe6d 	bl	80020dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <HAL_PCD_MspInit+0x108>)
 8001404:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001408:	4a08      	ldr	r2, [pc, #32]	; (800142c <HAL_PCD_MspInit+0x108>)
 800140a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800140e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001412:	4b06      	ldr	r3, [pc, #24]	; (800142c <HAL_PCD_MspInit+0x108>)
 8001414:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001418:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001420:	bf00      	nop
 8001422:	37e0      	adds	r7, #224	; 0xe0
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40080000 	.word	0x40080000
 800142c:	58024400 	.word	0x58024400
 8001430:	58020000 	.word	0x58020000

08001434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <NMI_Handler+0x4>

0800143a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800143e:	e7fe      	b.n	800143e <HardFault_Handler+0x4>

08001440 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <MemManage_Handler+0x4>

08001446 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800144a:	e7fe      	b.n	800144a <BusFault_Handler+0x4>

0800144c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001450:	e7fe      	b.n	8001450 <UsageFault_Handler+0x4>

08001452 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001464:	f000 f8dc 	bl	8001620 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001468:	f008 f90a 	bl	8009680 <xTaskGetSchedulerState>
 800146c:	4603      	mov	r3, r0
 800146e:	2b01      	cmp	r3, #1
 8001470:	d001      	beq.n	8001476 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001472:	f006 fd31 	bl	8007ed8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
	...

0800147c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001484:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <_sbrk+0x5c>)
 8001486:	4b15      	ldr	r3, [pc, #84]	; (80014dc <_sbrk+0x60>)
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001490:	4b13      	ldr	r3, [pc, #76]	; (80014e0 <_sbrk+0x64>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001498:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <_sbrk+0x64>)
 800149a:	4a12      	ldr	r2, [pc, #72]	; (80014e4 <_sbrk+0x68>)
 800149c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800149e:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <_sbrk+0x64>)
 80014a0:	681a      	ldr	r2, [r3, #0]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d207      	bcs.n	80014bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ac:	f008 fd16 	bl	8009edc <__errno>
 80014b0:	4603      	mov	r3, r0
 80014b2:	220c      	movs	r2, #12
 80014b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014ba:	e009      	b.n	80014d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014bc:	4b08      	ldr	r3, [pc, #32]	; (80014e0 <_sbrk+0x64>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014c2:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <_sbrk+0x64>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	4a05      	ldr	r2, [pc, #20]	; (80014e0 <_sbrk+0x64>)
 80014cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ce:	68fb      	ldr	r3, [r7, #12]
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3718      	adds	r7, #24
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	24080000 	.word	0x24080000
 80014dc:	00000400 	.word	0x00000400
 80014e0:	2400015c 	.word	0x2400015c
 80014e4:	24005110 	.word	0x24005110

080014e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001520 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014ec:	f7ff f8c4 	bl	8000678 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014f0:	480c      	ldr	r0, [pc, #48]	; (8001524 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014f2:	490d      	ldr	r1, [pc, #52]	; (8001528 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f4:	4a0d      	ldr	r2, [pc, #52]	; (800152c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f8:	e002      	b.n	8001500 <LoopCopyDataInit>

080014fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fe:	3304      	adds	r3, #4

08001500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001504:	d3f9      	bcc.n	80014fa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001506:	4a0a      	ldr	r2, [pc, #40]	; (8001530 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001508:	4c0a      	ldr	r4, [pc, #40]	; (8001534 <LoopFillZerobss+0x22>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800150c:	e001      	b.n	8001512 <LoopFillZerobss>

0800150e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001510:	3204      	adds	r2, #4

08001512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001514:	d3fb      	bcc.n	800150e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001516:	f008 fce7 	bl	8009ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800151a:	f7ff f947 	bl	80007ac <main>
  bx  lr
 800151e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001520:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001524:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001528:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 800152c:	0800a970 	.word	0x0800a970
  ldr r2, =_sbss
 8001530:	24000138 	.word	0x24000138
  ldr r4, =_ebss
 8001534:	24005110 	.word	0x24005110

08001538 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001538:	e7fe      	b.n	8001538 <ADC3_IRQHandler>
	...

0800153c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001542:	2003      	movs	r0, #3
 8001544:	f000 f982 	bl	800184c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001548:	f001 ff36 	bl	80033b8 <HAL_RCC_GetSysClockFreq>
 800154c:	4602      	mov	r2, r0
 800154e:	4b15      	ldr	r3, [pc, #84]	; (80015a4 <HAL_Init+0x68>)
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	f003 030f 	and.w	r3, r3, #15
 8001558:	4913      	ldr	r1, [pc, #76]	; (80015a8 <HAL_Init+0x6c>)
 800155a:	5ccb      	ldrb	r3, [r1, r3]
 800155c:	f003 031f 	and.w	r3, r3, #31
 8001560:	fa22 f303 	lsr.w	r3, r2, r3
 8001564:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001566:	4b0f      	ldr	r3, [pc, #60]	; (80015a4 <HAL_Init+0x68>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	f003 030f 	and.w	r3, r3, #15
 800156e:	4a0e      	ldr	r2, [pc, #56]	; (80015a8 <HAL_Init+0x6c>)
 8001570:	5cd3      	ldrb	r3, [r2, r3]
 8001572:	f003 031f 	and.w	r3, r3, #31
 8001576:	687a      	ldr	r2, [r7, #4]
 8001578:	fa22 f303 	lsr.w	r3, r2, r3
 800157c:	4a0b      	ldr	r2, [pc, #44]	; (80015ac <HAL_Init+0x70>)
 800157e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001580:	4a0b      	ldr	r2, [pc, #44]	; (80015b0 <HAL_Init+0x74>)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001586:	200f      	movs	r0, #15
 8001588:	f000 f814 	bl	80015b4 <HAL_InitTick>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e002      	b.n	800159c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001596:	f7ff fc8d 	bl	8000eb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800159a:	2300      	movs	r3, #0
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	58024400 	.word	0x58024400
 80015a8:	0800a840 	.word	0x0800a840
 80015ac:	24000004 	.word	0x24000004
 80015b0:	24000000 	.word	0x24000000

080015b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80015bc:	4b15      	ldr	r3, [pc, #84]	; (8001614 <HAL_InitTick+0x60>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e021      	b.n	800160c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80015c8:	4b13      	ldr	r3, [pc, #76]	; (8001618 <HAL_InitTick+0x64>)
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	4b11      	ldr	r3, [pc, #68]	; (8001614 <HAL_InitTick+0x60>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	4619      	mov	r1, r3
 80015d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015da:	fbb2 f3f3 	udiv	r3, r2, r3
 80015de:	4618      	mov	r0, r3
 80015e0:	f000 f959 	bl	8001896 <HAL_SYSTICK_Config>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e00e      	b.n	800160c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2b0f      	cmp	r3, #15
 80015f2:	d80a      	bhi.n	800160a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015f4:	2200      	movs	r2, #0
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015fc:	f000 f931 	bl	8001862 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001600:	4a06      	ldr	r2, [pc, #24]	; (800161c <HAL_InitTick+0x68>)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001606:	2300      	movs	r3, #0
 8001608:	e000      	b.n	800160c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	2400000c 	.word	0x2400000c
 8001618:	24000000 	.word	0x24000000
 800161c:	24000008 	.word	0x24000008

08001620 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <HAL_IncTick+0x20>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <HAL_IncTick+0x24>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4413      	add	r3, r2
 8001630:	4a04      	ldr	r2, [pc, #16]	; (8001644 <HAL_IncTick+0x24>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	2400000c 	.word	0x2400000c
 8001644:	2400507c 	.word	0x2400507c

08001648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return uwTick;
 800164c:	4b03      	ldr	r3, [pc, #12]	; (800165c <HAL_GetTick+0x14>)
 800164e:	681b      	ldr	r3, [r3, #0]
}
 8001650:	4618      	mov	r0, r3
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	2400507c 	.word	0x2400507c

08001660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001668:	f7ff ffee 	bl	8001648 <HAL_GetTick>
 800166c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001678:	d005      	beq.n	8001686 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800167a:	4b0a      	ldr	r3, [pc, #40]	; (80016a4 <HAL_Delay+0x44>)
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	461a      	mov	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001686:	bf00      	nop
 8001688:	f7ff ffde 	bl	8001648 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	68fa      	ldr	r2, [r7, #12]
 8001694:	429a      	cmp	r2, r3
 8001696:	d8f7      	bhi.n	8001688 <HAL_Delay+0x28>
  {
  }
}
 8001698:	bf00      	nop
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	2400000c 	.word	0x2400000c

080016a8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016ac:	4b03      	ldr	r3, [pc, #12]	; (80016bc <HAL_GetREVID+0x14>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	0c1b      	lsrs	r3, r3, #16
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	5c001000 	.word	0x5c001000

080016c0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80016c8:	4b06      	ldr	r3, [pc, #24]	; (80016e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80016d0:	4904      	ldr	r1, [pc, #16]	; (80016e4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	604b      	str	r3, [r1, #4]
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	58000400 	.word	0x58000400

080016e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <__NVIC_SetPriorityGrouping+0x40>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001704:	4013      	ands	r3, r2
 8001706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001710:	4b06      	ldr	r3, [pc, #24]	; (800172c <__NVIC_SetPriorityGrouping+0x44>)
 8001712:	4313      	orrs	r3, r2
 8001714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001716:	4a04      	ldr	r2, [pc, #16]	; (8001728 <__NVIC_SetPriorityGrouping+0x40>)
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	60d3      	str	r3, [r2, #12]
}
 800171c:	bf00      	nop
 800171e:	3714      	adds	r7, #20
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr
 8001728:	e000ed00 	.word	0xe000ed00
 800172c:	05fa0000 	.word	0x05fa0000

08001730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001734:	4b04      	ldr	r3, [pc, #16]	; (8001748 <__NVIC_GetPriorityGrouping+0x18>)
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	0a1b      	lsrs	r3, r3, #8
 800173a:	f003 0307 	and.w	r3, r3, #7
}
 800173e:	4618      	mov	r0, r3
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr
 8001748:	e000ed00 	.word	0xe000ed00

0800174c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	6039      	str	r1, [r7, #0]
 8001756:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001758:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800175c:	2b00      	cmp	r3, #0
 800175e:	db0a      	blt.n	8001776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	b2da      	uxtb	r2, r3
 8001764:	490c      	ldr	r1, [pc, #48]	; (8001798 <__NVIC_SetPriority+0x4c>)
 8001766:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800176a:	0112      	lsls	r2, r2, #4
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	440b      	add	r3, r1
 8001770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001774:	e00a      	b.n	800178c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	b2da      	uxtb	r2, r3
 800177a:	4908      	ldr	r1, [pc, #32]	; (800179c <__NVIC_SetPriority+0x50>)
 800177c:	88fb      	ldrh	r3, [r7, #6]
 800177e:	f003 030f 	and.w	r3, r3, #15
 8001782:	3b04      	subs	r3, #4
 8001784:	0112      	lsls	r2, r2, #4
 8001786:	b2d2      	uxtb	r2, r2
 8001788:	440b      	add	r3, r1
 800178a:	761a      	strb	r2, [r3, #24]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr
 8001798:	e000e100 	.word	0xe000e100
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b089      	sub	sp, #36	; 0x24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f1c3 0307 	rsb	r3, r3, #7
 80017ba:	2b04      	cmp	r3, #4
 80017bc:	bf28      	it	cs
 80017be:	2304      	movcs	r3, #4
 80017c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	3304      	adds	r3, #4
 80017c6:	2b06      	cmp	r3, #6
 80017c8:	d902      	bls.n	80017d0 <NVIC_EncodePriority+0x30>
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	3b03      	subs	r3, #3
 80017ce:	e000      	b.n	80017d2 <NVIC_EncodePriority+0x32>
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80017d8:	69bb      	ldr	r3, [r7, #24]
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43da      	mvns	r2, r3
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	401a      	ands	r2, r3
 80017e4:	697b      	ldr	r3, [r7, #20]
 80017e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	fa01 f303 	lsl.w	r3, r1, r3
 80017f2:	43d9      	mvns	r1, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f8:	4313      	orrs	r3, r2
         );
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3724      	adds	r7, #36	; 0x24
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
	...

08001808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	3b01      	subs	r3, #1
 8001814:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001818:	d301      	bcc.n	800181e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800181a:	2301      	movs	r3, #1
 800181c:	e00f      	b.n	800183e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800181e:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <SysTick_Config+0x40>)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3b01      	subs	r3, #1
 8001824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001826:	210f      	movs	r1, #15
 8001828:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800182c:	f7ff ff8e 	bl	800174c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001830:	4b05      	ldr	r3, [pc, #20]	; (8001848 <SysTick_Config+0x40>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001836:	4b04      	ldr	r3, [pc, #16]	; (8001848 <SysTick_Config+0x40>)
 8001838:	2207      	movs	r2, #7
 800183a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	e000e010 	.word	0xe000e010

0800184c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ff47 	bl	80016e8 <__NVIC_SetPriorityGrouping>
}
 800185a:	bf00      	nop
 800185c:	3708      	adds	r7, #8
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b086      	sub	sp, #24
 8001866:	af00      	add	r7, sp, #0
 8001868:	4603      	mov	r3, r0
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001870:	f7ff ff5e 	bl	8001730 <__NVIC_GetPriorityGrouping>
 8001874:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	68b9      	ldr	r1, [r7, #8]
 800187a:	6978      	ldr	r0, [r7, #20]
 800187c:	f7ff ff90 	bl	80017a0 <NVIC_EncodePriority>
 8001880:	4602      	mov	r2, r0
 8001882:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001886:	4611      	mov	r1, r2
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff5f 	bl	800174c <__NVIC_SetPriority>
}
 800188e:	bf00      	nop
 8001890:	3718      	adds	r7, #24
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	b082      	sub	sp, #8
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff ffb2 	bl	8001808 <SysTick_Config>
 80018a4:	4603      	mov	r3, r0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d101      	bne.n	80018c2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e0c6      	b.n	8001a50 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d102      	bne.n	80018d0 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7ff fb10 	bl	8000ef0 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2223      	movs	r2, #35	; 0x23
 80018d4:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d6:	4b60      	ldr	r3, [pc, #384]	; (8001a58 <HAL_ETH_Init+0x1a8>)
 80018d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80018dc:	4a5e      	ldr	r2, [pc, #376]	; (8001a58 <HAL_ETH_Init+0x1a8>)
 80018de:	f043 0302 	orr.w	r3, r3, #2
 80018e2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80018e6:	4b5c      	ldr	r3, [pc, #368]	; (8001a58 <HAL_ETH_Init+0x1a8>)
 80018e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80018ec:	f003 0302 	and.w	r3, r3, #2
 80018f0:	60bb      	str	r3, [r7, #8]
 80018f2:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	7a1b      	ldrb	r3, [r3, #8]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d103      	bne.n	8001904 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80018fc:	2000      	movs	r0, #0
 80018fe:	f7ff fedf 	bl	80016c0 <HAL_SYSCFG_ETHInterfaceSelect>
 8001902:	e003      	b.n	800190c <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001904:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001908:	f7ff feda 	bl	80016c0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f042 0201 	orr.w	r2, r2, #1
 800191e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001922:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001924:	f7ff fe90 	bl	8001648 <HAL_GetTick>
 8001928:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800192a:	e00f      	b.n	800194c <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 800192c:	f7ff fe8c 	bl	8001648 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800193a:	d907      	bls.n	800194c <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2204      	movs	r2, #4
 8001940:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	22e0      	movs	r2, #224	; 0xe0
 8001946:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e081      	b.n	8001a50 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	2b00      	cmp	r3, #0
 800195c:	d1e6      	bne.n	800192c <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 fac0 	bl	8001ee4 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001964:	f001 fea2 	bl	80036ac <HAL_RCC_GetHCLKFreq>
 8001968:	4603      	mov	r3, r0
 800196a:	4a3c      	ldr	r2, [pc, #240]	; (8001a5c <HAL_ETH_Init+0x1ac>)
 800196c:	fba2 2303 	umull	r2, r3, r2, r3
 8001970:	0c9a      	lsrs	r2, r3, #18
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	3a01      	subs	r2, #1
 8001978:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fa13 	bl	8001da8 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001998:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800199c:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d007      	beq.n	80019ba <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2201      	movs	r2, #1
 80019ae:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	22e0      	movs	r2, #224	; 0xe0
 80019b4:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e04a      	b.n	8001a50 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	f241 1308 	movw	r3, #4360	; 0x1108
 80019c2:	4413      	add	r3, r2
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	4b26      	ldr	r3, [pc, #152]	; (8001a60 <HAL_ETH_Init+0x1b0>)
 80019c8:	4013      	ands	r3, r2
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6952      	ldr	r2, [r2, #20]
 80019ce:	0052      	lsls	r2, r2, #1
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	6809      	ldr	r1, [r1, #0]
 80019d4:	431a      	orrs	r2, r3
 80019d6:	f241 1308 	movw	r3, #4360	; 0x1108
 80019da:	440b      	add	r3, r1
 80019dc:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 fad8 	bl	8001f94 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f000 fb1c 	bl	8002022 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	3305      	adds	r3, #5
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	021a      	lsls	r2, r3, #8
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	3304      	adds	r3, #4
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	4619      	mov	r1, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	430a      	orrs	r2, r1
 8001a04:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	3303      	adds	r3, #3
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	061a      	lsls	r2, r3, #24
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	3302      	adds	r3, #2
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	041b      	lsls	r3, r3, #16
 8001a1c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	3301      	adds	r3, #1
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a28:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a36:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a38:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2210      	movs	r2, #16
 8001a46:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2210      	movs	r2, #16
 8001a4c:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	58024400 	.word	0x58024400
 8001a5c:	431bde83 	.word	0x431bde83
 8001a60:	ffff8001 	.word	0xffff8001

08001a64 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8001a76:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	791b      	ldrb	r3, [r3, #4]
 8001a7c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8001a7e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	7b1b      	ldrb	r3, [r3, #12]
 8001a84:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001a86:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	7b5b      	ldrb	r3, [r3, #13]
 8001a8c:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001a8e:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	7b9b      	ldrb	r3, [r3, #14]
 8001a94:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001a96:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	7bdb      	ldrb	r3, [r3, #15]
 8001a9c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001a9e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	7c12      	ldrb	r2, [r2, #16]
 8001aa4:	2a00      	cmp	r2, #0
 8001aa6:	d102      	bne.n	8001aae <ETH_SetMACConfig+0x4a>
 8001aa8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001aac:	e000      	b.n	8001ab0 <ETH_SetMACConfig+0x4c>
 8001aae:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001ab0:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	7c52      	ldrb	r2, [r2, #17]
 8001ab6:	2a00      	cmp	r2, #0
 8001ab8:	d102      	bne.n	8001ac0 <ETH_SetMACConfig+0x5c>
 8001aba:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001abe:	e000      	b.n	8001ac2 <ETH_SetMACConfig+0x5e>
 8001ac0:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001ac2:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	7c9b      	ldrb	r3, [r3, #18]
 8001ac8:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001aca:	431a      	orrs	r2, r3
                                macconf->Speed |
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001ad0:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8001ad6:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	7f1b      	ldrb	r3, [r3, #28]
 8001adc:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8001ade:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	7f5b      	ldrb	r3, [r3, #29]
 8001ae4:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001ae6:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	7f92      	ldrb	r2, [r2, #30]
 8001aec:	2a00      	cmp	r2, #0
 8001aee:	d102      	bne.n	8001af6 <ETH_SetMACConfig+0x92>
 8001af0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001af4:	e000      	b.n	8001af8 <ETH_SetMACConfig+0x94>
 8001af6:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001af8:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	7fdb      	ldrb	r3, [r3, #31]
 8001afe:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001b00:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001b08:	2a00      	cmp	r2, #0
 8001b0a:	d102      	bne.n	8001b12 <ETH_SetMACConfig+0xae>
 8001b0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b10:	e000      	b.n	8001b14 <ETH_SetMACConfig+0xb0>
 8001b12:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8001b14:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8001b1a:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001b22:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8001b24:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	4b56      	ldr	r3, [pc, #344]	; (8001c90 <ETH_SetMACConfig+0x22c>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	68f9      	ldr	r1, [r7, #12]
 8001b3e:	430b      	orrs	r3, r1
 8001b40:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b46:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b4e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001b50:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001b58:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8001b5a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001b62:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001b64:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8001b6c:	2a00      	cmp	r2, #0
 8001b6e:	d102      	bne.n	8001b76 <ETH_SetMACConfig+0x112>
 8001b70:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b74:	e000      	b.n	8001b78 <ETH_SetMACConfig+0x114>
 8001b76:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001b78:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	685a      	ldr	r2, [r3, #4]
 8001b88:	4b42      	ldr	r3, [pc, #264]	; (8001c94 <ETH_SetMACConfig+0x230>)
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	68f9      	ldr	r1, [r7, #12]
 8001b92:	430b      	orrs	r3, r1
 8001b94:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b9c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68da      	ldr	r2, [r3, #12]
 8001bac:	4b3a      	ldr	r3, [pc, #232]	; (8001c98 <ETH_SetMACConfig+0x234>)
 8001bae:	4013      	ands	r3, r2
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	68f9      	ldr	r1, [r7, #12]
 8001bb6:	430b      	orrs	r3, r1
 8001bb8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001bc0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001bc6:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8001bc8:	683a      	ldr	r2, [r7, #0]
 8001bca:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001bce:	2a00      	cmp	r2, #0
 8001bd0:	d101      	bne.n	8001bd6 <ETH_SetMACConfig+0x172>
 8001bd2:	2280      	movs	r2, #128	; 0x80
 8001bd4:	e000      	b.n	8001bd8 <ETH_SetMACConfig+0x174>
 8001bd6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001bd8:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bde:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001be0:	4313      	orrs	r3, r2
 8001be2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001bea:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8001bee:	4013      	ands	r3, r2
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	68f9      	ldr	r1, [r7, #12]
 8001bf6:	430b      	orrs	r3, r1
 8001bf8:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8001c00:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8001c08:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c16:	f023 0103 	bic.w	r1, r3, #3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	430a      	orrs	r2, r1
 8001c22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 8001c2e:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001c44:	683a      	ldr	r2, [r7, #0]
 8001c46:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8001c4a:	2a00      	cmp	r2, #0
 8001c4c:	d101      	bne.n	8001c52 <ETH_SetMACConfig+0x1ee>
 8001c4e:	2240      	movs	r2, #64	; 0x40
 8001c50:	e000      	b.n	8001c54 <ETH_SetMACConfig+0x1f0>
 8001c52:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001c54:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8001c5c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001c5e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8001c66:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001c74:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	00048083 	.word	0x00048083
 8001c94:	c0f88000 	.word	0xc0f88000
 8001c98:	fffffef0 	.word	0xfffffef0

08001c9c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
 8001ca4:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	4b38      	ldr	r3, [pc, #224]	; (8001d94 <ETH_SetDMAConfig+0xf8>)
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	683a      	ldr	r2, [r7, #0]
 8001cb6:	6812      	ldr	r2, [r2, #0]
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	6809      	ldr	r1, [r1, #0]
 8001cbc:	431a      	orrs	r2, r3
 8001cbe:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8001cc2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	791b      	ldrb	r3, [r3, #4]
 8001cc8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001cce:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	7b1b      	ldrb	r3, [r3, #12]
 8001cd4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	f241 0304 	movw	r3, #4100	; 0x1004
 8001ce2:	4413      	add	r3, r2
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4b2c      	ldr	r3, [pc, #176]	; (8001d98 <ETH_SetDMAConfig+0xfc>)
 8001ce8:	4013      	ands	r3, r2
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	6811      	ldr	r1, [r2, #0]
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	431a      	orrs	r2, r3
 8001cf2:	f241 0304 	movw	r3, #4100	; 0x1004
 8001cf6:	440b      	add	r3, r1
 8001cf8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	7b5b      	ldrb	r3, [r3, #13]
 8001cfe:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001d04:	4313      	orrs	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	4b22      	ldr	r3, [pc, #136]	; (8001d9c <ETH_SetDMAConfig+0x100>)
 8001d14:	4013      	ands	r3, r2
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	6811      	ldr	r1, [r2, #0]
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	431a      	orrs	r2, r3
 8001d1e:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 8001d22:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	7d1b      	ldrb	r3, [r3, #20]
 8001d2c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001d2e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	7f5b      	ldrb	r3, [r3, #29]
 8001d34:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001d36:	4313      	orrs	r3, r2
 8001d38:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	f241 1304 	movw	r3, #4356	; 0x1104
 8001d42:	4413      	add	r3, r2
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	4b16      	ldr	r3, [pc, #88]	; (8001da0 <ETH_SetDMAConfig+0x104>)
 8001d48:	4013      	ands	r3, r2
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	6811      	ldr	r1, [r2, #0]
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	431a      	orrs	r2, r3
 8001d52:	f241 1304 	movw	r3, #4356	; 0x1104
 8001d56:	440b      	add	r3, r1
 8001d58:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	7f1b      	ldrb	r3, [r3, #28]
 8001d5e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001d64:	4313      	orrs	r3, r2
 8001d66:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	f241 1308 	movw	r3, #4360	; 0x1108
 8001d70:	4413      	add	r3, r2
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <ETH_SetDMAConfig+0x108>)
 8001d76:	4013      	ands	r3, r2
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	6811      	ldr	r1, [r2, #0]
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	f241 1308 	movw	r3, #4360	; 0x1108
 8001d84:	440b      	add	r3, r1
 8001d86:	601a      	str	r2, [r3, #0]
}
 8001d88:	bf00      	nop
 8001d8a:	3714      	adds	r7, #20
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	ffff87fd 	.word	0xffff87fd
 8001d98:	ffff2ffe 	.word	0xffff2ffe
 8001d9c:	fffec000 	.word	0xfffec000
 8001da0:	ffc0efef 	.word	0xffc0efef
 8001da4:	7fc0ffff 	.word	0x7fc0ffff

08001da8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b0a4      	sub	sp, #144	; 0x90
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001db0:	2301      	movs	r3, #1
 8001db2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001db6:	2300      	movs	r3, #0
 8001db8:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001dde:	2301      	movs	r3, #1
 8001de0:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001de4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001de8:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 8001e00:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 8001e04:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 8001e10:	2301      	movs	r3, #1
 8001e12:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001e22:	2300      	movs	r3, #0
 8001e24:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001e34:	2300      	movs	r3, #0
 8001e36:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001e40:	2320      	movs	r3, #32
 8001e42:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001e46:	2301      	movs	r3, #1
 8001e48:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001e52:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001e58:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e5c:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001e64:	2302      	movs	r3, #2
 8001e66:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001e76:	2300      	movs	r3, #0
 8001e78:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001e82:	2300      	movs	r3, #0
 8001e84:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001e86:	2301      	movs	r3, #1
 8001e88:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001e8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e90:	4619      	mov	r1, r3
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f7ff fde6 	bl	8001a64 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001eb2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001eb6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001ebc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001ec0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8001ec8:	f44f 7306 	mov.w	r3, #536	; 0x218
 8001ecc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001ece:	f107 0308 	add.w	r3, r7, #8
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff fee1 	bl	8001c9c <ETH_SetDMAConfig>
}
 8001eda:	bf00      	nop
 8001edc:	3790      	adds	r7, #144	; 0x90
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001ef4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001efc:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001efe:	f001 fbd5 	bl	80036ac <HAL_RCC_GetHCLKFreq>
 8001f02:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	4a1e      	ldr	r2, [pc, #120]	; (8001f80 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d908      	bls.n	8001f1e <ETH_MAC_MDIO_ClkConfig+0x3a>
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	4a1d      	ldr	r2, [pc, #116]	; (8001f84 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d804      	bhi.n	8001f1e <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	e027      	b.n	8001f6e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	4a18      	ldr	r2, [pc, #96]	; (8001f84 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d908      	bls.n	8001f38 <ETH_MAC_MDIO_ClkConfig+0x54>
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	4a17      	ldr	r2, [pc, #92]	; (8001f88 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d204      	bcs.n	8001f38 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	e01a      	b.n	8001f6e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	4a13      	ldr	r2, [pc, #76]	; (8001f88 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d303      	bcc.n	8001f48 <ETH_MAC_MDIO_ClkConfig+0x64>
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	4a12      	ldr	r2, [pc, #72]	; (8001f8c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d911      	bls.n	8001f6c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	4a10      	ldr	r2, [pc, #64]	; (8001f8c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d908      	bls.n	8001f62 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	4a0f      	ldr	r2, [pc, #60]	; (8001f90 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d804      	bhi.n	8001f62 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	e005      	b.n	8001f6e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	e000      	b.n	8001f6e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001f6c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8001f78:	bf00      	nop
 8001f7a:	3710      	adds	r7, #16
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	01312cff 	.word	0x01312cff
 8001f84:	02160ebf 	.word	0x02160ebf
 8001f88:	03938700 	.word	0x03938700
 8001f8c:	05f5e0ff 	.word	0x05f5e0ff
 8001f90:	08f0d17f 	.word	0x08f0d17f

08001f94 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	e01d      	b.n	8001fde <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	68d9      	ldr	r1, [r3, #12]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	4413      	add	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	440b      	add	r3, r1
 8001fb2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	3206      	adds	r2, #6
 8001fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d9de      	bls.n	8001fa2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	f241 132c 	movw	r3, #4396	; 0x112c
 8001ff2:	4413      	add	r3, r2
 8001ff4:	2203      	movs	r2, #3
 8001ff6:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	68d9      	ldr	r1, [r3, #12]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	f241 1314 	movw	r3, #4372	; 0x1114
 8002004:	4413      	add	r3, r2
 8002006:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8002014:	601a      	str	r2, [r3, #0]
}
 8002016:	bf00      	nop
 8002018:	3714      	adds	r7, #20
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002022:	b480      	push	{r7}
 8002024:	b085      	sub	sp, #20
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	e024      	b.n	800207a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6919      	ldr	r1, [r3, #16]
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	4613      	mov	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	4413      	add	r3, r2
 800203c:	00db      	lsls	r3, r3, #3
 800203e:	440b      	add	r3, r1
 8002040:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	2200      	movs	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	2200      	movs	r2, #0
 800204c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	2200      	movs	r2, #0
 8002052:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	2200      	movs	r2, #0
 8002058:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	2200      	movs	r2, #0
 800205e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2200      	movs	r2, #0
 8002064:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002066:	68ba      	ldr	r2, [r7, #8]
 8002068:	6879      	ldr	r1, [r7, #4]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	3310      	adds	r3, #16
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	440b      	add	r3, r1
 8002072:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	3301      	adds	r3, #1
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	2b03      	cmp	r3, #3
 800207e:	d9d7      	bls.n	8002030 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2200      	movs	r2, #0
 800209c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	f241 1330 	movw	r3, #4400	; 0x1130
 80020a6:	4413      	add	r3, r2
 80020a8:	2203      	movs	r2, #3
 80020aa:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6919      	ldr	r1, [r3, #16]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	f241 131c 	movw	r3, #4380	; 0x111c
 80020b8:	4413      	add	r3, r2
 80020ba:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	691b      	ldr	r3, [r3, #16]
 80020c0:	f103 0148 	add.w	r1, r3, #72	; 0x48
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	f241 1328 	movw	r3, #4392	; 0x1128
 80020cc:	4413      	add	r3, r2
 80020ce:	6019      	str	r1, [r3, #0]
}
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	; 0x24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80020ea:	4b89      	ldr	r3, [pc, #548]	; (8002310 <HAL_GPIO_Init+0x234>)
 80020ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80020ee:	e194      	b.n	800241a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	2101      	movs	r1, #1
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	fa01 f303 	lsl.w	r3, r1, r3
 80020fc:	4013      	ands	r3, r2
 80020fe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	2b00      	cmp	r3, #0
 8002104:	f000 8186 	beq.w	8002414 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d00b      	beq.n	8002128 <HAL_GPIO_Init+0x4c>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d007      	beq.n	8002128 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800211c:	2b11      	cmp	r3, #17
 800211e:	d003      	beq.n	8002128 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b12      	cmp	r3, #18
 8002126:	d130      	bne.n	800218a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	2203      	movs	r2, #3
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	68da      	ldr	r2, [r3, #12]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4313      	orrs	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	69ba      	ldr	r2, [r7, #24]
 8002156:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800215e:	2201      	movs	r2, #1
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4013      	ands	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	091b      	lsrs	r3, r3, #4
 8002174:	f003 0201 	and.w	r2, r3, #1
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	69ba      	ldr	r2, [r7, #24]
 8002180:	4313      	orrs	r3, r2
 8002182:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	68db      	ldr	r3, [r3, #12]
 800218e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	2203      	movs	r2, #3
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	43db      	mvns	r3, r3
 800219c:	69ba      	ldr	r2, [r7, #24]
 800219e:	4013      	ands	r3, r2
 80021a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b02      	cmp	r3, #2
 80021c0:	d003      	beq.n	80021ca <HAL_GPIO_Init+0xee>
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b12      	cmp	r3, #18
 80021c8:	d123      	bne.n	8002212 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	08da      	lsrs	r2, r3, #3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	3208      	adds	r2, #8
 80021d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	220f      	movs	r2, #15
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43db      	mvns	r3, r3
 80021e8:	69ba      	ldr	r2, [r7, #24]
 80021ea:	4013      	ands	r3, r2
 80021ec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	691a      	ldr	r2, [r3, #16]
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4313      	orrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	08da      	lsrs	r2, r3, #3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3208      	adds	r2, #8
 800220c:	69b9      	ldr	r1, [r7, #24]
 800220e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	2203      	movs	r2, #3
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43db      	mvns	r3, r3
 8002224:	69ba      	ldr	r2, [r7, #24]
 8002226:	4013      	ands	r3, r2
 8002228:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 0203 	and.w	r2, r3, #3
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	fa02 f303 	lsl.w	r3, r2, r3
 800223a:	69ba      	ldr	r2, [r7, #24]
 800223c:	4313      	orrs	r3, r2
 800223e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	f000 80e0 	beq.w	8002414 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002254:	4b2f      	ldr	r3, [pc, #188]	; (8002314 <HAL_GPIO_Init+0x238>)
 8002256:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800225a:	4a2e      	ldr	r2, [pc, #184]	; (8002314 <HAL_GPIO_Init+0x238>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002264:	4b2b      	ldr	r3, [pc, #172]	; (8002314 <HAL_GPIO_Init+0x238>)
 8002266:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002272:	4a29      	ldr	r2, [pc, #164]	; (8002318 <HAL_GPIO_Init+0x23c>)
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	089b      	lsrs	r3, r3, #2
 8002278:	3302      	adds	r3, #2
 800227a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800227e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	f003 0303 	and.w	r3, r3, #3
 8002286:	009b      	lsls	r3, r3, #2
 8002288:	220f      	movs	r2, #15
 800228a:	fa02 f303 	lsl.w	r3, r2, r3
 800228e:	43db      	mvns	r3, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4013      	ands	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4a20      	ldr	r2, [pc, #128]	; (800231c <HAL_GPIO_Init+0x240>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d052      	beq.n	8002344 <HAL_GPIO_Init+0x268>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4a1f      	ldr	r2, [pc, #124]	; (8002320 <HAL_GPIO_Init+0x244>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d031      	beq.n	800230a <HAL_GPIO_Init+0x22e>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a1e      	ldr	r2, [pc, #120]	; (8002324 <HAL_GPIO_Init+0x248>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d02b      	beq.n	8002306 <HAL_GPIO_Init+0x22a>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a1d      	ldr	r2, [pc, #116]	; (8002328 <HAL_GPIO_Init+0x24c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d025      	beq.n	8002302 <HAL_GPIO_Init+0x226>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a1c      	ldr	r2, [pc, #112]	; (800232c <HAL_GPIO_Init+0x250>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d01f      	beq.n	80022fe <HAL_GPIO_Init+0x222>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a1b      	ldr	r2, [pc, #108]	; (8002330 <HAL_GPIO_Init+0x254>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d019      	beq.n	80022fa <HAL_GPIO_Init+0x21e>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a1a      	ldr	r2, [pc, #104]	; (8002334 <HAL_GPIO_Init+0x258>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d013      	beq.n	80022f6 <HAL_GPIO_Init+0x21a>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a19      	ldr	r2, [pc, #100]	; (8002338 <HAL_GPIO_Init+0x25c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d00d      	beq.n	80022f2 <HAL_GPIO_Init+0x216>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a18      	ldr	r2, [pc, #96]	; (800233c <HAL_GPIO_Init+0x260>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d007      	beq.n	80022ee <HAL_GPIO_Init+0x212>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a17      	ldr	r2, [pc, #92]	; (8002340 <HAL_GPIO_Init+0x264>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d101      	bne.n	80022ea <HAL_GPIO_Init+0x20e>
 80022e6:	2309      	movs	r3, #9
 80022e8:	e02d      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 80022ea:	230a      	movs	r3, #10
 80022ec:	e02b      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 80022ee:	2308      	movs	r3, #8
 80022f0:	e029      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 80022f2:	2307      	movs	r3, #7
 80022f4:	e027      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 80022f6:	2306      	movs	r3, #6
 80022f8:	e025      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 80022fa:	2305      	movs	r3, #5
 80022fc:	e023      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 80022fe:	2304      	movs	r3, #4
 8002300:	e021      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 8002302:	2303      	movs	r3, #3
 8002304:	e01f      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 8002306:	2302      	movs	r3, #2
 8002308:	e01d      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 800230a:	2301      	movs	r3, #1
 800230c:	e01b      	b.n	8002346 <HAL_GPIO_Init+0x26a>
 800230e:	bf00      	nop
 8002310:	58000080 	.word	0x58000080
 8002314:	58024400 	.word	0x58024400
 8002318:	58000400 	.word	0x58000400
 800231c:	58020000 	.word	0x58020000
 8002320:	58020400 	.word	0x58020400
 8002324:	58020800 	.word	0x58020800
 8002328:	58020c00 	.word	0x58020c00
 800232c:	58021000 	.word	0x58021000
 8002330:	58021400 	.word	0x58021400
 8002334:	58021800 	.word	0x58021800
 8002338:	58021c00 	.word	0x58021c00
 800233c:	58022000 	.word	0x58022000
 8002340:	58022400 	.word	0x58022400
 8002344:	2300      	movs	r3, #0
 8002346:	69fa      	ldr	r2, [r7, #28]
 8002348:	f002 0203 	and.w	r2, r2, #3
 800234c:	0092      	lsls	r2, r2, #2
 800234e:	4093      	lsls	r3, r2
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002356:	4938      	ldr	r1, [pc, #224]	; (8002438 <HAL_GPIO_Init+0x35c>)
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	089b      	lsrs	r3, r3, #2
 800235c:	3302      	adds	r3, #2
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	43db      	mvns	r3, r3
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	4013      	ands	r3, r2
 8002372:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	4313      	orrs	r3, r2
 8002386:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	43db      	mvns	r3, r3
 8002398:	69ba      	ldr	r2, [r7, #24]
 800239a:	4013      	ands	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80023aa:	69ba      	ldr	r2, [r7, #24]
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	43db      	mvns	r3, r3
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4013      	ands	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d003      	beq.n	80023de <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80023d6:	69ba      	ldr	r2, [r7, #24]
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	4313      	orrs	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80023de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80023e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d003      	beq.n	800240c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	4313      	orrs	r3, r2
 800240a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800240c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	3301      	adds	r3, #1
 8002418:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	fa22 f303 	lsr.w	r3, r2, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	f47f ae63 	bne.w	80020f0 <HAL_GPIO_Init+0x14>
  }
}
 800242a:	bf00      	nop
 800242c:	bf00      	nop
 800242e:	3724      	adds	r7, #36	; 0x24
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr
 8002438:	58000400 	.word	0x58000400

0800243c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800243c:	b480      	push	{r7}
 800243e:	b085      	sub	sp, #20
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	691a      	ldr	r2, [r3, #16]
 800244c:	887b      	ldrh	r3, [r7, #2]
 800244e:	4013      	ands	r3, r2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d002      	beq.n	800245a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002454:	2301      	movs	r3, #1
 8002456:	73fb      	strb	r3, [r7, #15]
 8002458:	e001      	b.n	800245e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800245a:	2300      	movs	r3, #0
 800245c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800245e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002460:	4618      	mov	r0, r3
 8002462:	3714      	adds	r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002474:	4a08      	ldr	r2, [pc, #32]	; (8002498 <HAL_HSEM_FastTake+0x2c>)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3320      	adds	r3, #32
 800247a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800247e:	4a07      	ldr	r2, [pc, #28]	; (800249c <HAL_HSEM_FastTake+0x30>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d101      	bne.n	8002488 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002484:	2300      	movs	r3, #0
 8002486:	e000      	b.n	800248a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
}
 800248a:	4618      	mov	r0, r3
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	58026400 	.word	0x58026400
 800249c:	80000300 	.word	0x80000300

080024a0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80024aa:	4906      	ldr	r1, [pc, #24]	; (80024c4 <HAL_HSEM_Release+0x24>)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	58026400 	.word	0x58026400

080024c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80024c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ca:	b08f      	sub	sp, #60	; 0x3c
 80024cc:	af0a      	add	r7, sp, #40	; 0x28
 80024ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e116      	b.n	8002708 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d106      	bne.n	80024fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7fe ff15 	bl	8001324 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2203      	movs	r2, #3
 80024fe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002506:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800250a:	2b00      	cmp	r3, #0
 800250c:	d102      	bne.n	8002514 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f004 fc5b 	bl	8006dd4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	603b      	str	r3, [r7, #0]
 8002524:	687e      	ldr	r6, [r7, #4]
 8002526:	466d      	mov	r5, sp
 8002528:	f106 0410 	add.w	r4, r6, #16
 800252c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800252e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002530:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002532:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002534:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002538:	e885 0003 	stmia.w	r5, {r0, r1}
 800253c:	1d33      	adds	r3, r6, #4
 800253e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002540:	6838      	ldr	r0, [r7, #0]
 8002542:	f004 fbd9 	bl	8006cf8 <USB_CoreInit>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2202      	movs	r2, #2
 8002550:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e0d7      	b.n	8002708 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2100      	movs	r1, #0
 800255e:	4618      	mov	r0, r3
 8002560:	f004 fc49 	bl	8006df6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002564:	2300      	movs	r3, #0
 8002566:	73fb      	strb	r3, [r7, #15]
 8002568:	e04a      	b.n	8002600 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800256a:	7bfa      	ldrb	r2, [r7, #15]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	4613      	mov	r3, r2
 8002570:	00db      	lsls	r3, r3, #3
 8002572:	1a9b      	subs	r3, r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	440b      	add	r3, r1
 8002578:	333d      	adds	r3, #61	; 0x3d
 800257a:	2201      	movs	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800257e:	7bfa      	ldrb	r2, [r7, #15]
 8002580:	6879      	ldr	r1, [r7, #4]
 8002582:	4613      	mov	r3, r2
 8002584:	00db      	lsls	r3, r3, #3
 8002586:	1a9b      	subs	r3, r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	440b      	add	r3, r1
 800258c:	333c      	adds	r3, #60	; 0x3c
 800258e:	7bfa      	ldrb	r2, [r7, #15]
 8002590:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002592:	7bfa      	ldrb	r2, [r7, #15]
 8002594:	7bfb      	ldrb	r3, [r7, #15]
 8002596:	b298      	uxth	r0, r3
 8002598:	6879      	ldr	r1, [r7, #4]
 800259a:	4613      	mov	r3, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	1a9b      	subs	r3, r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	440b      	add	r3, r1
 80025a4:	3342      	adds	r3, #66	; 0x42
 80025a6:	4602      	mov	r2, r0
 80025a8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80025aa:	7bfa      	ldrb	r2, [r7, #15]
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	4613      	mov	r3, r2
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	1a9b      	subs	r3, r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	440b      	add	r3, r1
 80025b8:	333f      	adds	r3, #63	; 0x3f
 80025ba:	2200      	movs	r2, #0
 80025bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80025be:	7bfa      	ldrb	r2, [r7, #15]
 80025c0:	6879      	ldr	r1, [r7, #4]
 80025c2:	4613      	mov	r3, r2
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	440b      	add	r3, r1
 80025cc:	3344      	adds	r3, #68	; 0x44
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80025d2:	7bfa      	ldrb	r2, [r7, #15]
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	4613      	mov	r3, r2
 80025d8:	00db      	lsls	r3, r3, #3
 80025da:	1a9b      	subs	r3, r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	440b      	add	r3, r1
 80025e0:	3348      	adds	r3, #72	; 0x48
 80025e2:	2200      	movs	r2, #0
 80025e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80025e6:	7bfa      	ldrb	r2, [r7, #15]
 80025e8:	6879      	ldr	r1, [r7, #4]
 80025ea:	4613      	mov	r3, r2
 80025ec:	00db      	lsls	r3, r3, #3
 80025ee:	1a9b      	subs	r3, r3, r2
 80025f0:	009b      	lsls	r3, r3, #2
 80025f2:	440b      	add	r3, r1
 80025f4:	3350      	adds	r3, #80	; 0x50
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025fa:	7bfb      	ldrb	r3, [r7, #15]
 80025fc:	3301      	adds	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
 8002600:	7bfa      	ldrb	r2, [r7, #15]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	429a      	cmp	r2, r3
 8002608:	d3af      	bcc.n	800256a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800260a:	2300      	movs	r3, #0
 800260c:	73fb      	strb	r3, [r7, #15]
 800260e:	e044      	b.n	800269a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002610:	7bfa      	ldrb	r2, [r7, #15]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002622:	2200      	movs	r2, #0
 8002624:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002626:	7bfa      	ldrb	r2, [r7, #15]
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	1a9b      	subs	r3, r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002638:	7bfa      	ldrb	r2, [r7, #15]
 800263a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800263c:	7bfa      	ldrb	r2, [r7, #15]
 800263e:	6879      	ldr	r1, [r7, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	00db      	lsls	r3, r3, #3
 8002644:	1a9b      	subs	r3, r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	440b      	add	r3, r1
 800264a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002652:	7bfa      	ldrb	r2, [r7, #15]
 8002654:	6879      	ldr	r1, [r7, #4]
 8002656:	4613      	mov	r3, r2
 8002658:	00db      	lsls	r3, r3, #3
 800265a:	1a9b      	subs	r3, r3, r2
 800265c:	009b      	lsls	r3, r3, #2
 800265e:	440b      	add	r3, r1
 8002660:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002668:	7bfa      	ldrb	r2, [r7, #15]
 800266a:	6879      	ldr	r1, [r7, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	00db      	lsls	r3, r3, #3
 8002670:	1a9b      	subs	r3, r3, r2
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	440b      	add	r3, r1
 8002676:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800267a:	2200      	movs	r2, #0
 800267c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800267e:	7bfa      	ldrb	r2, [r7, #15]
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	1a9b      	subs	r3, r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	440b      	add	r3, r1
 800268c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002694:	7bfb      	ldrb	r3, [r7, #15]
 8002696:	3301      	adds	r3, #1
 8002698:	73fb      	strb	r3, [r7, #15]
 800269a:	7bfa      	ldrb	r2, [r7, #15]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d3b5      	bcc.n	8002610 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	603b      	str	r3, [r7, #0]
 80026aa:	687e      	ldr	r6, [r7, #4]
 80026ac:	466d      	mov	r5, sp
 80026ae:	f106 0410 	add.w	r4, r6, #16
 80026b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80026ba:	e894 0003 	ldmia.w	r4, {r0, r1}
 80026be:	e885 0003 	stmia.w	r5, {r0, r1}
 80026c2:	1d33      	adds	r3, r6, #4
 80026c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026c6:	6838      	ldr	r0, [r7, #0]
 80026c8:	f004 fbc0 	bl	8006e4c <USB_DevInit>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d005      	beq.n	80026de <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2202      	movs	r2, #2
 80026d6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e014      	b.n	8002708 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d102      	bne.n	80026fc <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f80a 	bl	8002710 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4618      	mov	r0, r3
 8002702:	f004 fd62 	bl	80071ca <USB_DevDisconnect>

  return HAL_OK;
 8002706:	2300      	movs	r3, #0
}
 8002708:	4618      	mov	r0, r3
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002710 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2201      	movs	r2, #1
 8002722:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800273e:	4b05      	ldr	r3, [pc, #20]	; (8002754 <HAL_PCDEx_ActivateLPM+0x44>)
 8002740:	4313      	orrs	r3, r2
 8002742:	68fa      	ldr	r2, [r7, #12]
 8002744:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr
 8002754:	10000003 	.word	0x10000003

08002758 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002760:	4b29      	ldr	r3, [pc, #164]	; (8002808 <HAL_PWREx_ConfigSupply+0xb0>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	2b06      	cmp	r3, #6
 800276a:	d00a      	beq.n	8002782 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800276c:	4b26      	ldr	r3, [pc, #152]	; (8002808 <HAL_PWREx_ConfigSupply+0xb0>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	429a      	cmp	r2, r3
 8002778:	d001      	beq.n	800277e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e040      	b.n	8002800 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	e03e      	b.n	8002800 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002782:	4b21      	ldr	r3, [pc, #132]	; (8002808 <HAL_PWREx_ConfigSupply+0xb0>)
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800278a:	491f      	ldr	r1, [pc, #124]	; (8002808 <HAL_PWREx_ConfigSupply+0xb0>)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	4313      	orrs	r3, r2
 8002790:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002792:	f7fe ff59 	bl	8001648 <HAL_GetTick>
 8002796:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002798:	e009      	b.n	80027ae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800279a:	f7fe ff55 	bl	8001648 <HAL_GetTick>
 800279e:	4602      	mov	r2, r0
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027a8:	d901      	bls.n	80027ae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e028      	b.n	8002800 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027ae:	4b16      	ldr	r3, [pc, #88]	; (8002808 <HAL_PWREx_ConfigSupply+0xb0>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027ba:	d1ee      	bne.n	800279a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b1e      	cmp	r3, #30
 80027c0:	d008      	beq.n	80027d4 <HAL_PWREx_ConfigSupply+0x7c>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2b2e      	cmp	r3, #46	; 0x2e
 80027c6:	d005      	beq.n	80027d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b1d      	cmp	r3, #29
 80027cc:	d002      	beq.n	80027d4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2b2d      	cmp	r3, #45	; 0x2d
 80027d2:	d114      	bne.n	80027fe <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80027d4:	f7fe ff38 	bl	8001648 <HAL_GetTick>
 80027d8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80027da:	e009      	b.n	80027f0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80027dc:	f7fe ff34 	bl	8001648 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027ea:	d901      	bls.n	80027f0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e007      	b.n	8002800 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80027f0:	4b05      	ldr	r3, [pc, #20]	; (8002808 <HAL_PWREx_ConfigSupply+0xb0>)
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027fc:	d1ee      	bne.n	80027dc <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	58024800 	.word	0x58024800

0800280c <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002810:	4b05      	ldr	r3, [pc, #20]	; (8002828 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	4a04      	ldr	r2, [pc, #16]	; (8002828 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002816:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800281a:	60d3      	str	r3, [r2, #12]
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	58024800 	.word	0x58024800

0800282c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08c      	sub	sp, #48	; 0x30
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e3ff      	b.n	800303e <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	f000 8087 	beq.w	800295a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800284c:	4b99      	ldr	r3, [pc, #612]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002854:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002856:	4b97      	ldr	r3, [pc, #604]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800285c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800285e:	2b10      	cmp	r3, #16
 8002860:	d007      	beq.n	8002872 <HAL_RCC_OscConfig+0x46>
 8002862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002864:	2b18      	cmp	r3, #24
 8002866:	d110      	bne.n	800288a <HAL_RCC_OscConfig+0x5e>
 8002868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800286a:	f003 0303 	and.w	r3, r3, #3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d10b      	bne.n	800288a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002872:	4b90      	ldr	r3, [pc, #576]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d06c      	beq.n	8002958 <HAL_RCC_OscConfig+0x12c>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d168      	bne.n	8002958 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e3d9      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002892:	d106      	bne.n	80028a2 <HAL_RCC_OscConfig+0x76>
 8002894:	4b87      	ldr	r3, [pc, #540]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a86      	ldr	r2, [pc, #536]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 800289a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	e02e      	b.n	8002900 <HAL_RCC_OscConfig+0xd4>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10c      	bne.n	80028c4 <HAL_RCC_OscConfig+0x98>
 80028aa:	4b82      	ldr	r3, [pc, #520]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a81      	ldr	r2, [pc, #516]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b4:	6013      	str	r3, [r2, #0]
 80028b6:	4b7f      	ldr	r3, [pc, #508]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a7e      	ldr	r2, [pc, #504]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028c0:	6013      	str	r3, [r2, #0]
 80028c2:	e01d      	b.n	8002900 <HAL_RCC_OscConfig+0xd4>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028cc:	d10c      	bne.n	80028e8 <HAL_RCC_OscConfig+0xbc>
 80028ce:	4b79      	ldr	r3, [pc, #484]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a78      	ldr	r2, [pc, #480]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	4b76      	ldr	r3, [pc, #472]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a75      	ldr	r2, [pc, #468]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028e4:	6013      	str	r3, [r2, #0]
 80028e6:	e00b      	b.n	8002900 <HAL_RCC_OscConfig+0xd4>
 80028e8:	4b72      	ldr	r3, [pc, #456]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a71      	ldr	r2, [pc, #452]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028f2:	6013      	str	r3, [r2, #0]
 80028f4:	4b6f      	ldr	r3, [pc, #444]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a6e      	ldr	r2, [pc, #440]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80028fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d013      	beq.n	8002930 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7fe fe9e 	bl	8001648 <HAL_GetTick>
 800290c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002910:	f7fe fe9a 	bl	8001648 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b64      	cmp	r3, #100	; 0x64
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e38d      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002922:	4b64      	ldr	r3, [pc, #400]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d0f0      	beq.n	8002910 <HAL_RCC_OscConfig+0xe4>
 800292e:	e014      	b.n	800295a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002930:	f7fe fe8a 	bl	8001648 <HAL_GetTick>
 8002934:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002938:	f7fe fe86 	bl	8001648 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b64      	cmp	r3, #100	; 0x64
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e379      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800294a:	4b5a      	ldr	r3, [pc, #360]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x10c>
 8002956:	e000      	b.n	800295a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 80ae 	beq.w	8002ac4 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002968:	4b52      	ldr	r3, [pc, #328]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002970:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002972:	4b50      	ldr	r3, [pc, #320]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002976:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002978:	6a3b      	ldr	r3, [r7, #32]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d007      	beq.n	800298e <HAL_RCC_OscConfig+0x162>
 800297e:	6a3b      	ldr	r3, [r7, #32]
 8002980:	2b18      	cmp	r3, #24
 8002982:	d13a      	bne.n	80029fa <HAL_RCC_OscConfig+0x1ce>
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d135      	bne.n	80029fa <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800298e:	4b49      	ldr	r3, [pc, #292]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0304 	and.w	r3, r3, #4
 8002996:	2b00      	cmp	r3, #0
 8002998:	d005      	beq.n	80029a6 <HAL_RCC_OscConfig+0x17a>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e34b      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	f7fe fe7f 	bl	80016a8 <HAL_GetREVID>
 80029aa:	4603      	mov	r3, r0
 80029ac:	f241 0203 	movw	r2, #4099	; 0x1003
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d817      	bhi.n	80029e4 <HAL_RCC_OscConfig+0x1b8>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	691b      	ldr	r3, [r3, #16]
 80029b8:	2b40      	cmp	r3, #64	; 0x40
 80029ba:	d108      	bne.n	80029ce <HAL_RCC_OscConfig+0x1a2>
 80029bc:	4b3d      	ldr	r3, [pc, #244]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80029c4:	4a3b      	ldr	r2, [pc, #236]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80029c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ca:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029cc:	e07a      	b.n	8002ac4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ce:	4b39      	ldr	r3, [pc, #228]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	031b      	lsls	r3, r3, #12
 80029dc:	4935      	ldr	r1, [pc, #212]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80029de:	4313      	orrs	r3, r2
 80029e0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029e2:	e06f      	b.n	8002ac4 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029e4:	4b33      	ldr	r3, [pc, #204]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	691b      	ldr	r3, [r3, #16]
 80029f0:	061b      	lsls	r3, r3, #24
 80029f2:	4930      	ldr	r1, [pc, #192]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029f8:	e064      	b.n	8002ac4 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d045      	beq.n	8002a8e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a02:	4b2c      	ldr	r3, [pc, #176]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f023 0219 	bic.w	r2, r3, #25
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	4929      	ldr	r1, [pc, #164]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a14:	f7fe fe18 	bl	8001648 <HAL_GetTick>
 8002a18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a1c:	f7fe fe14 	bl	8001648 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e307      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a2e:	4b21      	ldr	r3, [pc, #132]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d0f0      	beq.n	8002a1c <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3a:	f7fe fe35 	bl	80016a8 <HAL_GetREVID>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	f241 0203 	movw	r2, #4099	; 0x1003
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d817      	bhi.n	8002a78 <HAL_RCC_OscConfig+0x24c>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	2b40      	cmp	r3, #64	; 0x40
 8002a4e:	d108      	bne.n	8002a62 <HAL_RCC_OscConfig+0x236>
 8002a50:	4b18      	ldr	r3, [pc, #96]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002a58:	4a16      	ldr	r2, [pc, #88]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a5e:	6053      	str	r3, [r2, #4]
 8002a60:	e030      	b.n	8002ac4 <HAL_RCC_OscConfig+0x298>
 8002a62:	4b14      	ldr	r3, [pc, #80]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	031b      	lsls	r3, r3, #12
 8002a70:	4910      	ldr	r1, [pc, #64]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	604b      	str	r3, [r1, #4]
 8002a76:	e025      	b.n	8002ac4 <HAL_RCC_OscConfig+0x298>
 8002a78:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	061b      	lsls	r3, r3, #24
 8002a86:	490b      	ldr	r1, [pc, #44]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
 8002a8c:	e01a      	b.n	8002ac4 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a8e:	4b09      	ldr	r3, [pc, #36]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a08      	ldr	r2, [pc, #32]	; (8002ab4 <HAL_RCC_OscConfig+0x288>)
 8002a94:	f023 0301 	bic.w	r3, r3, #1
 8002a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9a:	f7fe fdd5 	bl	8001648 <HAL_GetTick>
 8002a9e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002aa0:	e00a      	b.n	8002ab8 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aa2:	f7fe fdd1 	bl	8001648 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d903      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e2c4      	b.n	800303e <HAL_RCC_OscConfig+0x812>
 8002ab4:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ab8:	4ba4      	ldr	r3, [pc, #656]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 0304 	and.w	r3, r3, #4
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1ee      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0310 	and.w	r3, r3, #16
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 80a9 	beq.w	8002c24 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ad2:	4b9e      	ldr	r3, [pc, #632]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ada:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002adc:	4b9b      	ldr	r3, [pc, #620]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d007      	beq.n	8002af8 <HAL_RCC_OscConfig+0x2cc>
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	2b18      	cmp	r3, #24
 8002aec:	d13a      	bne.n	8002b64 <HAL_RCC_OscConfig+0x338>
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d135      	bne.n	8002b64 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002af8:	4b94      	ldr	r3, [pc, #592]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d005      	beq.n	8002b10 <HAL_RCC_OscConfig+0x2e4>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	69db      	ldr	r3, [r3, #28]
 8002b08:	2b80      	cmp	r3, #128	; 0x80
 8002b0a:	d001      	beq.n	8002b10 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e296      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b10:	f7fe fdca 	bl	80016a8 <HAL_GetREVID>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f241 0203 	movw	r2, #4099	; 0x1003
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d817      	bhi.n	8002b4e <HAL_RCC_OscConfig+0x322>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	2b20      	cmp	r3, #32
 8002b24:	d108      	bne.n	8002b38 <HAL_RCC_OscConfig+0x30c>
 8002b26:	4b89      	ldr	r3, [pc, #548]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002b2e:	4a87      	ldr	r2, [pc, #540]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002b34:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b36:	e075      	b.n	8002c24 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b38:	4b84      	ldr	r3, [pc, #528]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	069b      	lsls	r3, r3, #26
 8002b46:	4981      	ldr	r1, [pc, #516]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b4c:	e06a      	b.n	8002c24 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b4e:	4b7f      	ldr	r3, [pc, #508]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6a1b      	ldr	r3, [r3, #32]
 8002b5a:	061b      	lsls	r3, r3, #24
 8002b5c:	497b      	ldr	r1, [pc, #492]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b62:	e05f      	b.n	8002c24 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	69db      	ldr	r3, [r3, #28]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d042      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b6c:	4b77      	ldr	r3, [pc, #476]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a76      	ldr	r2, [pc, #472]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b76:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b78:	f7fe fd66 	bl	8001648 <HAL_GetTick>
 8002b7c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b7e:	e008      	b.n	8002b92 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002b80:	f7fe fd62 	bl	8001648 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e255      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b92:	4b6e      	ldr	r3, [pc, #440]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0f0      	beq.n	8002b80 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b9e:	f7fe fd83 	bl	80016a8 <HAL_GetREVID>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	f241 0203 	movw	r2, #4099	; 0x1003
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d817      	bhi.n	8002bdc <HAL_RCC_OscConfig+0x3b0>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a1b      	ldr	r3, [r3, #32]
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	d108      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x39a>
 8002bb4:	4b65      	ldr	r3, [pc, #404]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002bbc:	4a63      	ldr	r2, [pc, #396]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bbe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002bc2:	6053      	str	r3, [r2, #4]
 8002bc4:	e02e      	b.n	8002c24 <HAL_RCC_OscConfig+0x3f8>
 8002bc6:	4b61      	ldr	r3, [pc, #388]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a1b      	ldr	r3, [r3, #32]
 8002bd2:	069b      	lsls	r3, r3, #26
 8002bd4:	495d      	ldr	r1, [pc, #372]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	604b      	str	r3, [r1, #4]
 8002bda:	e023      	b.n	8002c24 <HAL_RCC_OscConfig+0x3f8>
 8002bdc:	4b5b      	ldr	r3, [pc, #364]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	061b      	lsls	r3, r3, #24
 8002bea:	4958      	ldr	r1, [pc, #352]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bec:	4313      	orrs	r3, r2
 8002bee:	60cb      	str	r3, [r1, #12]
 8002bf0:	e018      	b.n	8002c24 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002bf2:	4b56      	ldr	r3, [pc, #344]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a55      	ldr	r2, [pc, #340]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002bf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bfe:	f7fe fd23 	bl	8001648 <HAL_GetTick>
 8002c02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002c06:	f7fe fd1f 	bl	8001648 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e212      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c18:	4b4c      	ldr	r3, [pc, #304]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1f0      	bne.n	8002c06 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0308 	and.w	r3, r3, #8
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d036      	beq.n	8002c9e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	695b      	ldr	r3, [r3, #20]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d019      	beq.n	8002c6c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c38:	4b44      	ldr	r3, [pc, #272]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002c3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c3c:	4a43      	ldr	r2, [pc, #268]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002c3e:	f043 0301 	orr.w	r3, r3, #1
 8002c42:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c44:	f7fe fd00 	bl	8001648 <HAL_GetTick>
 8002c48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c4a:	e008      	b.n	8002c5e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c4c:	f7fe fcfc 	bl	8001648 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d901      	bls.n	8002c5e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e1ef      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c5e:	4b3b      	ldr	r3, [pc, #236]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c62:	f003 0302 	and.w	r3, r3, #2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d0f0      	beq.n	8002c4c <HAL_RCC_OscConfig+0x420>
 8002c6a:	e018      	b.n	8002c9e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c6c:	4b37      	ldr	r3, [pc, #220]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c70:	4a36      	ldr	r2, [pc, #216]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002c72:	f023 0301 	bic.w	r3, r3, #1
 8002c76:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c78:	f7fe fce6 	bl	8001648 <HAL_GetTick>
 8002c7c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c7e:	e008      	b.n	8002c92 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c80:	f7fe fce2 	bl	8001648 <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e1d5      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c92:	4b2e      	ldr	r3, [pc, #184]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002c94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1f0      	bne.n	8002c80 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0320 	and.w	r3, r3, #32
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d036      	beq.n	8002d18 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d019      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cb2:	4b26      	ldr	r3, [pc, #152]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a25      	ldr	r2, [pc, #148]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002cb8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002cbc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cbe:	f7fe fcc3 	bl	8001648 <HAL_GetTick>
 8002cc2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002cc6:	f7fe fcbf 	bl	8001648 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e1b2      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cd8:	4b1c      	ldr	r3, [pc, #112]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0f0      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x49a>
 8002ce4:	e018      	b.n	8002d18 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ce6:	4b19      	ldr	r3, [pc, #100]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a18      	ldr	r2, [pc, #96]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002cec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002cf0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cf2:	f7fe fca9 	bl	8001648 <HAL_GetTick>
 8002cf6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002cfa:	f7fe fca5 	bl	8001648 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e198      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d0c:	4b0f      	ldr	r3, [pc, #60]	; (8002d4c <HAL_RCC_OscConfig+0x520>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d1f0      	bne.n	8002cfa <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f000 8085 	beq.w	8002e30 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d26:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <HAL_RCC_OscConfig+0x524>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a09      	ldr	r2, [pc, #36]	; (8002d50 <HAL_RCC_OscConfig+0x524>)
 8002d2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d32:	f7fe fc89 	bl	8001648 <HAL_GetTick>
 8002d36:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d38:	e00c      	b.n	8002d54 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002d3a:	f7fe fc85 	bl	8001648 <HAL_GetTick>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b64      	cmp	r3, #100	; 0x64
 8002d46:	d905      	bls.n	8002d54 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e178      	b.n	800303e <HAL_RCC_OscConfig+0x812>
 8002d4c:	58024400 	.word	0x58024400
 8002d50:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d54:	4b96      	ldr	r3, [pc, #600]	; (8002fb0 <HAL_RCC_OscConfig+0x784>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0ec      	beq.n	8002d3a <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d106      	bne.n	8002d76 <HAL_RCC_OscConfig+0x54a>
 8002d68:	4b92      	ldr	r3, [pc, #584]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6c:	4a91      	ldr	r2, [pc, #580]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002d6e:	f043 0301 	orr.w	r3, r3, #1
 8002d72:	6713      	str	r3, [r2, #112]	; 0x70
 8002d74:	e02d      	b.n	8002dd2 <HAL_RCC_OscConfig+0x5a6>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d10c      	bne.n	8002d98 <HAL_RCC_OscConfig+0x56c>
 8002d7e:	4b8d      	ldr	r3, [pc, #564]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d82:	4a8c      	ldr	r2, [pc, #560]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002d84:	f023 0301 	bic.w	r3, r3, #1
 8002d88:	6713      	str	r3, [r2, #112]	; 0x70
 8002d8a:	4b8a      	ldr	r3, [pc, #552]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002d8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8e:	4a89      	ldr	r2, [pc, #548]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002d90:	f023 0304 	bic.w	r3, r3, #4
 8002d94:	6713      	str	r3, [r2, #112]	; 0x70
 8002d96:	e01c      	b.n	8002dd2 <HAL_RCC_OscConfig+0x5a6>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	2b05      	cmp	r3, #5
 8002d9e:	d10c      	bne.n	8002dba <HAL_RCC_OscConfig+0x58e>
 8002da0:	4b84      	ldr	r3, [pc, #528]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da4:	4a83      	ldr	r2, [pc, #524]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002da6:	f043 0304 	orr.w	r3, r3, #4
 8002daa:	6713      	str	r3, [r2, #112]	; 0x70
 8002dac:	4b81      	ldr	r3, [pc, #516]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002db0:	4a80      	ldr	r2, [pc, #512]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002db2:	f043 0301 	orr.w	r3, r3, #1
 8002db6:	6713      	str	r3, [r2, #112]	; 0x70
 8002db8:	e00b      	b.n	8002dd2 <HAL_RCC_OscConfig+0x5a6>
 8002dba:	4b7e      	ldr	r3, [pc, #504]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dbe:	4a7d      	ldr	r2, [pc, #500]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002dc0:	f023 0301 	bic.w	r3, r3, #1
 8002dc4:	6713      	str	r3, [r2, #112]	; 0x70
 8002dc6:	4b7b      	ldr	r3, [pc, #492]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dca:	4a7a      	ldr	r2, [pc, #488]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002dcc:	f023 0304 	bic.w	r3, r3, #4
 8002dd0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d015      	beq.n	8002e06 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dda:	f7fe fc35 	bl	8001648 <HAL_GetTick>
 8002dde:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002de0:	e00a      	b.n	8002df8 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002de2:	f7fe fc31 	bl	8001648 <HAL_GetTick>
 8002de6:	4602      	mov	r2, r0
 8002de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e122      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002df8:	4b6e      	ldr	r3, [pc, #440]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0ee      	beq.n	8002de2 <HAL_RCC_OscConfig+0x5b6>
 8002e04:	e014      	b.n	8002e30 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e06:	f7fe fc1f 	bl	8001648 <HAL_GetTick>
 8002e0a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e0c:	e00a      	b.n	8002e24 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e0e:	f7fe fc1b 	bl	8001648 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d901      	bls.n	8002e24 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e10c      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e24:	4b63      	ldr	r3, [pc, #396]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1ee      	bne.n	8002e0e <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 8101 	beq.w	800303c <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e3a:	4b5e      	ldr	r3, [pc, #376]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002e3c:	691b      	ldr	r3, [r3, #16]
 8002e3e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e42:	2b18      	cmp	r3, #24
 8002e44:	f000 80bc 	beq.w	8002fc0 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	f040 8095 	bne.w	8002f7c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e52:	4b58      	ldr	r3, [pc, #352]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a57      	ldr	r2, [pc, #348]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002e58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5e:	f7fe fbf3 	bl	8001648 <HAL_GetTick>
 8002e62:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e64:	e008      	b.n	8002e78 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e66:	f7fe fbef 	bl	8001648 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e0e2      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e78:	4b4e      	ldr	r3, [pc, #312]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1f0      	bne.n	8002e66 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e84:	4b4b      	ldr	r3, [pc, #300]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002e86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e88:	4b4b      	ldr	r3, [pc, #300]	; (8002fb8 <HAL_RCC_OscConfig+0x78c>)
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e94:	0112      	lsls	r2, r2, #4
 8002e96:	430a      	orrs	r2, r1
 8002e98:	4946      	ldr	r1, [pc, #280]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	628b      	str	r3, [r1, #40]	; 0x28
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eac:	3b01      	subs	r3, #1
 8002eae:	025b      	lsls	r3, r3, #9
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	041b      	lsls	r3, r3, #16
 8002ebc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	061b      	lsls	r3, r3, #24
 8002eca:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002ece:	4939      	ldr	r1, [pc, #228]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002ed4:	4b37      	ldr	r3, [pc, #220]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed8:	4a36      	ldr	r2, [pc, #216]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002eda:	f023 0301 	bic.w	r3, r3, #1
 8002ede:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002ee0:	4b34      	ldr	r3, [pc, #208]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002ee2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ee4:	4b35      	ldr	r3, [pc, #212]	; (8002fbc <HAL_RCC_OscConfig+0x790>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002eec:	00d2      	lsls	r2, r2, #3
 8002eee:	4931      	ldr	r1, [pc, #196]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ef4:	4b2f      	ldr	r3, [pc, #188]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef8:	f023 020c 	bic.w	r2, r3, #12
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f00:	492c      	ldr	r1, [pc, #176]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f02:	4313      	orrs	r3, r2
 8002f04:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f06:	4b2b      	ldr	r3, [pc, #172]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0a:	f023 0202 	bic.w	r2, r3, #2
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f12:	4928      	ldr	r1, [pc, #160]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f18:	4b26      	ldr	r3, [pc, #152]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1c:	4a25      	ldr	r2, [pc, #148]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f24:	4b23      	ldr	r3, [pc, #140]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f28:	4a22      	ldr	r2, [pc, #136]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f30:	4b20      	ldr	r3, [pc, #128]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f34:	4a1f      	ldr	r2, [pc, #124]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f3a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002f3c:	4b1d      	ldr	r3, [pc, #116]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f40:	4a1c      	ldr	r2, [pc, #112]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f42:	f043 0301 	orr.w	r3, r3, #1
 8002f46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f48:	4b1a      	ldr	r3, [pc, #104]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a19      	ldr	r2, [pc, #100]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f54:	f7fe fb78 	bl	8001648 <HAL_GetTick>
 8002f58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f5c:	f7fe fb74 	bl	8001648 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e067      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f6e:	4b11      	ldr	r3, [pc, #68]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d0f0      	beq.n	8002f5c <HAL_RCC_OscConfig+0x730>
 8002f7a:	e05f      	b.n	800303c <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f7c:	4b0d      	ldr	r3, [pc, #52]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a0c      	ldr	r2, [pc, #48]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002f82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f88:	f7fe fb5e 	bl	8001648 <HAL_GetTick>
 8002f8c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f90:	f7fe fb5a 	bl	8001648 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e04d      	b.n	800303e <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002fa2:	4b04      	ldr	r3, [pc, #16]	; (8002fb4 <HAL_RCC_OscConfig+0x788>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d1f0      	bne.n	8002f90 <HAL_RCC_OscConfig+0x764>
 8002fae:	e045      	b.n	800303c <HAL_RCC_OscConfig+0x810>
 8002fb0:	58024800 	.word	0x58024800
 8002fb4:	58024400 	.word	0x58024400
 8002fb8:	fffffc0c 	.word	0xfffffc0c
 8002fbc:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002fc0:	4b21      	ldr	r3, [pc, #132]	; (8003048 <HAL_RCC_OscConfig+0x81c>)
 8002fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002fc6:	4b20      	ldr	r3, [pc, #128]	; (8003048 <HAL_RCC_OscConfig+0x81c>)
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d031      	beq.n	8003038 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	f003 0203 	and.w	r2, r3, #3
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d12a      	bne.n	8003038 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d122      	bne.n	8003038 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ffe:	429a      	cmp	r2, r3
 8003000:	d11a      	bne.n	8003038 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	0a5b      	lsrs	r3, r3, #9
 8003006:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800300e:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003010:	429a      	cmp	r2, r3
 8003012:	d111      	bne.n	8003038 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	0c1b      	lsrs	r3, r3, #16
 8003018:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003020:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003022:	429a      	cmp	r2, r3
 8003024:	d108      	bne.n	8003038 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	0e1b      	lsrs	r3, r3, #24
 800302a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003032:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003034:	429a      	cmp	r2, r3
 8003036:	d001      	beq.n	800303c <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e000      	b.n	800303e <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3730      	adds	r7, #48	; 0x30
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	58024400 	.word	0x58024400

0800304c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b086      	sub	sp, #24
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d101      	bne.n	8003060 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e19c      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003060:	4b8a      	ldr	r3, [pc, #552]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 030f 	and.w	r3, r3, #15
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	429a      	cmp	r2, r3
 800306c:	d910      	bls.n	8003090 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800306e:	4b87      	ldr	r3, [pc, #540]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f023 020f 	bic.w	r2, r3, #15
 8003076:	4985      	ldr	r1, [pc, #532]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	4313      	orrs	r3, r2
 800307c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800307e:	4b83      	ldr	r3, [pc, #524]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 030f 	and.w	r3, r3, #15
 8003086:	683a      	ldr	r2, [r7, #0]
 8003088:	429a      	cmp	r2, r3
 800308a:	d001      	beq.n	8003090 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e184      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0304 	and.w	r3, r3, #4
 8003098:	2b00      	cmp	r3, #0
 800309a:	d010      	beq.n	80030be <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	691a      	ldr	r2, [r3, #16]
 80030a0:	4b7b      	ldr	r3, [pc, #492]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d908      	bls.n	80030be <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030ac:	4b78      	ldr	r3, [pc, #480]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	691b      	ldr	r3, [r3, #16]
 80030b8:	4975      	ldr	r1, [pc, #468]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0308 	and.w	r3, r3, #8
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d010      	beq.n	80030ec <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	695a      	ldr	r2, [r3, #20]
 80030ce:	4b70      	ldr	r3, [pc, #448]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80030d0:	69db      	ldr	r3, [r3, #28]
 80030d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d908      	bls.n	80030ec <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030da:	4b6d      	ldr	r3, [pc, #436]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80030dc:	69db      	ldr	r3, [r3, #28]
 80030de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695b      	ldr	r3, [r3, #20]
 80030e6:	496a      	ldr	r1, [pc, #424]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0310 	and.w	r3, r3, #16
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d010      	beq.n	800311a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	699a      	ldr	r2, [r3, #24]
 80030fc:	4b64      	ldr	r3, [pc, #400]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80030fe:	69db      	ldr	r3, [r3, #28]
 8003100:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003104:	429a      	cmp	r2, r3
 8003106:	d908      	bls.n	800311a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003108:	4b61      	ldr	r3, [pc, #388]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 800310a:	69db      	ldr	r3, [r3, #28]
 800310c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	699b      	ldr	r3, [r3, #24]
 8003114:	495e      	ldr	r1, [pc, #376]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003116:	4313      	orrs	r3, r2
 8003118:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 0320 	and.w	r3, r3, #32
 8003122:	2b00      	cmp	r3, #0
 8003124:	d010      	beq.n	8003148 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69da      	ldr	r2, [r3, #28]
 800312a:	4b59      	ldr	r3, [pc, #356]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003132:	429a      	cmp	r2, r3
 8003134:	d908      	bls.n	8003148 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003136:	4b56      	ldr	r3, [pc, #344]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003138:	6a1b      	ldr	r3, [r3, #32]
 800313a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	4953      	ldr	r1, [pc, #332]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003144:	4313      	orrs	r3, r2
 8003146:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0302 	and.w	r3, r3, #2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d010      	beq.n	8003176 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68da      	ldr	r2, [r3, #12]
 8003158:	4b4d      	ldr	r3, [pc, #308]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	f003 030f 	and.w	r3, r3, #15
 8003160:	429a      	cmp	r2, r3
 8003162:	d908      	bls.n	8003176 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003164:	4b4a      	ldr	r3, [pc, #296]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	f023 020f 	bic.w	r2, r3, #15
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	4947      	ldr	r1, [pc, #284]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003172:	4313      	orrs	r3, r2
 8003174:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	2b00      	cmp	r3, #0
 8003180:	d055      	beq.n	800322e <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003182:	4b43      	ldr	r3, [pc, #268]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	4940      	ldr	r1, [pc, #256]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003190:	4313      	orrs	r3, r2
 8003192:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b02      	cmp	r3, #2
 800319a:	d107      	bne.n	80031ac <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800319c:	4b3c      	ldr	r3, [pc, #240]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d121      	bne.n	80031ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0f6      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b03      	cmp	r3, #3
 80031b2:	d107      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031b4:	4b36      	ldr	r3, [pc, #216]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d115      	bne.n	80031ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0ea      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d107      	bne.n	80031dc <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031cc:	4b30      	ldr	r3, [pc, #192]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d109      	bne.n	80031ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e0de      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031dc:	4b2c      	ldr	r3, [pc, #176]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d101      	bne.n	80031ec <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e0d6      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031ec:	4b28      	ldr	r3, [pc, #160]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	f023 0207 	bic.w	r2, r3, #7
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	4925      	ldr	r1, [pc, #148]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fe:	f7fe fa23 	bl	8001648 <HAL_GetTick>
 8003202:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003204:	e00a      	b.n	800321c <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003206:	f7fe fa1f 	bl	8001648 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	f241 3288 	movw	r2, #5000	; 0x1388
 8003214:	4293      	cmp	r3, r2
 8003216:	d901      	bls.n	800321c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e0be      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321c:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	00db      	lsls	r3, r3, #3
 800322a:	429a      	cmp	r2, r3
 800322c:	d1eb      	bne.n	8003206 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d010      	beq.n	800325c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	4b14      	ldr	r3, [pc, #80]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	429a      	cmp	r2, r3
 8003248:	d208      	bcs.n	800325c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800324a:	4b11      	ldr	r3, [pc, #68]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	f023 020f 	bic.w	r2, r3, #15
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	490e      	ldr	r1, [pc, #56]	; (8003290 <HAL_RCC_ClockConfig+0x244>)
 8003258:	4313      	orrs	r3, r2
 800325a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800325c:	4b0b      	ldr	r3, [pc, #44]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 030f 	and.w	r3, r3, #15
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d214      	bcs.n	8003294 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326a:	4b08      	ldr	r3, [pc, #32]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f023 020f 	bic.w	r2, r3, #15
 8003272:	4906      	ldr	r1, [pc, #24]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	4313      	orrs	r3, r2
 8003278:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800327a:	4b04      	ldr	r3, [pc, #16]	; (800328c <HAL_RCC_ClockConfig+0x240>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	429a      	cmp	r2, r3
 8003286:	d005      	beq.n	8003294 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e086      	b.n	800339a <HAL_RCC_ClockConfig+0x34e>
 800328c:	52002000 	.word	0x52002000
 8003290:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d010      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691a      	ldr	r2, [r3, #16]
 80032a4:	4b3f      	ldr	r3, [pc, #252]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d208      	bcs.n	80032c2 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032b0:	4b3c      	ldr	r3, [pc, #240]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 80032b2:	699b      	ldr	r3, [r3, #24]
 80032b4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	4939      	ldr	r1, [pc, #228]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d010      	beq.n	80032f0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	695a      	ldr	r2, [r3, #20]
 80032d2:	4b34      	ldr	r3, [pc, #208]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 80032d4:	69db      	ldr	r3, [r3, #28]
 80032d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032da:	429a      	cmp	r2, r3
 80032dc:	d208      	bcs.n	80032f0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032de:	4b31      	ldr	r3, [pc, #196]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	492e      	ldr	r1, [pc, #184]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0310 	and.w	r3, r3, #16
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d010      	beq.n	800331e <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	699a      	ldr	r2, [r3, #24]
 8003300:	4b28      	ldr	r3, [pc, #160]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 8003302:	69db      	ldr	r3, [r3, #28]
 8003304:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003308:	429a      	cmp	r2, r3
 800330a:	d208      	bcs.n	800331e <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800330c:	4b25      	ldr	r3, [pc, #148]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 800330e:	69db      	ldr	r3, [r3, #28]
 8003310:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	4922      	ldr	r1, [pc, #136]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 800331a:	4313      	orrs	r3, r2
 800331c:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0320 	and.w	r3, r3, #32
 8003326:	2b00      	cmp	r3, #0
 8003328:	d010      	beq.n	800334c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69da      	ldr	r2, [r3, #28]
 800332e:	4b1d      	ldr	r3, [pc, #116]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003336:	429a      	cmp	r2, r3
 8003338:	d208      	bcs.n	800334c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800333a:	4b1a      	ldr	r3, [pc, #104]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	4917      	ldr	r1, [pc, #92]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 8003348:	4313      	orrs	r3, r2
 800334a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800334c:	f000 f834 	bl	80033b8 <HAL_RCC_GetSysClockFreq>
 8003350:	4602      	mov	r2, r0
 8003352:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	0a1b      	lsrs	r3, r3, #8
 8003358:	f003 030f 	and.w	r3, r3, #15
 800335c:	4912      	ldr	r1, [pc, #72]	; (80033a8 <HAL_RCC_ClockConfig+0x35c>)
 800335e:	5ccb      	ldrb	r3, [r1, r3]
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	fa22 f303 	lsr.w	r3, r2, r3
 8003368:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800336a:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <HAL_RCC_ClockConfig+0x358>)
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	4a0d      	ldr	r2, [pc, #52]	; (80033a8 <HAL_RCC_ClockConfig+0x35c>)
 8003374:	5cd3      	ldrb	r3, [r2, r3]
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	fa22 f303 	lsr.w	r3, r2, r3
 8003380:	4a0a      	ldr	r2, [pc, #40]	; (80033ac <HAL_RCC_ClockConfig+0x360>)
 8003382:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003384:	4a0a      	ldr	r2, [pc, #40]	; (80033b0 <HAL_RCC_ClockConfig+0x364>)
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800338a:	4b0a      	ldr	r3, [pc, #40]	; (80033b4 <HAL_RCC_ClockConfig+0x368>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4618      	mov	r0, r3
 8003390:	f7fe f910 	bl	80015b4 <HAL_InitTick>
 8003394:	4603      	mov	r3, r0
 8003396:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003398:	7bfb      	ldrb	r3, [r7, #15]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3718      	adds	r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	58024400 	.word	0x58024400
 80033a8:	0800a840 	.word	0x0800a840
 80033ac:	24000004 	.word	0x24000004
 80033b0:	24000000 	.word	0x24000000
 80033b4:	24000008 	.word	0x24000008

080033b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b089      	sub	sp, #36	; 0x24
 80033bc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033be:	4bb3      	ldr	r3, [pc, #716]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80033c6:	2b18      	cmp	r3, #24
 80033c8:	f200 8155 	bhi.w	8003676 <HAL_RCC_GetSysClockFreq+0x2be>
 80033cc:	a201      	add	r2, pc, #4	; (adr r2, 80033d4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80033ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033d2:	bf00      	nop
 80033d4:	08003439 	.word	0x08003439
 80033d8:	08003677 	.word	0x08003677
 80033dc:	08003677 	.word	0x08003677
 80033e0:	08003677 	.word	0x08003677
 80033e4:	08003677 	.word	0x08003677
 80033e8:	08003677 	.word	0x08003677
 80033ec:	08003677 	.word	0x08003677
 80033f0:	08003677 	.word	0x08003677
 80033f4:	0800345f 	.word	0x0800345f
 80033f8:	08003677 	.word	0x08003677
 80033fc:	08003677 	.word	0x08003677
 8003400:	08003677 	.word	0x08003677
 8003404:	08003677 	.word	0x08003677
 8003408:	08003677 	.word	0x08003677
 800340c:	08003677 	.word	0x08003677
 8003410:	08003677 	.word	0x08003677
 8003414:	08003465 	.word	0x08003465
 8003418:	08003677 	.word	0x08003677
 800341c:	08003677 	.word	0x08003677
 8003420:	08003677 	.word	0x08003677
 8003424:	08003677 	.word	0x08003677
 8003428:	08003677 	.word	0x08003677
 800342c:	08003677 	.word	0x08003677
 8003430:	08003677 	.word	0x08003677
 8003434:	0800346b 	.word	0x0800346b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003438:	4b94      	ldr	r3, [pc, #592]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0320 	and.w	r3, r3, #32
 8003440:	2b00      	cmp	r3, #0
 8003442:	d009      	beq.n	8003458 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003444:	4b91      	ldr	r3, [pc, #580]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	08db      	lsrs	r3, r3, #3
 800344a:	f003 0303 	and.w	r3, r3, #3
 800344e:	4a90      	ldr	r2, [pc, #576]	; (8003690 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003450:	fa22 f303 	lsr.w	r3, r2, r3
 8003454:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003456:	e111      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003458:	4b8d      	ldr	r3, [pc, #564]	; (8003690 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800345a:	61bb      	str	r3, [r7, #24]
    break;
 800345c:	e10e      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800345e:	4b8d      	ldr	r3, [pc, #564]	; (8003694 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003460:	61bb      	str	r3, [r7, #24]
    break;
 8003462:	e10b      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003464:	4b8c      	ldr	r3, [pc, #560]	; (8003698 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003466:	61bb      	str	r3, [r7, #24]
    break;
 8003468:	e108      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800346a:	4b88      	ldr	r3, [pc, #544]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800346c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003474:	4b85      	ldr	r3, [pc, #532]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	091b      	lsrs	r3, r3, #4
 800347a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800347e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003480:	4b82      	ldr	r3, [pc, #520]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800348a:	4b80      	ldr	r3, [pc, #512]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800348c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800348e:	08db      	lsrs	r3, r3, #3
 8003490:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003494:	68fa      	ldr	r2, [r7, #12]
 8003496:	fb02 f303 	mul.w	r3, r2, r3
 800349a:	ee07 3a90 	vmov	s15, r3
 800349e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a2:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80e1 	beq.w	8003670 <HAL_RCC_GetSysClockFreq+0x2b8>
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	f000 8083 	beq.w	80035bc <HAL_RCC_GetSysClockFreq+0x204>
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b02      	cmp	r3, #2
 80034ba:	f200 80a1 	bhi.w	8003600 <HAL_RCC_GetSysClockFreq+0x248>
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_RCC_GetSysClockFreq+0x114>
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d056      	beq.n	8003578 <HAL_RCC_GetSysClockFreq+0x1c0>
 80034ca:	e099      	b.n	8003600 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034cc:	4b6f      	ldr	r3, [pc, #444]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0320 	and.w	r3, r3, #32
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d02d      	beq.n	8003534 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80034d8:	4b6c      	ldr	r3, [pc, #432]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	08db      	lsrs	r3, r3, #3
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	4a6b      	ldr	r2, [pc, #428]	; (8003690 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034e4:	fa22 f303 	lsr.w	r3, r2, r3
 80034e8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	ee07 3a90 	vmov	s15, r3
 80034f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	ee07 3a90 	vmov	s15, r3
 80034fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003502:	4b62      	ldr	r3, [pc, #392]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800350a:	ee07 3a90 	vmov	s15, r3
 800350e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003512:	ed97 6a02 	vldr	s12, [r7, #8]
 8003516:	eddf 5a61 	vldr	s11, [pc, #388]	; 800369c <HAL_RCC_GetSysClockFreq+0x2e4>
 800351a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800351e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003522:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800352a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800352e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8003532:	e087      	b.n	8003644 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	ee07 3a90 	vmov	s15, r3
 800353a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800353e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80036a0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003542:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003546:	4b51      	ldr	r3, [pc, #324]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800354e:	ee07 3a90 	vmov	s15, r3
 8003552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003556:	ed97 6a02 	vldr	s12, [r7, #8]
 800355a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800369c <HAL_RCC_GetSysClockFreq+0x2e4>
 800355e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003566:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800356a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800356e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003572:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003576:	e065      	b.n	8003644 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	ee07 3a90 	vmov	s15, r3
 800357e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003582:	eddf 6a48 	vldr	s13, [pc, #288]	; 80036a4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800358a:	4b40      	ldr	r3, [pc, #256]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003592:	ee07 3a90 	vmov	s15, r3
 8003596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800359a:	ed97 6a02 	vldr	s12, [r7, #8]
 800359e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800369c <HAL_RCC_GetSysClockFreq+0x2e4>
 80035a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035ba:	e043      	b.n	8003644 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	ee07 3a90 	vmov	s15, r3
 80035c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035c6:	eddf 6a38 	vldr	s13, [pc, #224]	; 80036a8 <HAL_RCC_GetSysClockFreq+0x2f0>
 80035ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035ce:	4b2f      	ldr	r3, [pc, #188]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035d6:	ee07 3a90 	vmov	s15, r3
 80035da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035de:	ed97 6a02 	vldr	s12, [r7, #8]
 80035e2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800369c <HAL_RCC_GetSysClockFreq+0x2e4>
 80035e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035fe:	e021      	b.n	8003644 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	ee07 3a90 	vmov	s15, r3
 8003606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800360a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80036a4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800360e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003612:	4b1e      	ldr	r3, [pc, #120]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800361a:	ee07 3a90 	vmov	s15, r3
 800361e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003622:	ed97 6a02 	vldr	s12, [r7, #8]
 8003626:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800369c <HAL_RCC_GetSysClockFreq+0x2e4>
 800362a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800362e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003632:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800363a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800363e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003642:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8003644:	4b11      	ldr	r3, [pc, #68]	; (800368c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003648:	0a5b      	lsrs	r3, r3, #9
 800364a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800364e:	3301      	adds	r3, #1
 8003650:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	ee07 3a90 	vmov	s15, r3
 8003658:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800365c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003660:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003664:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003668:	ee17 3a90 	vmov	r3, s15
 800366c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800366e:	e005      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003670:	2300      	movs	r3, #0
 8003672:	61bb      	str	r3, [r7, #24]
    break;
 8003674:	e002      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8003676:	4b07      	ldr	r3, [pc, #28]	; (8003694 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003678:	61bb      	str	r3, [r7, #24]
    break;
 800367a:	bf00      	nop
  }

  return sysclockfreq;
 800367c:	69bb      	ldr	r3, [r7, #24]
}
 800367e:	4618      	mov	r0, r3
 8003680:	3724      	adds	r7, #36	; 0x24
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	58024400 	.word	0x58024400
 8003690:	03d09000 	.word	0x03d09000
 8003694:	003d0900 	.word	0x003d0900
 8003698:	007a1200 	.word	0x007a1200
 800369c:	46000000 	.word	0x46000000
 80036a0:	4c742400 	.word	0x4c742400
 80036a4:	4a742400 	.word	0x4a742400
 80036a8:	4af42400 	.word	0x4af42400

080036ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80036b2:	f7ff fe81 	bl	80033b8 <HAL_RCC_GetSysClockFreq>
 80036b6:	4602      	mov	r2, r0
 80036b8:	4b10      	ldr	r3, [pc, #64]	; (80036fc <HAL_RCC_GetHCLKFreq+0x50>)
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	0a1b      	lsrs	r3, r3, #8
 80036be:	f003 030f 	and.w	r3, r3, #15
 80036c2:	490f      	ldr	r1, [pc, #60]	; (8003700 <HAL_RCC_GetHCLKFreq+0x54>)
 80036c4:	5ccb      	ldrb	r3, [r1, r3]
 80036c6:	f003 031f 	and.w	r3, r3, #31
 80036ca:	fa22 f303 	lsr.w	r3, r2, r3
 80036ce:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80036d0:	4b0a      	ldr	r3, [pc, #40]	; (80036fc <HAL_RCC_GetHCLKFreq+0x50>)
 80036d2:	699b      	ldr	r3, [r3, #24]
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	4a09      	ldr	r2, [pc, #36]	; (8003700 <HAL_RCC_GetHCLKFreq+0x54>)
 80036da:	5cd3      	ldrb	r3, [r2, r3]
 80036dc:	f003 031f 	and.w	r3, r3, #31
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	fa22 f303 	lsr.w	r3, r2, r3
 80036e6:	4a07      	ldr	r2, [pc, #28]	; (8003704 <HAL_RCC_GetHCLKFreq+0x58>)
 80036e8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80036ea:	4a07      	ldr	r2, [pc, #28]	; (8003708 <HAL_RCC_GetHCLKFreq+0x5c>)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80036f0:	4b04      	ldr	r3, [pc, #16]	; (8003704 <HAL_RCC_GetHCLKFreq+0x58>)
 80036f2:	681b      	ldr	r3, [r3, #0]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	58024400 	.word	0x58024400
 8003700:	0800a840 	.word	0x0800a840
 8003704:	24000004 	.word	0x24000004
 8003708:	24000000 	.word	0x24000000

0800370c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003710:	f7ff ffcc 	bl	80036ac <HAL_RCC_GetHCLKFreq>
 8003714:	4602      	mov	r2, r0
 8003716:	4b06      	ldr	r3, [pc, #24]	; (8003730 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	091b      	lsrs	r3, r3, #4
 800371c:	f003 0307 	and.w	r3, r3, #7
 8003720:	4904      	ldr	r1, [pc, #16]	; (8003734 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003722:	5ccb      	ldrb	r3, [r1, r3]
 8003724:	f003 031f 	and.w	r3, r3, #31
 8003728:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800372c:	4618      	mov	r0, r3
 800372e:	bd80      	pop	{r7, pc}
 8003730:	58024400 	.word	0x58024400
 8003734:	0800a840 	.word	0x0800a840

08003738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800373c:	f7ff ffb6 	bl	80036ac <HAL_RCC_GetHCLKFreq>
 8003740:	4602      	mov	r2, r0
 8003742:	4b06      	ldr	r3, [pc, #24]	; (800375c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	0a1b      	lsrs	r3, r3, #8
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	4904      	ldr	r1, [pc, #16]	; (8003760 <HAL_RCC_GetPCLK2Freq+0x28>)
 800374e:	5ccb      	ldrb	r3, [r1, r3]
 8003750:	f003 031f 	and.w	r3, r3, #31
 8003754:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003758:	4618      	mov	r0, r3
 800375a:	bd80      	pop	{r7, pc}
 800375c:	58024400 	.word	0x58024400
 8003760:	0800a840 	.word	0x0800a840

08003764 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800376c:	2300      	movs	r3, #0
 800376e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003770:	2300      	movs	r3, #0
 8003772:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d03f      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003784:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003788:	d02a      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800378a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800378e:	d824      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003790:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003794:	d018      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003796:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800379a:	d81e      	bhi.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037a4:	d007      	beq.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80037a6:	e018      	b.n	80037da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037a8:	4bab      	ldr	r3, [pc, #684]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ac:	4aaa      	ldr	r2, [pc, #680]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80037b4:	e015      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	3304      	adds	r3, #4
 80037ba:	2102      	movs	r1, #2
 80037bc:	4618      	mov	r0, r3
 80037be:	f001 f9cf 	bl	8004b60 <RCCEx_PLL2_Config>
 80037c2:	4603      	mov	r3, r0
 80037c4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80037c6:	e00c      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3324      	adds	r3, #36	; 0x24
 80037cc:	2102      	movs	r1, #2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f001 fa78 	bl	8004cc4 <RCCEx_PLL3_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80037d8:	e003      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	75fb      	strb	r3, [r7, #23]
      break;
 80037de:	e000      	b.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80037e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037e2:	7dfb      	ldrb	r3, [r7, #23]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d109      	bne.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80037e8:	4b9b      	ldr	r3, [pc, #620]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037f4:	4998      	ldr	r1, [pc, #608]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	650b      	str	r3, [r1, #80]	; 0x50
 80037fa:	e001      	b.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037fc:	7dfb      	ldrb	r3, [r7, #23]
 80037fe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003808:	2b00      	cmp	r3, #0
 800380a:	d03d      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003810:	2b04      	cmp	r3, #4
 8003812:	d826      	bhi.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003814:	a201      	add	r2, pc, #4	; (adr r2, 800381c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8003816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381a:	bf00      	nop
 800381c:	08003831 	.word	0x08003831
 8003820:	0800383f 	.word	0x0800383f
 8003824:	08003851 	.word	0x08003851
 8003828:	08003869 	.word	0x08003869
 800382c:	08003869 	.word	0x08003869
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003830:	4b89      	ldr	r3, [pc, #548]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003834:	4a88      	ldr	r2, [pc, #544]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003836:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800383a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800383c:	e015      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	3304      	adds	r3, #4
 8003842:	2100      	movs	r1, #0
 8003844:	4618      	mov	r0, r3
 8003846:	f001 f98b 	bl	8004b60 <RCCEx_PLL2_Config>
 800384a:	4603      	mov	r3, r0
 800384c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800384e:	e00c      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3324      	adds	r3, #36	; 0x24
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f001 fa34 	bl	8004cc4 <RCCEx_PLL3_Config>
 800385c:	4603      	mov	r3, r0
 800385e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003860:	e003      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	75fb      	strb	r3, [r7, #23]
      break;
 8003866:	e000      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003868:	bf00      	nop
    }

    if(ret == HAL_OK)
 800386a:	7dfb      	ldrb	r3, [r7, #23]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d109      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003870:	4b79      	ldr	r3, [pc, #484]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003874:	f023 0207 	bic.w	r2, r3, #7
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800387c:	4976      	ldr	r1, [pc, #472]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	650b      	str	r3, [r1, #80]	; 0x50
 8003882:	e001      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003884:	7dfb      	ldrb	r3, [r7, #23]
 8003886:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003890:	2b00      	cmp	r3, #0
 8003892:	d042      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003898:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800389c:	d02b      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800389e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038a2:	d825      	bhi.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80038a4:	2bc0      	cmp	r3, #192	; 0xc0
 80038a6:	d028      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x196>
 80038a8:	2bc0      	cmp	r3, #192	; 0xc0
 80038aa:	d821      	bhi.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80038ac:	2b80      	cmp	r3, #128	; 0x80
 80038ae:	d016      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80038b0:	2b80      	cmp	r3, #128	; 0x80
 80038b2:	d81d      	bhi.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d002      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80038b8:	2b40      	cmp	r3, #64	; 0x40
 80038ba:	d007      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80038bc:	e018      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038be:	4b66      	ldr	r3, [pc, #408]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c2:	4a65      	ldr	r2, [pc, #404]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80038c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80038ca:	e017      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	3304      	adds	r3, #4
 80038d0:	2100      	movs	r1, #0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f001 f944 	bl	8004b60 <RCCEx_PLL2_Config>
 80038d8:	4603      	mov	r3, r0
 80038da:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80038dc:	e00e      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	3324      	adds	r3, #36	; 0x24
 80038e2:	2100      	movs	r1, #0
 80038e4:	4618      	mov	r0, r3
 80038e6:	f001 f9ed 	bl	8004cc4 <RCCEx_PLL3_Config>
 80038ea:	4603      	mov	r3, r0
 80038ec:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80038ee:	e005      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	75fb      	strb	r3, [r7, #23]
      break;
 80038f4:	e002      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80038f6:	bf00      	nop
 80038f8:	e000      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80038fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038fc:	7dfb      	ldrb	r3, [r7, #23]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d109      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003902:	4b55      	ldr	r3, [pc, #340]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003904:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003906:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800390e:	4952      	ldr	r1, [pc, #328]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003910:	4313      	orrs	r3, r2
 8003912:	650b      	str	r3, [r1, #80]	; 0x50
 8003914:	e001      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003916:	7dfb      	ldrb	r3, [r7, #23]
 8003918:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003922:	2b00      	cmp	r3, #0
 8003924:	d049      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800392c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003930:	d030      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003932:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003936:	d82a      	bhi.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003938:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800393c:	d02c      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800393e:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003942:	d824      	bhi.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003944:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003948:	d018      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800394a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800394e:	d81e      	bhi.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003950:	2b00      	cmp	r3, #0
 8003952:	d003      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003954:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003958:	d007      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800395a:	e018      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800395c:	4b3e      	ldr	r3, [pc, #248]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800395e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003960:	4a3d      	ldr	r2, [pc, #244]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003962:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003966:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003968:	e017      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3304      	adds	r3, #4
 800396e:	2100      	movs	r1, #0
 8003970:	4618      	mov	r0, r3
 8003972:	f001 f8f5 	bl	8004b60 <RCCEx_PLL2_Config>
 8003976:	4603      	mov	r3, r0
 8003978:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800397a:	e00e      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3324      	adds	r3, #36	; 0x24
 8003980:	2100      	movs	r1, #0
 8003982:	4618      	mov	r0, r3
 8003984:	f001 f99e 	bl	8004cc4 <RCCEx_PLL3_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800398c:	e005      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	75fb      	strb	r3, [r7, #23]
      break;
 8003992:	e002      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003994:	bf00      	nop
 8003996:	e000      	b.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003998:	bf00      	nop
    }

    if(ret == HAL_OK)
 800399a:	7dfb      	ldrb	r3, [r7, #23]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d10a      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80039a0:	4b2d      	ldr	r3, [pc, #180]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039a4:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80039ae:	492a      	ldr	r1, [pc, #168]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	658b      	str	r3, [r1, #88]	; 0x58
 80039b4:	e001      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b6:	7dfb      	ldrb	r3, [r7, #23]
 80039b8:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d04c      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80039cc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039d0:	d030      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80039d2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039d6:	d82a      	bhi.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80039d8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80039dc:	d02c      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80039de:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80039e2:	d824      	bhi.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80039e4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80039e8:	d018      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80039ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80039ee:	d81e      	bhi.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d003      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x298>
 80039f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80039f8:	d007      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80039fa:	e018      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039fc:	4b16      	ldr	r3, [pc, #88]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80039fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a00:	4a15      	ldr	r2, [pc, #84]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a06:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a08:	e017      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	3304      	adds	r3, #4
 8003a0e:	2100      	movs	r1, #0
 8003a10:	4618      	mov	r0, r3
 8003a12:	f001 f8a5 	bl	8004b60 <RCCEx_PLL2_Config>
 8003a16:	4603      	mov	r3, r0
 8003a18:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8003a1a:	e00e      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3324      	adds	r3, #36	; 0x24
 8003a20:	2100      	movs	r1, #0
 8003a22:	4618      	mov	r0, r3
 8003a24:	f001 f94e 	bl	8004cc4 <RCCEx_PLL3_Config>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003a2c:	e005      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	75fb      	strb	r3, [r7, #23]
      break;
 8003a32:	e002      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003a34:	bf00      	nop
 8003a36:	e000      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8003a38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a3a:	7dfb      	ldrb	r3, [r7, #23]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10d      	bne.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a44:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003a4e:	4902      	ldr	r1, [pc, #8]	; (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	658b      	str	r3, [r1, #88]	; 0x58
 8003a54:	e004      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003a56:	bf00      	nop
 8003a58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a5c:	7dfb      	ldrb	r3, [r7, #23]
 8003a5e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d032      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a70:	2b30      	cmp	r3, #48	; 0x30
 8003a72:	d01c      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003a74:	2b30      	cmp	r3, #48	; 0x30
 8003a76:	d817      	bhi.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003a78:	2b20      	cmp	r3, #32
 8003a7a:	d00c      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d813      	bhi.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d016      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003a84:	2b10      	cmp	r3, #16
 8003a86:	d10f      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a88:	4baf      	ldr	r3, [pc, #700]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8c:	4aae      	ldr	r2, [pc, #696]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003a8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a92:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003a94:	e00e      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	3304      	adds	r3, #4
 8003a9a:	2102      	movs	r1, #2
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f001 f85f 	bl	8004b60 <RCCEx_PLL2_Config>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003aa6:	e005      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	75fb      	strb	r3, [r7, #23]
      break;
 8003aac:	e002      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003aae:	bf00      	nop
 8003ab0:	e000      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003ab2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ab4:	7dfb      	ldrb	r3, [r7, #23]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003aba:	4ba3      	ldr	r3, [pc, #652]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abe:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac6:	49a0      	ldr	r1, [pc, #640]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003acc:	e001      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ace:	7dfb      	ldrb	r3, [r7, #23]
 8003ad0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d047      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ae6:	d030      	beq.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 8003ae8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aec:	d82a      	bhi.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003aee:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003af2:	d02c      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8003af4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003af8:	d824      	bhi.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003afa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003afe:	d018      	beq.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8003b00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b04:	d81e      	bhi.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8003b0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b0e:	d007      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003b10:	e018      	b.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b12:	4b8d      	ldr	r3, [pc, #564]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b16:	4a8c      	ldr	r2, [pc, #560]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b1c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003b1e:	e017      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3304      	adds	r3, #4
 8003b24:	2100      	movs	r1, #0
 8003b26:	4618      	mov	r0, r3
 8003b28:	f001 f81a 	bl	8004b60 <RCCEx_PLL2_Config>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003b30:	e00e      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	3324      	adds	r3, #36	; 0x24
 8003b36:	2100      	movs	r1, #0
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f001 f8c3 	bl	8004cc4 <RCCEx_PLL3_Config>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003b42:	e005      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	75fb      	strb	r3, [r7, #23]
      break;
 8003b48:	e002      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003b4a:	bf00      	nop
 8003b4c:	e000      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003b4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b50:	7dfb      	ldrb	r3, [r7, #23]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d109      	bne.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003b56:	4b7c      	ldr	r3, [pc, #496]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b5a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b62:	4979      	ldr	r1, [pc, #484]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	650b      	str	r3, [r1, #80]	; 0x50
 8003b68:	e001      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b6a:	7dfb      	ldrb	r3, [r7, #23]
 8003b6c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d049      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b7e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b82:	d02e      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8003b84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b88:	d828      	bhi.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003b8a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b8e:	d02a      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003b90:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b94:	d822      	bhi.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003b96:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003b9a:	d026      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x486>
 8003b9c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003ba0:	d81c      	bhi.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ba2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003ba6:	d010      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x466>
 8003ba8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003bac:	d816      	bhi.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d01d      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8003bb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bb6:	d111      	bne.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3304      	adds	r3, #4
 8003bbc:	2101      	movs	r1, #1
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 ffce 	bl	8004b60 <RCCEx_PLL2_Config>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003bc8:	e012      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3324      	adds	r3, #36	; 0x24
 8003bce:	2101      	movs	r1, #1
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f001 f877 	bl	8004cc4 <RCCEx_PLL3_Config>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003bda:	e009      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	75fb      	strb	r3, [r7, #23]
      break;
 8003be0:	e006      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003be2:	bf00      	nop
 8003be4:	e004      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003be6:	bf00      	nop
 8003be8:	e002      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003bea:	bf00      	nop
 8003bec:	e000      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003bee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bf0:	7dfb      	ldrb	r3, [r7, #23]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d109      	bne.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003bf6:	4b54      	ldr	r3, [pc, #336]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003bf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bfa:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c02:	4951      	ldr	r1, [pc, #324]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	650b      	str	r3, [r1, #80]	; 0x50
 8003c08:	e001      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c0a:	7dfb      	ldrb	r3, [r7, #23]
 8003c0c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d04b      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003c20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c24:	d02e      	beq.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8003c26:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c2a:	d828      	bhi.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c30:	d02a      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c36:	d822      	bhi.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003c38:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003c3c:	d026      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x528>
 8003c3e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003c42:	d81c      	bhi.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003c44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c48:	d010      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8003c4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c4e:	d816      	bhi.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01d      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003c54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c58:	d111      	bne.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	3304      	adds	r3, #4
 8003c5e:	2101      	movs	r1, #1
 8003c60:	4618      	mov	r0, r3
 8003c62:	f000 ff7d 	bl	8004b60 <RCCEx_PLL2_Config>
 8003c66:	4603      	mov	r3, r0
 8003c68:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003c6a:	e012      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3324      	adds	r3, #36	; 0x24
 8003c70:	2101      	movs	r1, #1
 8003c72:	4618      	mov	r0, r3
 8003c74:	f001 f826 	bl	8004cc4 <RCCEx_PLL3_Config>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003c7c:	e009      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	75fb      	strb	r3, [r7, #23]
      break;
 8003c82:	e006      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003c84:	bf00      	nop
 8003c86:	e004      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003c88:	bf00      	nop
 8003c8a:	e002      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003c8c:	bf00      	nop
 8003c8e:	e000      	b.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003c90:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c92:	7dfb      	ldrb	r3, [r7, #23]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d10a      	bne.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003c98:	4b2b      	ldr	r3, [pc, #172]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c9c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003ca6:	4928      	ldr	r1, [pc, #160]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	658b      	str	r3, [r1, #88]	; 0x58
 8003cac:	e001      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cae:	7dfb      	ldrb	r3, [r7, #23]
 8003cb0:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d02f      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003cc2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc6:	d00e      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8003cc8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ccc:	d814      	bhi.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d015      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003cd2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cd6:	d10f      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cd8:	4b1b      	ldr	r3, [pc, #108]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cdc:	4a1a      	ldr	r2, [pc, #104]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003cde:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ce2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003ce4:	e00c      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	3304      	adds	r3, #4
 8003cea:	2101      	movs	r1, #1
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 ff37 	bl	8004b60 <RCCEx_PLL2_Config>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003cf6:	e003      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	75fb      	strb	r3, [r7, #23]
      break;
 8003cfc:	e000      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 8003cfe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d00:	7dfb      	ldrb	r3, [r7, #23]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d109      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003d06:	4b10      	ldr	r3, [pc, #64]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d0a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d12:	490d      	ldr	r1, [pc, #52]	; (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	650b      	str	r3, [r1, #80]	; 0x50
 8003d18:	e001      	b.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1a:	7dfb      	ldrb	r3, [r7, #23]
 8003d1c:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d033      	beq.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d2e:	2b03      	cmp	r3, #3
 8003d30:	d81c      	bhi.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8003d32:	a201      	add	r2, pc, #4	; (adr r2, 8003d38 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8003d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d38:	08003d73 	.word	0x08003d73
 8003d3c:	08003d4d 	.word	0x08003d4d
 8003d40:	08003d5b 	.word	0x08003d5b
 8003d44:	08003d73 	.word	0x08003d73
 8003d48:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d4c:	4bb8      	ldr	r3, [pc, #736]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d50:	4ab7      	ldr	r2, [pc, #732]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d52:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d56:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003d58:	e00c      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	2102      	movs	r1, #2
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 fefd 	bl	8004b60 <RCCEx_PLL2_Config>
 8003d66:	4603      	mov	r3, r0
 8003d68:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003d6a:	e003      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	75fb      	strb	r3, [r7, #23]
      break;
 8003d70:	e000      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003d72:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d74:	7dfb      	ldrb	r3, [r7, #23]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d109      	bne.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d7a:	4bad      	ldr	r3, [pc, #692]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d7e:	f023 0203 	bic.w	r2, r3, #3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d86:	49aa      	ldr	r1, [pc, #680]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003d8c:	e001      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d8e:	7dfb      	ldrb	r3, [r7, #23]
 8003d90:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	f000 8086 	beq.w	8003eac <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003da0:	4ba4      	ldr	r3, [pc, #656]	; (8004034 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4aa3      	ldr	r2, [pc, #652]	; (8004034 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003da6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003daa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dac:	f7fd fc4c 	bl	8001648 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003db2:	e009      	b.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003db4:	f7fd fc48 	bl	8001648 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b64      	cmp	r3, #100	; 0x64
 8003dc0:	d902      	bls.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	75fb      	strb	r3, [r7, #23]
        break;
 8003dc6:	e005      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dc8:	4b9a      	ldr	r3, [pc, #616]	; (8004034 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0ef      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003dd4:	7dfb      	ldrb	r3, [r7, #23]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d166      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003dda:	4b95      	ldr	r3, [pc, #596]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ddc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003de4:	4053      	eors	r3, r2
 8003de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d013      	beq.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dee:	4b90      	ldr	r3, [pc, #576]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003df6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003df8:	4b8d      	ldr	r3, [pc, #564]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfc:	4a8c      	ldr	r2, [pc, #560]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003dfe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e02:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e04:	4b8a      	ldr	r3, [pc, #552]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e08:	4a89      	ldr	r2, [pc, #548]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e0e:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003e10:	4a87      	ldr	r2, [pc, #540]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e20:	d115      	bne.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e22:	f7fd fc11 	bl	8001648 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e28:	e00b      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e2a:	f7fd fc0d 	bl	8001648 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d902      	bls.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	75fb      	strb	r3, [r7, #23]
            break;
 8003e40:	e005      	b.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e42:	4b7b      	ldr	r3, [pc, #492]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0ed      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003e4e:	7dfb      	ldrb	r3, [r7, #23]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d126      	bne.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e62:	d10d      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003e64:	4b72      	ldr	r3, [pc, #456]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e72:	0919      	lsrs	r1, r3, #4
 8003e74:	4b70      	ldr	r3, [pc, #448]	; (8004038 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8003e76:	400b      	ands	r3, r1
 8003e78:	496d      	ldr	r1, [pc, #436]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	610b      	str	r3, [r1, #16]
 8003e7e:	e005      	b.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003e80:	4b6b      	ldr	r3, [pc, #428]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	4a6a      	ldr	r2, [pc, #424]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e86:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003e8a:	6113      	str	r3, [r2, #16]
 8003e8c:	4b68      	ldr	r3, [pc, #416]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e8e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e9a:	4965      	ldr	r1, [pc, #404]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	670b      	str	r3, [r1, #112]	; 0x70
 8003ea0:	e004      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ea2:	7dfb      	ldrb	r3, [r7, #23]
 8003ea4:	75bb      	strb	r3, [r7, #22]
 8003ea6:	e001      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea8:	7dfb      	ldrb	r3, [r7, #23]
 8003eaa:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d07e      	beq.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ebc:	2b28      	cmp	r3, #40	; 0x28
 8003ebe:	d867      	bhi.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003ec0:	a201      	add	r2, pc, #4	; (adr r2, 8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec6:	bf00      	nop
 8003ec8:	08003f97 	.word	0x08003f97
 8003ecc:	08003f91 	.word	0x08003f91
 8003ed0:	08003f91 	.word	0x08003f91
 8003ed4:	08003f91 	.word	0x08003f91
 8003ed8:	08003f91 	.word	0x08003f91
 8003edc:	08003f91 	.word	0x08003f91
 8003ee0:	08003f91 	.word	0x08003f91
 8003ee4:	08003f91 	.word	0x08003f91
 8003ee8:	08003f6d 	.word	0x08003f6d
 8003eec:	08003f91 	.word	0x08003f91
 8003ef0:	08003f91 	.word	0x08003f91
 8003ef4:	08003f91 	.word	0x08003f91
 8003ef8:	08003f91 	.word	0x08003f91
 8003efc:	08003f91 	.word	0x08003f91
 8003f00:	08003f91 	.word	0x08003f91
 8003f04:	08003f91 	.word	0x08003f91
 8003f08:	08003f7f 	.word	0x08003f7f
 8003f0c:	08003f91 	.word	0x08003f91
 8003f10:	08003f91 	.word	0x08003f91
 8003f14:	08003f91 	.word	0x08003f91
 8003f18:	08003f91 	.word	0x08003f91
 8003f1c:	08003f91 	.word	0x08003f91
 8003f20:	08003f91 	.word	0x08003f91
 8003f24:	08003f91 	.word	0x08003f91
 8003f28:	08003f97 	.word	0x08003f97
 8003f2c:	08003f91 	.word	0x08003f91
 8003f30:	08003f91 	.word	0x08003f91
 8003f34:	08003f91 	.word	0x08003f91
 8003f38:	08003f91 	.word	0x08003f91
 8003f3c:	08003f91 	.word	0x08003f91
 8003f40:	08003f91 	.word	0x08003f91
 8003f44:	08003f91 	.word	0x08003f91
 8003f48:	08003f97 	.word	0x08003f97
 8003f4c:	08003f91 	.word	0x08003f91
 8003f50:	08003f91 	.word	0x08003f91
 8003f54:	08003f91 	.word	0x08003f91
 8003f58:	08003f91 	.word	0x08003f91
 8003f5c:	08003f91 	.word	0x08003f91
 8003f60:	08003f91 	.word	0x08003f91
 8003f64:	08003f91 	.word	0x08003f91
 8003f68:	08003f97 	.word	0x08003f97
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	3304      	adds	r3, #4
 8003f70:	2101      	movs	r1, #1
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 fdf4 	bl	8004b60 <RCCEx_PLL2_Config>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003f7c:	e00c      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	3324      	adds	r3, #36	; 0x24
 8003f82:	2101      	movs	r1, #1
 8003f84:	4618      	mov	r0, r3
 8003f86:	f000 fe9d 	bl	8004cc4 <RCCEx_PLL3_Config>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003f8e:	e003      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	75fb      	strb	r3, [r7, #23]
      break;
 8003f94:	e000      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8003f96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f98:	7dfb      	ldrb	r3, [r7, #23]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d109      	bne.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003f9e:	4b24      	ldr	r3, [pc, #144]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fa2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003faa:	4921      	ldr	r1, [pc, #132]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003fac:	4313      	orrs	r3, r2
 8003fae:	654b      	str	r3, [r1, #84]	; 0x54
 8003fb0:	e001      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fb2:	7dfb      	ldrb	r3, [r7, #23]
 8003fb4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d03e      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc6:	2b05      	cmp	r3, #5
 8003fc8:	d820      	bhi.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8003fca:	a201      	add	r2, pc, #4	; (adr r2, 8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8003fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd0:	08004013 	.word	0x08004013
 8003fd4:	08003fe9 	.word	0x08003fe9
 8003fd8:	08003ffb 	.word	0x08003ffb
 8003fdc:	08004013 	.word	0x08004013
 8003fe0:	08004013 	.word	0x08004013
 8003fe4:	08004013 	.word	0x08004013
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	3304      	adds	r3, #4
 8003fec:	2101      	movs	r1, #1
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f000 fdb6 	bl	8004b60 <RCCEx_PLL2_Config>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003ff8:	e00c      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	3324      	adds	r3, #36	; 0x24
 8003ffe:	2101      	movs	r1, #1
 8004000:	4618      	mov	r0, r3
 8004002:	f000 fe5f 	bl	8004cc4 <RCCEx_PLL3_Config>
 8004006:	4603      	mov	r3, r0
 8004008:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800400a:	e003      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	75fb      	strb	r3, [r7, #23]
      break;
 8004010:	e000      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8004012:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004014:	7dfb      	ldrb	r3, [r7, #23]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d110      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800401a:	4b05      	ldr	r3, [pc, #20]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800401c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800401e:	f023 0207 	bic.w	r2, r3, #7
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004026:	4902      	ldr	r1, [pc, #8]	; (8004030 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8004028:	4313      	orrs	r3, r2
 800402a:	654b      	str	r3, [r1, #84]	; 0x54
 800402c:	e008      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800402e:	bf00      	nop
 8004030:	58024400 	.word	0x58024400
 8004034:	58024800 	.word	0x58024800
 8004038:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403c:	7dfb      	ldrb	r3, [r7, #23]
 800403e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0304 	and.w	r3, r3, #4
 8004048:	2b00      	cmp	r3, #0
 800404a:	d039      	beq.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004052:	2b05      	cmp	r3, #5
 8004054:	d820      	bhi.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8004056:	a201      	add	r2, pc, #4	; (adr r2, 800405c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8004058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405c:	0800409f 	.word	0x0800409f
 8004060:	08004075 	.word	0x08004075
 8004064:	08004087 	.word	0x08004087
 8004068:	0800409f 	.word	0x0800409f
 800406c:	0800409f 	.word	0x0800409f
 8004070:	0800409f 	.word	0x0800409f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3304      	adds	r3, #4
 8004078:	2101      	movs	r1, #1
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fd70 	bl	8004b60 <RCCEx_PLL2_Config>
 8004080:	4603      	mov	r3, r0
 8004082:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004084:	e00c      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	3324      	adds	r3, #36	; 0x24
 800408a:	2101      	movs	r1, #1
 800408c:	4618      	mov	r0, r3
 800408e:	f000 fe19 	bl	8004cc4 <RCCEx_PLL3_Config>
 8004092:	4603      	mov	r3, r0
 8004094:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004096:	e003      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	75fb      	strb	r3, [r7, #23]
      break;
 800409c:	e000      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800409e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040a0:	7dfb      	ldrb	r3, [r7, #23]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10a      	bne.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040a6:	4bb7      	ldr	r3, [pc, #732]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040aa:	f023 0207 	bic.w	r2, r3, #7
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b4:	49b3      	ldr	r1, [pc, #716]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	658b      	str	r3, [r1, #88]	; 0x58
 80040ba:	e001      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040bc:	7dfb      	ldrb	r3, [r7, #23]
 80040be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0320 	and.w	r3, r3, #32
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d04b      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040d6:	d02e      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 80040d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040dc:	d828      	bhi.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80040de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e2:	d02a      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80040e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040e8:	d822      	bhi.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80040ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80040ee:	d026      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80040f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80040f4:	d81c      	bhi.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 80040f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040fa:	d010      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80040fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004100:	d816      	bhi.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8004102:	2b00      	cmp	r3, #0
 8004104:	d01d      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8004106:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800410a:	d111      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3304      	adds	r3, #4
 8004110:	2100      	movs	r1, #0
 8004112:	4618      	mov	r0, r3
 8004114:	f000 fd24 	bl	8004b60 <RCCEx_PLL2_Config>
 8004118:	4603      	mov	r3, r0
 800411a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800411c:	e012      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	3324      	adds	r3, #36	; 0x24
 8004122:	2102      	movs	r1, #2
 8004124:	4618      	mov	r0, r3
 8004126:	f000 fdcd 	bl	8004cc4 <RCCEx_PLL3_Config>
 800412a:	4603      	mov	r3, r0
 800412c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800412e:	e009      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	75fb      	strb	r3, [r7, #23]
      break;
 8004134:	e006      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004136:	bf00      	nop
 8004138:	e004      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800413a:	bf00      	nop
 800413c:	e002      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800413e:	bf00      	nop
 8004140:	e000      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8004142:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004144:	7dfb      	ldrb	r3, [r7, #23]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10a      	bne.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800414a:	4b8e      	ldr	r3, [pc, #568]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800414c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800414e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004158:	498a      	ldr	r1, [pc, #552]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800415a:	4313      	orrs	r3, r2
 800415c:	654b      	str	r3, [r1, #84]	; 0x54
 800415e:	e001      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004160:	7dfb      	ldrb	r3, [r7, #23]
 8004162:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800416c:	2b00      	cmp	r3, #0
 800416e:	d04b      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004176:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800417a:	d02e      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800417c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004180:	d828      	bhi.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8004182:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004186:	d02a      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8004188:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800418c:	d822      	bhi.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800418e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004192:	d026      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8004194:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004198:	d81c      	bhi.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800419a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800419e:	d010      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 80041a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041a4:	d816      	bhi.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d01d      	beq.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 80041aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041ae:	d111      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	3304      	adds	r3, #4
 80041b4:	2100      	movs	r1, #0
 80041b6:	4618      	mov	r0, r3
 80041b8:	f000 fcd2 	bl	8004b60 <RCCEx_PLL2_Config>
 80041bc:	4603      	mov	r3, r0
 80041be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80041c0:	e012      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	3324      	adds	r3, #36	; 0x24
 80041c6:	2102      	movs	r1, #2
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fd7b 	bl	8004cc4 <RCCEx_PLL3_Config>
 80041ce:	4603      	mov	r3, r0
 80041d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80041d2:	e009      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	75fb      	strb	r3, [r7, #23]
      break;
 80041d8:	e006      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80041da:	bf00      	nop
 80041dc:	e004      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80041de:	bf00      	nop
 80041e0:	e002      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80041e2:	bf00      	nop
 80041e4:	e000      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 80041e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041e8:	7dfb      	ldrb	r3, [r7, #23]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10a      	bne.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80041ee:	4b65      	ldr	r3, [pc, #404]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041fc:	4961      	ldr	r1, [pc, #388]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	658b      	str	r3, [r1, #88]	; 0x58
 8004202:	e001      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004204:	7dfb      	ldrb	r3, [r7, #23]
 8004206:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004210:	2b00      	cmp	r3, #0
 8004212:	d04b      	beq.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800421a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800421e:	d02e      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8004220:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004224:	d828      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800422a:	d02a      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800422c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004230:	d822      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8004232:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004236:	d026      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8004238:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800423c:	d81c      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800423e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004242:	d010      	beq.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8004244:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004248:	d816      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800424a:	2b00      	cmp	r3, #0
 800424c:	d01d      	beq.n	800428a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800424e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004252:	d111      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	3304      	adds	r3, #4
 8004258:	2100      	movs	r1, #0
 800425a:	4618      	mov	r0, r3
 800425c:	f000 fc80 	bl	8004b60 <RCCEx_PLL2_Config>
 8004260:	4603      	mov	r3, r0
 8004262:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004264:	e012      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	3324      	adds	r3, #36	; 0x24
 800426a:	2102      	movs	r1, #2
 800426c:	4618      	mov	r0, r3
 800426e:	f000 fd29 	bl	8004cc4 <RCCEx_PLL3_Config>
 8004272:	4603      	mov	r3, r0
 8004274:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8004276:	e009      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	75fb      	strb	r3, [r7, #23]
      break;
 800427c:	e006      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800427e:	bf00      	nop
 8004280:	e004      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8004282:	bf00      	nop
 8004284:	e002      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8004286:	bf00      	nop
 8004288:	e000      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800428a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800428c:	7dfb      	ldrb	r3, [r7, #23]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10a      	bne.n	80042a8 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004292:	4b3c      	ldr	r3, [pc, #240]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8004294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004296:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80042a0:	4938      	ldr	r1, [pc, #224]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	658b      	str	r3, [r1, #88]	; 0x58
 80042a6:	e001      	b.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042a8:	7dfb      	ldrb	r3, [r7, #23]
 80042aa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d01a      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042c2:	d10a      	bne.n	80042da <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	3324      	adds	r3, #36	; 0x24
 80042c8:	2102      	movs	r1, #2
 80042ca:	4618      	mov	r0, r3
 80042cc:	f000 fcfa 	bl	8004cc4 <RCCEx_PLL3_Config>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80042da:	4b2a      	ldr	r3, [pc, #168]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80042dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042e8:	4926      	ldr	r1, [pc, #152]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0310 	and.w	r3, r3, #16
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d01a      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004300:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004304:	d10a      	bne.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	3324      	adds	r3, #36	; 0x24
 800430a:	2102      	movs	r1, #2
 800430c:	4618      	mov	r0, r3
 800430e:	f000 fcd9 	bl	8004cc4 <RCCEx_PLL3_Config>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d001      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800431c:	4b19      	ldr	r3, [pc, #100]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800431e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004320:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800432a:	4916      	ldr	r1, [pc, #88]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800432c:	4313      	orrs	r3, r2
 800432e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d036      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004342:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004346:	d01f      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8004348:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800434c:	d817      	bhi.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800434e:	2b00      	cmp	r3, #0
 8004350:	d003      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8004352:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004356:	d009      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8004358:	e011      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3304      	adds	r3, #4
 800435e:	2100      	movs	r1, #0
 8004360:	4618      	mov	r0, r3
 8004362:	f000 fbfd 	bl	8004b60 <RCCEx_PLL2_Config>
 8004366:	4603      	mov	r3, r0
 8004368:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800436a:	e00e      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	3324      	adds	r3, #36	; 0x24
 8004370:	2102      	movs	r1, #2
 8004372:	4618      	mov	r0, r3
 8004374:	f000 fca6 	bl	8004cc4 <RCCEx_PLL3_Config>
 8004378:	4603      	mov	r3, r0
 800437a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800437c:	e005      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	75fb      	strb	r3, [r7, #23]
      break;
 8004382:	e002      	b.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8004384:	58024400 	.word	0x58024400
      break;
 8004388:	bf00      	nop
    }

    if(ret == HAL_OK)
 800438a:	7dfb      	ldrb	r3, [r7, #23]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d10a      	bne.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004390:	4b93      	ldr	r3, [pc, #588]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004394:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800439e:	4990      	ldr	r1, [pc, #576]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	658b      	str	r3, [r1, #88]	; 0x58
 80043a4:	e001      	b.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
 80043a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d033      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043bc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80043c0:	d01c      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0xc98>
 80043c2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80043c6:	d816      	bhi.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 80043c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043cc:	d003      	beq.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 80043ce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043d2:	d007      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 80043d4:	e00f      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043d6:	4b82      	ldr	r3, [pc, #520]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80043d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043da:	4a81      	ldr	r2, [pc, #516]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80043dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043e0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80043e2:	e00c      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	3324      	adds	r3, #36	; 0x24
 80043e8:	2101      	movs	r1, #1
 80043ea:	4618      	mov	r0, r3
 80043ec:	f000 fc6a 	bl	8004cc4 <RCCEx_PLL3_Config>
 80043f0:	4603      	mov	r3, r0
 80043f2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80043f4:	e003      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	75fb      	strb	r3, [r7, #23]
      break;
 80043fa:	e000      	b.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 80043fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043fe:	7dfb      	ldrb	r3, [r7, #23]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10a      	bne.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004404:	4b76      	ldr	r3, [pc, #472]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004408:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004412:	4973      	ldr	r1, [pc, #460]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004414:	4313      	orrs	r3, r2
 8004416:	654b      	str	r3, [r1, #84]	; 0x54
 8004418:	e001      	b.n	800441e <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800441a:	7dfb      	ldrb	r3, [r7, #23]
 800441c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d029      	beq.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8004432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004436:	d007      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8004438:	e00f      	b.n	800445a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800443a:	4b69      	ldr	r3, [pc, #420]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800443c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443e:	4a68      	ldr	r2, [pc, #416]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004444:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004446:	e00b      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3304      	adds	r3, #4
 800444c:	2102      	movs	r1, #2
 800444e:	4618      	mov	r0, r3
 8004450:	f000 fb86 	bl	8004b60 <RCCEx_PLL2_Config>
 8004454:	4603      	mov	r3, r0
 8004456:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004458:	e002      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	75fb      	strb	r3, [r7, #23]
      break;
 800445e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004460:	7dfb      	ldrb	r3, [r7, #23]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d109      	bne.n	800447a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004466:	4b5e      	ldr	r3, [pc, #376]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800446a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004472:	495b      	ldr	r1, [pc, #364]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004474:	4313      	orrs	r3, r2
 8004476:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004478:	e001      	b.n	800447e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800447a:	7dfb      	ldrb	r3, [r7, #23]
 800447c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00a      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	3324      	adds	r3, #36	; 0x24
 800448e:	2102      	movs	r1, #2
 8004490:	4618      	mov	r0, r3
 8004492:	f000 fc17 	bl	8004cc4 <RCCEx_PLL3_Config>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d001      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d030      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044b4:	d017      	beq.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 80044b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044ba:	d811      	bhi.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80044bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044c0:	d013      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xd86>
 80044c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044c6:	d80b      	bhi.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d010      	beq.n	80044ee <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80044cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044d0:	d106      	bne.n	80044e0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044d2:	4b43      	ldr	r3, [pc, #268]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044d6:	4a42      	ldr	r2, [pc, #264]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80044de:	e007      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	75fb      	strb	r3, [r7, #23]
      break;
 80044e4:	e004      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80044e6:	bf00      	nop
 80044e8:	e002      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80044ea:	bf00      	nop
 80044ec:	e000      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 80044ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044f0:	7dfb      	ldrb	r3, [r7, #23]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d109      	bne.n	800450a <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044f6:	4b3a      	ldr	r3, [pc, #232]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80044f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004502:	4937      	ldr	r1, [pc, #220]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004504:	4313      	orrs	r3, r2
 8004506:	654b      	str	r3, [r1, #84]	; 0x54
 8004508:	e001      	b.n	800450e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800450a:	7dfb      	ldrb	r3, [r7, #23]
 800450c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d008      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800451a:	4b31      	ldr	r3, [pc, #196]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800451c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800451e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004526:	492e      	ldr	r1, [pc, #184]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004528:	4313      	orrs	r3, r2
 800452a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d009      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004538:	4b29      	ldr	r3, [pc, #164]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004546:	4926      	ldr	r1, [pc, #152]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004548:	4313      	orrs	r3, r2
 800454a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d008      	beq.n	800456a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004558:	4b21      	ldr	r3, [pc, #132]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800455a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800455c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004564:	491e      	ldr	r1, [pc, #120]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004566:	4313      	orrs	r3, r2
 8004568:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00d      	beq.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004576:	4b1a      	ldr	r3, [pc, #104]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	4a19      	ldr	r2, [pc, #100]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800457c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004580:	6113      	str	r3, [r2, #16]
 8004582:	4b17      	ldr	r3, [pc, #92]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004584:	691a      	ldr	r2, [r3, #16]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800458c:	4914      	ldr	r1, [pc, #80]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800458e:	4313      	orrs	r3, r2
 8004590:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	da08      	bge.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800459a:	4b11      	ldr	r3, [pc, #68]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800459c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800459e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045a6:	490e      	ldr	r1, [pc, #56]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d009      	beq.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80045b8:	4b09      	ldr	r3, [pc, #36]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c6:	4906      	ldr	r1, [pc, #24]	; (80045e0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80045cc:	7dbb      	ldrb	r3, [r7, #22]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80045d2:	2300      	movs	r3, #0
 80045d4:	e000      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	58024400 	.word	0x58024400

080045e4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80045e8:	f7ff f860 	bl	80036ac <HAL_RCC_GetHCLKFreq>
 80045ec:	4602      	mov	r2, r0
 80045ee:	4b06      	ldr	r3, [pc, #24]	; (8004608 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	091b      	lsrs	r3, r3, #4
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	4904      	ldr	r1, [pc, #16]	; (800460c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80045fa:	5ccb      	ldrb	r3, [r1, r3]
 80045fc:	f003 031f 	and.w	r3, r3, #31
 8004600:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004604:	4618      	mov	r0, r3
 8004606:	bd80      	pop	{r7, pc}
 8004608:	58024400 	.word	0x58024400
 800460c:	0800a840 	.word	0x0800a840

08004610 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004610:	b480      	push	{r7}
 8004612:	b089      	sub	sp, #36	; 0x24
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004618:	4ba1      	ldr	r3, [pc, #644]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800461a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800461c:	f003 0303 	and.w	r3, r3, #3
 8004620:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004622:	4b9f      	ldr	r3, [pc, #636]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004626:	0b1b      	lsrs	r3, r3, #12
 8004628:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800462c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800462e:	4b9c      	ldr	r3, [pc, #624]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004632:	091b      	lsrs	r3, r3, #4
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800463a:	4b99      	ldr	r3, [pc, #612]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800463c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800463e:	08db      	lsrs	r3, r3, #3
 8004640:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	fb02 f303 	mul.w	r3, r2, r3
 800464a:	ee07 3a90 	vmov	s15, r3
 800464e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004652:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 8111 	beq.w	8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	2b02      	cmp	r3, #2
 8004662:	f000 8083 	beq.w	800476c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	2b02      	cmp	r3, #2
 800466a:	f200 80a1 	bhi.w	80047b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d003      	beq.n	800467c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	2b01      	cmp	r3, #1
 8004678:	d056      	beq.n	8004728 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800467a:	e099      	b.n	80047b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800467c:	4b88      	ldr	r3, [pc, #544]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	2b00      	cmp	r3, #0
 8004686:	d02d      	beq.n	80046e4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004688:	4b85      	ldr	r3, [pc, #532]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	08db      	lsrs	r3, r3, #3
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	4a84      	ldr	r2, [pc, #528]	; (80048a4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004694:	fa22 f303 	lsr.w	r3, r2, r3
 8004698:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	ee07 3a90 	vmov	s15, r3
 80046a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	ee07 3a90 	vmov	s15, r3
 80046aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046b2:	4b7b      	ldr	r3, [pc, #492]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ba:	ee07 3a90 	vmov	s15, r3
 80046be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80046c6:	eddf 5a78 	vldr	s11, [pc, #480]	; 80048a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046de:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80046e2:	e087      	b.n	80047f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	ee07 3a90 	vmov	s15, r3
 80046ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ee:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80048ac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80046f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046f6:	4b6a      	ldr	r3, [pc, #424]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046fe:	ee07 3a90 	vmov	s15, r3
 8004702:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004706:	ed97 6a03 	vldr	s12, [r7, #12]
 800470a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80048a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800470e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004712:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004716:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800471a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800471e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004722:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004726:	e065      	b.n	80047f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	ee07 3a90 	vmov	s15, r3
 800472e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004732:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004736:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800473a:	4b59      	ldr	r3, [pc, #356]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800473c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004742:	ee07 3a90 	vmov	s15, r3
 8004746:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800474a:	ed97 6a03 	vldr	s12, [r7, #12]
 800474e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80048a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004752:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004756:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800475a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800475e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004766:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800476a:	e043      	b.n	80047f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	ee07 3a90 	vmov	s15, r3
 8004772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004776:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80048b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800477a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800477e:	4b48      	ldr	r3, [pc, #288]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004782:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004786:	ee07 3a90 	vmov	s15, r3
 800478a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800478e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004792:	eddf 5a45 	vldr	s11, [pc, #276]	; 80048a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004796:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800479a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800479e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80047a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80047ae:	e021      	b.n	80047f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	ee07 3a90 	vmov	s15, r3
 80047b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ba:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80048b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80047be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047c2:	4b37      	ldr	r3, [pc, #220]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047ca:	ee07 3a90 	vmov	s15, r3
 80047ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80047d6:	eddf 5a34 	vldr	s11, [pc, #208]	; 80048a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80047da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80047e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80047f2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80047f4:	4b2a      	ldr	r3, [pc, #168]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80047f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f8:	0a5b      	lsrs	r3, r3, #9
 80047fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047fe:	ee07 3a90 	vmov	s15, r3
 8004802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004806:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800480a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800480e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004812:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004816:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800481a:	ee17 2a90 	vmov	r2, s15
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004822:	4b1f      	ldr	r3, [pc, #124]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004826:	0c1b      	lsrs	r3, r3, #16
 8004828:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800482c:	ee07 3a90 	vmov	s15, r3
 8004830:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004834:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004838:	ee37 7a87 	vadd.f32	s14, s15, s14
 800483c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004840:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004844:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004848:	ee17 2a90 	vmov	r2, s15
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004850:	4b13      	ldr	r3, [pc, #76]	; (80048a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004854:	0e1b      	lsrs	r3, r3, #24
 8004856:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800485a:	ee07 3a90 	vmov	s15, r3
 800485e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004862:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004866:	ee37 7a87 	vadd.f32	s14, s15, s14
 800486a:	edd7 6a07 	vldr	s13, [r7, #28]
 800486e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004872:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004876:	ee17 2a90 	vmov	r2, s15
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800487e:	e008      	b.n	8004892 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2200      	movs	r2, #0
 800488a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	609a      	str	r2, [r3, #8]
}
 8004892:	bf00      	nop
 8004894:	3724      	adds	r7, #36	; 0x24
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	58024400 	.word	0x58024400
 80048a4:	03d09000 	.word	0x03d09000
 80048a8:	46000000 	.word	0x46000000
 80048ac:	4c742400 	.word	0x4c742400
 80048b0:	4a742400 	.word	0x4a742400
 80048b4:	4af42400 	.word	0x4af42400

080048b8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b089      	sub	sp, #36	; 0x24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80048c0:	4ba1      	ldr	r3, [pc, #644]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	f003 0303 	and.w	r3, r3, #3
 80048c8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80048ca:	4b9f      	ldr	r3, [pc, #636]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ce:	0d1b      	lsrs	r3, r3, #20
 80048d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80048d4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80048d6:	4b9c      	ldr	r3, [pc, #624]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048da:	0a1b      	lsrs	r3, r3, #8
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80048e2:	4b99      	ldr	r3, [pc, #612]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e6:	08db      	lsrs	r3, r3, #3
 80048e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	fb02 f303 	mul.w	r3, r2, r3
 80048f2:	ee07 3a90 	vmov	s15, r3
 80048f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	2b00      	cmp	r3, #0
 8004902:	f000 8111 	beq.w	8004b28 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	2b02      	cmp	r3, #2
 800490a:	f000 8083 	beq.w	8004a14 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	2b02      	cmp	r3, #2
 8004912:	f200 80a1 	bhi.w	8004a58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d056      	beq.n	80049d0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004922:	e099      	b.n	8004a58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004924:	4b88      	ldr	r3, [pc, #544]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0320 	and.w	r3, r3, #32
 800492c:	2b00      	cmp	r3, #0
 800492e:	d02d      	beq.n	800498c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004930:	4b85      	ldr	r3, [pc, #532]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	08db      	lsrs	r3, r3, #3
 8004936:	f003 0303 	and.w	r3, r3, #3
 800493a:	4a84      	ldr	r2, [pc, #528]	; (8004b4c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800493c:	fa22 f303 	lsr.w	r3, r2, r3
 8004940:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	ee07 3a90 	vmov	s15, r3
 8004948:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	ee07 3a90 	vmov	s15, r3
 8004952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004956:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800495a:	4b7b      	ldr	r3, [pc, #492]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004962:	ee07 3a90 	vmov	s15, r3
 8004966:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800496a:	ed97 6a03 	vldr	s12, [r7, #12]
 800496e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004b50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004972:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004976:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800497a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800497e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004982:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004986:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800498a:	e087      	b.n	8004a9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	ee07 3a90 	vmov	s15, r3
 8004992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004996:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004b54 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800499a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800499e:	4b6a      	ldr	r3, [pc, #424]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a6:	ee07 3a90 	vmov	s15, r3
 80049aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80049b2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004b50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80049c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80049ce:	e065      	b.n	8004a9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	ee07 3a90 	vmov	s15, r3
 80049d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049da:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80049de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049e2:	4b59      	ldr	r3, [pc, #356]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ea:	ee07 3a90 	vmov	s15, r3
 80049ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80049f6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004b50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80049fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a0e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a12:	e043      	b.n	8004a9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	ee07 3a90 	vmov	s15, r3
 8004a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a1e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004b5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004a22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a26:	4b48      	ldr	r3, [pc, #288]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a2e:	ee07 3a90 	vmov	s15, r3
 8004a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a3a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004b50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a52:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a56:	e021      	b.n	8004a9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	ee07 3a90 	vmov	s15, r3
 8004a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a62:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004b58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a6a:	4b37      	ldr	r3, [pc, #220]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a72:	ee07 3a90 	vmov	s15, r3
 8004a76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a7e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004b50 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004a82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a9a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004a9c:	4b2a      	ldr	r3, [pc, #168]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa0:	0a5b      	lsrs	r3, r3, #9
 8004aa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004aa6:	ee07 3a90 	vmov	s15, r3
 8004aaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ab2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ab6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ac2:	ee17 2a90 	vmov	r2, s15
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004aca:	4b1f      	ldr	r3, [pc, #124]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ace:	0c1b      	lsrs	r3, r3, #16
 8004ad0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ad4:	ee07 3a90 	vmov	s15, r3
 8004ad8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004adc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ae0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ae4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ae8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004aec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004af0:	ee17 2a90 	vmov	r2, s15
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004af8:	4b13      	ldr	r3, [pc, #76]	; (8004b48 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afc:	0e1b      	lsrs	r3, r3, #24
 8004afe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b02:	ee07 3a90 	vmov	s15, r3
 8004b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b0a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004b0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004b12:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b1e:	ee17 2a90 	vmov	r2, s15
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004b26:	e008      	b.n	8004b3a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	609a      	str	r2, [r3, #8]
}
 8004b3a:	bf00      	nop
 8004b3c:	3724      	adds	r7, #36	; 0x24
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	58024400 	.word	0x58024400
 8004b4c:	03d09000 	.word	0x03d09000
 8004b50:	46000000 	.word	0x46000000
 8004b54:	4c742400 	.word	0x4c742400
 8004b58:	4a742400 	.word	0x4a742400
 8004b5c:	4af42400 	.word	0x4af42400

08004b60 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b6e:	4b53      	ldr	r3, [pc, #332]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004b70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d101      	bne.n	8004b7e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e099      	b.n	8004cb2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b7e:	4b4f      	ldr	r3, [pc, #316]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a4e      	ldr	r2, [pc, #312]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004b84:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b8a:	f7fc fd5d 	bl	8001648 <HAL_GetTick>
 8004b8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b90:	e008      	b.n	8004ba4 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004b92:	f7fc fd59 	bl	8001648 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d901      	bls.n	8004ba4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e086      	b.n	8004cb2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ba4:	4b45      	ldr	r3, [pc, #276]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1f0      	bne.n	8004b92 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004bb0:	4b42      	ldr	r3, [pc, #264]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	031b      	lsls	r3, r3, #12
 8004bbe:	493f      	ldr	r1, [pc, #252]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	628b      	str	r3, [r1, #40]	; 0x28
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	025b      	lsls	r3, r3, #9
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	431a      	orrs	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	68db      	ldr	r3, [r3, #12]
 8004bde:	3b01      	subs	r3, #1
 8004be0:	041b      	lsls	r3, r3, #16
 8004be2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004be6:	431a      	orrs	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	3b01      	subs	r3, #1
 8004bee:	061b      	lsls	r3, r3, #24
 8004bf0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004bf4:	4931      	ldr	r1, [pc, #196]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004bfa:	4b30      	ldr	r3, [pc, #192]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	492d      	ldr	r1, [pc, #180]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c0c:	4b2b      	ldr	r3, [pc, #172]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c10:	f023 0220 	bic.w	r2, r3, #32
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	699b      	ldr	r3, [r3, #24]
 8004c18:	4928      	ldr	r1, [pc, #160]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c1e:	4b27      	ldr	r3, [pc, #156]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c22:	4a26      	ldr	r2, [pc, #152]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c24:	f023 0310 	bic.w	r3, r3, #16
 8004c28:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c2a:	4b24      	ldr	r3, [pc, #144]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c2e:	4b24      	ldr	r3, [pc, #144]	; (8004cc0 <RCCEx_PLL2_Config+0x160>)
 8004c30:	4013      	ands	r3, r2
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	69d2      	ldr	r2, [r2, #28]
 8004c36:	00d2      	lsls	r2, r2, #3
 8004c38:	4920      	ldr	r1, [pc, #128]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004c3e:	4b1f      	ldr	r3, [pc, #124]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c42:	4a1e      	ldr	r2, [pc, #120]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c44:	f043 0310 	orr.w	r3, r3, #16
 8004c48:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d106      	bne.n	8004c5e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c50:	4b1a      	ldr	r3, [pc, #104]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c54:	4a19      	ldr	r2, [pc, #100]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c56:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004c5a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004c5c:	e00f      	b.n	8004c7e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b01      	cmp	r3, #1
 8004c62:	d106      	bne.n	8004c72 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c64:	4b15      	ldr	r3, [pc, #84]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c68:	4a14      	ldr	r2, [pc, #80]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c6e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004c70:	e005      	b.n	8004c7e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c72:	4b12      	ldr	r3, [pc, #72]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c76:	4a11      	ldr	r2, [pc, #68]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c78:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004c7c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c7e:	4b0f      	ldr	r3, [pc, #60]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a0e      	ldr	r2, [pc, #56]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004c84:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c8a:	f7fc fcdd 	bl	8001648 <HAL_GetTick>
 8004c8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c90:	e008      	b.n	8004ca4 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004c92:	f7fc fcd9 	bl	8001648 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d901      	bls.n	8004ca4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e006      	b.n	8004cb2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ca4:	4b05      	ldr	r3, [pc, #20]	; (8004cbc <RCCEx_PLL2_Config+0x15c>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d0f0      	beq.n	8004c92 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	58024400 	.word	0x58024400
 8004cc0:	ffff0007 	.word	0xffff0007

08004cc4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004cd2:	4b53      	ldr	r3, [pc, #332]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	d101      	bne.n	8004ce2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e099      	b.n	8004e16 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004ce2:	4b4f      	ldr	r3, [pc, #316]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a4e      	ldr	r2, [pc, #312]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004ce8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004cec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cee:	f7fc fcab 	bl	8001648 <HAL_GetTick>
 8004cf2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004cf4:	e008      	b.n	8004d08 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004cf6:	f7fc fca7 	bl	8001648 <HAL_GetTick>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	2b02      	cmp	r3, #2
 8004d02:	d901      	bls.n	8004d08 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e086      	b.n	8004e16 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d08:	4b45      	ldr	r3, [pc, #276]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1f0      	bne.n	8004cf6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004d14:	4b42      	ldr	r3, [pc, #264]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d18:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	051b      	lsls	r3, r3, #20
 8004d22:	493f      	ldr	r1, [pc, #252]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d24:	4313      	orrs	r3, r2
 8004d26:	628b      	str	r3, [r1, #40]	; 0x28
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	3b01      	subs	r3, #1
 8004d2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	025b      	lsls	r3, r3, #9
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	431a      	orrs	r2, r3
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	041b      	lsls	r3, r3, #16
 8004d46:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691b      	ldr	r3, [r3, #16]
 8004d50:	3b01      	subs	r3, #1
 8004d52:	061b      	lsls	r3, r3, #24
 8004d54:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004d58:	4931      	ldr	r1, [pc, #196]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d5e:	4b30      	ldr	r3, [pc, #192]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d62:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	492d      	ldr	r1, [pc, #180]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d70:	4b2b      	ldr	r3, [pc, #172]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d74:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	4928      	ldr	r1, [pc, #160]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d82:	4b27      	ldr	r3, [pc, #156]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d86:	4a26      	ldr	r2, [pc, #152]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d8c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d8e:	4b24      	ldr	r3, [pc, #144]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d92:	4b24      	ldr	r3, [pc, #144]	; (8004e24 <RCCEx_PLL3_Config+0x160>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	69d2      	ldr	r2, [r2, #28]
 8004d9a:	00d2      	lsls	r2, r2, #3
 8004d9c:	4920      	ldr	r1, [pc, #128]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004da2:	4b1f      	ldr	r3, [pc, #124]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004da6:	4a1e      	ldr	r2, [pc, #120]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d106      	bne.n	8004dc2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004db4:	4b1a      	ldr	r3, [pc, #104]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004db8:	4a19      	ldr	r2, [pc, #100]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004dba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004dbe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004dc0:	e00f      	b.n	8004de2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d106      	bne.n	8004dd6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004dc8:	4b15      	ldr	r3, [pc, #84]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dcc:	4a14      	ldr	r2, [pc, #80]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004dce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004dd2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004dd4:	e005      	b.n	8004de2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004dd6:	4b12      	ldr	r3, [pc, #72]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dda:	4a11      	ldr	r2, [pc, #68]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004ddc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004de0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004de2:	4b0f      	ldr	r3, [pc, #60]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a0e      	ldr	r2, [pc, #56]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dee:	f7fc fc2b 	bl	8001648 <HAL_GetTick>
 8004df2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004df4:	e008      	b.n	8004e08 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004df6:	f7fc fc27 	bl	8001648 <HAL_GetTick>
 8004dfa:	4602      	mov	r2, r0
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d901      	bls.n	8004e08 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e04:	2303      	movs	r3, #3
 8004e06:	e006      	b.n	8004e16 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e08:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <RCCEx_PLL3_Config+0x15c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0f0      	beq.n	8004df6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3710      	adds	r7, #16
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	58024400 	.word	0x58024400
 8004e24:	ffff0007 	.word	0xffff0007

08004e28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e049      	b.n	8004ece <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d106      	bne.n	8004e54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f7fc f984 	bl	800115c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2202      	movs	r2, #2
 8004e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	3304      	adds	r3, #4
 8004e64:	4619      	mov	r1, r3
 8004e66:	4610      	mov	r0, r2
 8004e68:	f000 fa7a 	bl	8005360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2201      	movs	r2, #1
 8004e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2201      	movs	r2, #1
 8004e98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
	...

08004ed8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d101      	bne.n	8004eec <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e08f      	b.n	800500c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d106      	bne.n	8004f06 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f7fc f8c3 	bl	800108c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2202      	movs	r2, #2
 8004f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6899      	ldr	r1, [r3, #8]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681a      	ldr	r2, [r3, #0]
 8004f18:	4b3e      	ldr	r3, [pc, #248]	; (8005014 <HAL_TIM_Encoder_Init+0x13c>)
 8004f1a:	400b      	ands	r3, r1
 8004f1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	3304      	adds	r3, #4
 8004f26:	4619      	mov	r1, r3
 8004f28:	4610      	mov	r0, r2
 8004f2a:	f000 fa19 	bl	8005360 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004f50:	693a      	ldr	r2, [r7, #16]
 8004f52:	4b31      	ldr	r3, [pc, #196]	; (8005018 <HAL_TIM_Encoder_Init+0x140>)
 8004f54:	4013      	ands	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	689a      	ldr	r2, [r3, #8]
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	699b      	ldr	r3, [r3, #24]
 8004f60:	021b      	lsls	r3, r3, #8
 8004f62:	4313      	orrs	r3, r2
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	4b2b      	ldr	r3, [pc, #172]	; (800501c <HAL_TIM_Encoder_Init+0x144>)
 8004f6e:	4013      	ands	r3, r2
 8004f70:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004f72:	693a      	ldr	r2, [r7, #16]
 8004f74:	4b2a      	ldr	r3, [pc, #168]	; (8005020 <HAL_TIM_Encoder_Init+0x148>)
 8004f76:	4013      	ands	r3, r2
 8004f78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	69db      	ldr	r3, [r3, #28]
 8004f82:	021b      	lsls	r3, r3, #8
 8004f84:	4313      	orrs	r3, r2
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	691b      	ldr	r3, [r3, #16]
 8004f90:	011a      	lsls	r2, r3, #4
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	031b      	lsls	r3, r3, #12
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004fa6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004fae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	685a      	ldr	r2, [r3, #4]
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2201      	movs	r2, #1
 8004fee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3718      	adds	r7, #24
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	fffebff8 	.word	0xfffebff8
 8005018:	fffffcfc 	.word	0xfffffcfc
 800501c:	fffff3f3 	.word	0xfffff3f3
 8005020:	ffff0f0f 	.word	0xffff0f0f

08005024 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005034:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800503c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005044:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800504c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d110      	bne.n	8005076 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005054:	7bfb      	ldrb	r3, [r7, #15]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d102      	bne.n	8005060 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800505a:	7b7b      	ldrb	r3, [r7, #13]
 800505c:	2b01      	cmp	r3, #1
 800505e:	d001      	beq.n	8005064 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e069      	b.n	8005138 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2202      	movs	r2, #2
 8005068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2202      	movs	r2, #2
 8005070:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005074:	e031      	b.n	80050da <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	2b04      	cmp	r3, #4
 800507a:	d110      	bne.n	800509e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800507c:	7bbb      	ldrb	r3, [r7, #14]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d102      	bne.n	8005088 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005082:	7b3b      	ldrb	r3, [r7, #12]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d001      	beq.n	800508c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e055      	b.n	8005138 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2202      	movs	r2, #2
 8005098:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800509c:	e01d      	b.n	80050da <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800509e:	7bfb      	ldrb	r3, [r7, #15]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d108      	bne.n	80050b6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80050a4:	7bbb      	ldrb	r3, [r7, #14]
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d105      	bne.n	80050b6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80050aa:	7b7b      	ldrb	r3, [r7, #13]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d102      	bne.n	80050b6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80050b0:	7b3b      	ldrb	r3, [r7, #12]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d001      	beq.n	80050ba <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e03e      	b.n	8005138 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2202      	movs	r2, #2
 80050be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2202      	movs	r2, #2
 80050c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2202      	movs	r2, #2
 80050ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2202      	movs	r2, #2
 80050d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d003      	beq.n	80050e8 <HAL_TIM_Encoder_Start+0xc4>
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	2b04      	cmp	r3, #4
 80050e4:	d008      	beq.n	80050f8 <HAL_TIM_Encoder_Start+0xd4>
 80050e6:	e00f      	b.n	8005108 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2201      	movs	r2, #1
 80050ee:	2100      	movs	r1, #0
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 fc9d 	bl	8005a30 <TIM_CCxChannelCmd>
      break;
 80050f6:	e016      	b.n	8005126 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2201      	movs	r2, #1
 80050fe:	2104      	movs	r1, #4
 8005100:	4618      	mov	r0, r3
 8005102:	f000 fc95 	bl	8005a30 <TIM_CCxChannelCmd>
      break;
 8005106:	e00e      	b.n	8005126 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2201      	movs	r2, #1
 800510e:	2100      	movs	r1, #0
 8005110:	4618      	mov	r0, r3
 8005112:	f000 fc8d 	bl	8005a30 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2201      	movs	r2, #1
 800511c:	2104      	movs	r1, #4
 800511e:	4618      	mov	r0, r3
 8005120:	f000 fc86 	bl	8005a30 <TIM_CCxChannelCmd>
      break;
 8005124:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f042 0201 	orr.w	r2, r2, #1
 8005134:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3710      	adds	r7, #16
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b084      	sub	sp, #16
 8005144:	af00      	add	r7, sp, #0
 8005146:	60f8      	str	r0, [r7, #12]
 8005148:	60b9      	str	r1, [r7, #8]
 800514a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005152:	2b01      	cmp	r3, #1
 8005154:	d101      	bne.n	800515a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005156:	2302      	movs	r3, #2
 8005158:	e0fd      	b.n	8005356 <HAL_TIM_PWM_ConfigChannel+0x216>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2b14      	cmp	r3, #20
 8005166:	f200 80f0 	bhi.w	800534a <HAL_TIM_PWM_ConfigChannel+0x20a>
 800516a:	a201      	add	r2, pc, #4	; (adr r2, 8005170 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800516c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005170:	080051c5 	.word	0x080051c5
 8005174:	0800534b 	.word	0x0800534b
 8005178:	0800534b 	.word	0x0800534b
 800517c:	0800534b 	.word	0x0800534b
 8005180:	08005205 	.word	0x08005205
 8005184:	0800534b 	.word	0x0800534b
 8005188:	0800534b 	.word	0x0800534b
 800518c:	0800534b 	.word	0x0800534b
 8005190:	08005247 	.word	0x08005247
 8005194:	0800534b 	.word	0x0800534b
 8005198:	0800534b 	.word	0x0800534b
 800519c:	0800534b 	.word	0x0800534b
 80051a0:	08005287 	.word	0x08005287
 80051a4:	0800534b 	.word	0x0800534b
 80051a8:	0800534b 	.word	0x0800534b
 80051ac:	0800534b 	.word	0x0800534b
 80051b0:	080052c9 	.word	0x080052c9
 80051b4:	0800534b 	.word	0x0800534b
 80051b8:	0800534b 	.word	0x0800534b
 80051bc:	0800534b 	.word	0x0800534b
 80051c0:	08005309 	.word	0x08005309
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68b9      	ldr	r1, [r7, #8]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f000 f962 	bl	8005494 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	699a      	ldr	r2, [r3, #24]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f042 0208 	orr.w	r2, r2, #8
 80051de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	699a      	ldr	r2, [r3, #24]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f022 0204 	bic.w	r2, r2, #4
 80051ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6999      	ldr	r1, [r3, #24]
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	691a      	ldr	r2, [r3, #16]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	430a      	orrs	r2, r1
 8005200:	619a      	str	r2, [r3, #24]
      break;
 8005202:	e0a3      	b.n	800534c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68b9      	ldr	r1, [r7, #8]
 800520a:	4618      	mov	r0, r3
 800520c:	f000 f9d2 	bl	80055b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	699a      	ldr	r2, [r3, #24]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800521e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	699a      	ldr	r2, [r3, #24]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800522e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6999      	ldr	r1, [r3, #24]
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	021a      	lsls	r2, r3, #8
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	430a      	orrs	r2, r1
 8005242:	619a      	str	r2, [r3, #24]
      break;
 8005244:	e082      	b.n	800534c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68b9      	ldr	r1, [r7, #8]
 800524c:	4618      	mov	r0, r3
 800524e:	f000 fa3b 	bl	80056c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	69da      	ldr	r2, [r3, #28]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f042 0208 	orr.w	r2, r2, #8
 8005260:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	69da      	ldr	r2, [r3, #28]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0204 	bic.w	r2, r2, #4
 8005270:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	69d9      	ldr	r1, [r3, #28]
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	430a      	orrs	r2, r1
 8005282:	61da      	str	r2, [r3, #28]
      break;
 8005284:	e062      	b.n	800534c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68b9      	ldr	r1, [r7, #8]
 800528c:	4618      	mov	r0, r3
 800528e:	f000 faa1 	bl	80057d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	69da      	ldr	r2, [r3, #28]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	69da      	ldr	r2, [r3, #28]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	69d9      	ldr	r1, [r3, #28]
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	021a      	lsls	r2, r3, #8
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	61da      	str	r2, [r3, #28]
      break;
 80052c6:	e041      	b.n	800534c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68b9      	ldr	r1, [r7, #8]
 80052ce:	4618      	mov	r0, r3
 80052d0:	f000 fae8 	bl	80058a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f042 0208 	orr.w	r2, r2, #8
 80052e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f022 0204 	bic.w	r2, r2, #4
 80052f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	691a      	ldr	r2, [r3, #16]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	430a      	orrs	r2, r1
 8005304:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005306:	e021      	b.n	800534c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	68b9      	ldr	r1, [r7, #8]
 800530e:	4618      	mov	r0, r3
 8005310:	f000 fb2a 	bl	8005968 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005322:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005332:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	691b      	ldr	r3, [r3, #16]
 800533e:	021a      	lsls	r2, r3, #8
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005348:	e000      	b.n	800534c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800534a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	3710      	adds	r7, #16
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
 800535e:	bf00      	nop

08005360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005360:	b480      	push	{r7}
 8005362:	b085      	sub	sp, #20
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a40      	ldr	r2, [pc, #256]	; (8005474 <TIM_Base_SetConfig+0x114>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d013      	beq.n	80053a0 <TIM_Base_SetConfig+0x40>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800537e:	d00f      	beq.n	80053a0 <TIM_Base_SetConfig+0x40>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a3d      	ldr	r2, [pc, #244]	; (8005478 <TIM_Base_SetConfig+0x118>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d00b      	beq.n	80053a0 <TIM_Base_SetConfig+0x40>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a3c      	ldr	r2, [pc, #240]	; (800547c <TIM_Base_SetConfig+0x11c>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d007      	beq.n	80053a0 <TIM_Base_SetConfig+0x40>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a3b      	ldr	r2, [pc, #236]	; (8005480 <TIM_Base_SetConfig+0x120>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d003      	beq.n	80053a0 <TIM_Base_SetConfig+0x40>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a3a      	ldr	r2, [pc, #232]	; (8005484 <TIM_Base_SetConfig+0x124>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d108      	bne.n	80053b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a2f      	ldr	r2, [pc, #188]	; (8005474 <TIM_Base_SetConfig+0x114>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d01f      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053c0:	d01b      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a2c      	ldr	r2, [pc, #176]	; (8005478 <TIM_Base_SetConfig+0x118>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d017      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a2b      	ldr	r2, [pc, #172]	; (800547c <TIM_Base_SetConfig+0x11c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d013      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a2a      	ldr	r2, [pc, #168]	; (8005480 <TIM_Base_SetConfig+0x120>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d00f      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a29      	ldr	r2, [pc, #164]	; (8005484 <TIM_Base_SetConfig+0x124>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d00b      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a28      	ldr	r2, [pc, #160]	; (8005488 <TIM_Base_SetConfig+0x128>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d007      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a27      	ldr	r2, [pc, #156]	; (800548c <TIM_Base_SetConfig+0x12c>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d003      	beq.n	80053fa <TIM_Base_SetConfig+0x9a>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a26      	ldr	r2, [pc, #152]	; (8005490 <TIM_Base_SetConfig+0x130>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d108      	bne.n	800540c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005400:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	4313      	orrs	r3, r2
 800540a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	4313      	orrs	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	68fa      	ldr	r2, [r7, #12]
 800541e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	689a      	ldr	r2, [r3, #8]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a10      	ldr	r2, [pc, #64]	; (8005474 <TIM_Base_SetConfig+0x114>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d00f      	beq.n	8005458 <TIM_Base_SetConfig+0xf8>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a12      	ldr	r2, [pc, #72]	; (8005484 <TIM_Base_SetConfig+0x124>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d00b      	beq.n	8005458 <TIM_Base_SetConfig+0xf8>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a11      	ldr	r2, [pc, #68]	; (8005488 <TIM_Base_SetConfig+0x128>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d007      	beq.n	8005458 <TIM_Base_SetConfig+0xf8>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a10      	ldr	r2, [pc, #64]	; (800548c <TIM_Base_SetConfig+0x12c>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d003      	beq.n	8005458 <TIM_Base_SetConfig+0xf8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a0f      	ldr	r2, [pc, #60]	; (8005490 <TIM_Base_SetConfig+0x130>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d103      	bne.n	8005460 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	691a      	ldr	r2, [r3, #16]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	615a      	str	r2, [r3, #20]
}
 8005466:	bf00      	nop
 8005468:	3714      	adds	r7, #20
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	40010000 	.word	0x40010000
 8005478:	40000400 	.word	0x40000400
 800547c:	40000800 	.word	0x40000800
 8005480:	40000c00 	.word	0x40000c00
 8005484:	40010400 	.word	0x40010400
 8005488:	40014000 	.word	0x40014000
 800548c:	40014400 	.word	0x40014400
 8005490:	40014800 	.word	0x40014800

08005494 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005494:	b480      	push	{r7}
 8005496:	b087      	sub	sp, #28
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	f023 0201 	bic.w	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	685b      	ldr	r3, [r3, #4]
 80054b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	699b      	ldr	r3, [r3, #24]
 80054ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	4b37      	ldr	r3, [pc, #220]	; (800559c <TIM_OC1_SetConfig+0x108>)
 80054c0:	4013      	ands	r3, r2
 80054c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f023 0303 	bic.w	r3, r3, #3
 80054ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4313      	orrs	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	f023 0302 	bic.w	r3, r3, #2
 80054dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a2d      	ldr	r2, [pc, #180]	; (80055a0 <TIM_OC1_SetConfig+0x10c>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d00f      	beq.n	8005510 <TIM_OC1_SetConfig+0x7c>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	4a2c      	ldr	r2, [pc, #176]	; (80055a4 <TIM_OC1_SetConfig+0x110>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d00b      	beq.n	8005510 <TIM_OC1_SetConfig+0x7c>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a2b      	ldr	r2, [pc, #172]	; (80055a8 <TIM_OC1_SetConfig+0x114>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d007      	beq.n	8005510 <TIM_OC1_SetConfig+0x7c>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a2a      	ldr	r2, [pc, #168]	; (80055ac <TIM_OC1_SetConfig+0x118>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d003      	beq.n	8005510 <TIM_OC1_SetConfig+0x7c>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a29      	ldr	r2, [pc, #164]	; (80055b0 <TIM_OC1_SetConfig+0x11c>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d10c      	bne.n	800552a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	f023 0308 	bic.w	r3, r3, #8
 8005516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	4313      	orrs	r3, r2
 8005520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f023 0304 	bic.w	r3, r3, #4
 8005528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a1c      	ldr	r2, [pc, #112]	; (80055a0 <TIM_OC1_SetConfig+0x10c>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d00f      	beq.n	8005552 <TIM_OC1_SetConfig+0xbe>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a1b      	ldr	r2, [pc, #108]	; (80055a4 <TIM_OC1_SetConfig+0x110>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d00b      	beq.n	8005552 <TIM_OC1_SetConfig+0xbe>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a1a      	ldr	r2, [pc, #104]	; (80055a8 <TIM_OC1_SetConfig+0x114>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d007      	beq.n	8005552 <TIM_OC1_SetConfig+0xbe>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a19      	ldr	r2, [pc, #100]	; (80055ac <TIM_OC1_SetConfig+0x118>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d003      	beq.n	8005552 <TIM_OC1_SetConfig+0xbe>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a18      	ldr	r2, [pc, #96]	; (80055b0 <TIM_OC1_SetConfig+0x11c>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d111      	bne.n	8005576 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005558:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005560:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	4313      	orrs	r3, r2
 8005574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	621a      	str	r2, [r3, #32]
}
 8005590:	bf00      	nop
 8005592:	371c      	adds	r7, #28
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr
 800559c:	fffeff8f 	.word	0xfffeff8f
 80055a0:	40010000 	.word	0x40010000
 80055a4:	40010400 	.word	0x40010400
 80055a8:	40014000 	.word	0x40014000
 80055ac:	40014400 	.word	0x40014400
 80055b0:	40014800 	.word	0x40014800

080055b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	f023 0210 	bic.w	r2, r3, #16
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	4b34      	ldr	r3, [pc, #208]	; (80056b0 <TIM_OC2_SetConfig+0xfc>)
 80055e0:	4013      	ands	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	021b      	lsls	r3, r3, #8
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	f023 0320 	bic.w	r3, r3, #32
 80055fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	011b      	lsls	r3, r3, #4
 8005606:	697a      	ldr	r2, [r7, #20]
 8005608:	4313      	orrs	r3, r2
 800560a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	4a29      	ldr	r2, [pc, #164]	; (80056b4 <TIM_OC2_SetConfig+0x100>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d003      	beq.n	800561c <TIM_OC2_SetConfig+0x68>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a28      	ldr	r2, [pc, #160]	; (80056b8 <TIM_OC2_SetConfig+0x104>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d10d      	bne.n	8005638 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	011b      	lsls	r3, r3, #4
 800562a:	697a      	ldr	r2, [r7, #20]
 800562c:	4313      	orrs	r3, r2
 800562e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005636:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a1e      	ldr	r2, [pc, #120]	; (80056b4 <TIM_OC2_SetConfig+0x100>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d00f      	beq.n	8005660 <TIM_OC2_SetConfig+0xac>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4a1d      	ldr	r2, [pc, #116]	; (80056b8 <TIM_OC2_SetConfig+0x104>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00b      	beq.n	8005660 <TIM_OC2_SetConfig+0xac>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a1c      	ldr	r2, [pc, #112]	; (80056bc <TIM_OC2_SetConfig+0x108>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d007      	beq.n	8005660 <TIM_OC2_SetConfig+0xac>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a1b      	ldr	r2, [pc, #108]	; (80056c0 <TIM_OC2_SetConfig+0x10c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d003      	beq.n	8005660 <TIM_OC2_SetConfig+0xac>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a1a      	ldr	r2, [pc, #104]	; (80056c4 <TIM_OC2_SetConfig+0x110>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d113      	bne.n	8005688 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005666:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800566e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	695b      	ldr	r3, [r3, #20]
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	4313      	orrs	r3, r2
 8005686:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	693a      	ldr	r2, [r7, #16]
 800568c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	68fa      	ldr	r2, [r7, #12]
 8005692:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	621a      	str	r2, [r3, #32]
}
 80056a2:	bf00      	nop
 80056a4:	371c      	adds	r7, #28
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	feff8fff 	.word	0xfeff8fff
 80056b4:	40010000 	.word	0x40010000
 80056b8:	40010400 	.word	0x40010400
 80056bc:	40014000 	.word	0x40014000
 80056c0:	40014400 	.word	0x40014400
 80056c4:	40014800 	.word	0x40014800

080056c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	69db      	ldr	r3, [r3, #28]
 80056ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0303 	bic.w	r3, r3, #3
 80056fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	021b      	lsls	r3, r3, #8
 8005718:	697a      	ldr	r2, [r7, #20]
 800571a:	4313      	orrs	r3, r2
 800571c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a27      	ldr	r2, [pc, #156]	; (80057c0 <TIM_OC3_SetConfig+0xf8>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d003      	beq.n	800572e <TIM_OC3_SetConfig+0x66>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a26      	ldr	r2, [pc, #152]	; (80057c4 <TIM_OC3_SetConfig+0xfc>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d10d      	bne.n	800574a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005734:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	021b      	lsls	r3, r3, #8
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	4313      	orrs	r3, r2
 8005740:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005748:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a1c      	ldr	r2, [pc, #112]	; (80057c0 <TIM_OC3_SetConfig+0xf8>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d00f      	beq.n	8005772 <TIM_OC3_SetConfig+0xaa>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a1b      	ldr	r2, [pc, #108]	; (80057c4 <TIM_OC3_SetConfig+0xfc>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d00b      	beq.n	8005772 <TIM_OC3_SetConfig+0xaa>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a1a      	ldr	r2, [pc, #104]	; (80057c8 <TIM_OC3_SetConfig+0x100>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d007      	beq.n	8005772 <TIM_OC3_SetConfig+0xaa>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a19      	ldr	r2, [pc, #100]	; (80057cc <TIM_OC3_SetConfig+0x104>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d003      	beq.n	8005772 <TIM_OC3_SetConfig+0xaa>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a18      	ldr	r2, [pc, #96]	; (80057d0 <TIM_OC3_SetConfig+0x108>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d113      	bne.n	800579a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005778:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005780:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	011b      	lsls	r3, r3, #4
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	4313      	orrs	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	699b      	ldr	r3, [r3, #24]
 8005792:	011b      	lsls	r3, r3, #4
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	4313      	orrs	r3, r2
 8005798:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	693a      	ldr	r2, [r7, #16]
 800579e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	685a      	ldr	r2, [r3, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	697a      	ldr	r2, [r7, #20]
 80057b2:	621a      	str	r2, [r3, #32]
}
 80057b4:	bf00      	nop
 80057b6:	371c      	adds	r7, #28
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr
 80057c0:	40010000 	.word	0x40010000
 80057c4:	40010400 	.word	0x40010400
 80057c8:	40014000 	.word	0x40014000
 80057cc:	40014400 	.word	0x40014400
 80057d0:	40014800 	.word	0x40014800

080057d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b087      	sub	sp, #28
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6a1b      	ldr	r3, [r3, #32]
 80057e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a1b      	ldr	r3, [r3, #32]
 80057ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	69db      	ldr	r3, [r3, #28]
 80057fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800580a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	021b      	lsls	r3, r3, #8
 8005812:	68fa      	ldr	r2, [r7, #12]
 8005814:	4313      	orrs	r3, r2
 8005816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800581e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	031b      	lsls	r3, r3, #12
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	4313      	orrs	r3, r2
 800582a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a18      	ldr	r2, [pc, #96]	; (8005890 <TIM_OC4_SetConfig+0xbc>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d00f      	beq.n	8005854 <TIM_OC4_SetConfig+0x80>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a17      	ldr	r2, [pc, #92]	; (8005894 <TIM_OC4_SetConfig+0xc0>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d00b      	beq.n	8005854 <TIM_OC4_SetConfig+0x80>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a16      	ldr	r2, [pc, #88]	; (8005898 <TIM_OC4_SetConfig+0xc4>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d007      	beq.n	8005854 <TIM_OC4_SetConfig+0x80>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	4a15      	ldr	r2, [pc, #84]	; (800589c <TIM_OC4_SetConfig+0xc8>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d003      	beq.n	8005854 <TIM_OC4_SetConfig+0x80>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a14      	ldr	r2, [pc, #80]	; (80058a0 <TIM_OC4_SetConfig+0xcc>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d109      	bne.n	8005868 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800585a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	019b      	lsls	r3, r3, #6
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	4313      	orrs	r3, r2
 8005866:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685a      	ldr	r2, [r3, #4]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	621a      	str	r2, [r3, #32]
}
 8005882:	bf00      	nop
 8005884:	371c      	adds	r7, #28
 8005886:	46bd      	mov	sp, r7
 8005888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588c:	4770      	bx	lr
 800588e:	bf00      	nop
 8005890:	40010000 	.word	0x40010000
 8005894:	40010400 	.word	0x40010400
 8005898:	40014000 	.word	0x40014000
 800589c:	40014400 	.word	0x40014400
 80058a0:	40014800 	.word	0x40014800

080058a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6a1b      	ldr	r3, [r3, #32]
 80058be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68fa      	ldr	r2, [r7, #12]
 80058da:	4313      	orrs	r3, r2
 80058dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80058e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	041b      	lsls	r3, r3, #16
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	4313      	orrs	r3, r2
 80058f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a17      	ldr	r2, [pc, #92]	; (8005954 <TIM_OC5_SetConfig+0xb0>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d00f      	beq.n	800591a <TIM_OC5_SetConfig+0x76>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a16      	ldr	r2, [pc, #88]	; (8005958 <TIM_OC5_SetConfig+0xb4>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d00b      	beq.n	800591a <TIM_OC5_SetConfig+0x76>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a15      	ldr	r2, [pc, #84]	; (800595c <TIM_OC5_SetConfig+0xb8>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d007      	beq.n	800591a <TIM_OC5_SetConfig+0x76>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a14      	ldr	r2, [pc, #80]	; (8005960 <TIM_OC5_SetConfig+0xbc>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d003      	beq.n	800591a <TIM_OC5_SetConfig+0x76>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a13      	ldr	r2, [pc, #76]	; (8005964 <TIM_OC5_SetConfig+0xc0>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d109      	bne.n	800592e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005920:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	021b      	lsls	r3, r3, #8
 8005928:	697a      	ldr	r2, [r7, #20]
 800592a:	4313      	orrs	r3, r2
 800592c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	697a      	ldr	r2, [r7, #20]
 8005932:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	621a      	str	r2, [r3, #32]
}
 8005948:	bf00      	nop
 800594a:	371c      	adds	r7, #28
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr
 8005954:	40010000 	.word	0x40010000
 8005958:	40010400 	.word	0x40010400
 800595c:	40014000 	.word	0x40014000
 8005960:	40014400 	.word	0x40014400
 8005964:	40014800 	.word	0x40014800

08005968 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005968:	b480      	push	{r7}
 800596a:	b087      	sub	sp, #28
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	685b      	ldr	r3, [r3, #4]
 8005988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800598e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	021b      	lsls	r3, r3, #8
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80059aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	051b      	lsls	r3, r3, #20
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a18      	ldr	r2, [pc, #96]	; (8005a1c <TIM_OC6_SetConfig+0xb4>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00f      	beq.n	80059e0 <TIM_OC6_SetConfig+0x78>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	4a17      	ldr	r2, [pc, #92]	; (8005a20 <TIM_OC6_SetConfig+0xb8>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00b      	beq.n	80059e0 <TIM_OC6_SetConfig+0x78>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	4a16      	ldr	r2, [pc, #88]	; (8005a24 <TIM_OC6_SetConfig+0xbc>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d007      	beq.n	80059e0 <TIM_OC6_SetConfig+0x78>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a15      	ldr	r2, [pc, #84]	; (8005a28 <TIM_OC6_SetConfig+0xc0>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d003      	beq.n	80059e0 <TIM_OC6_SetConfig+0x78>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	4a14      	ldr	r2, [pc, #80]	; (8005a2c <TIM_OC6_SetConfig+0xc4>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d109      	bne.n	80059f4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80059e6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	695b      	ldr	r3, [r3, #20]
 80059ec:	029b      	lsls	r3, r3, #10
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	68fa      	ldr	r2, [r7, #12]
 80059fe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	685a      	ldr	r2, [r3, #4]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	621a      	str	r2, [r3, #32]
}
 8005a0e:	bf00      	nop
 8005a10:	371c      	adds	r7, #28
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr
 8005a1a:	bf00      	nop
 8005a1c:	40010000 	.word	0x40010000
 8005a20:	40010400 	.word	0x40010400
 8005a24:	40014000 	.word	0x40014000
 8005a28:	40014400 	.word	0x40014400
 8005a2c:	40014800 	.word	0x40014800

08005a30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b087      	sub	sp, #28
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f003 031f 	and.w	r3, r3, #31
 8005a42:	2201      	movs	r2, #1
 8005a44:	fa02 f303 	lsl.w	r3, r2, r3
 8005a48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6a1a      	ldr	r2, [r3, #32]
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	43db      	mvns	r3, r3
 8005a52:	401a      	ands	r2, r3
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6a1a      	ldr	r2, [r3, #32]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	f003 031f 	and.w	r3, r3, #31
 8005a62:	6879      	ldr	r1, [r7, #4]
 8005a64:	fa01 f303 	lsl.w	r3, r1, r3
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	621a      	str	r2, [r3, #32]
}
 8005a6e:	bf00      	nop
 8005a70:	371c      	adds	r7, #28
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr
	...

08005a7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d101      	bne.n	8005a94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a90:	2302      	movs	r3, #2
 8005a92:	e068      	b.n	8005b66 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a2e      	ldr	r2, [pc, #184]	; (8005b74 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d004      	beq.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a2d      	ldr	r2, [pc, #180]	; (8005b78 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d108      	bne.n	8005ada <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005ace:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ae0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1e      	ldr	r2, [pc, #120]	; (8005b74 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d01d      	beq.n	8005b3a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b06:	d018      	beq.n	8005b3a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1b      	ldr	r2, [pc, #108]	; (8005b7c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d013      	beq.n	8005b3a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a1a      	ldr	r2, [pc, #104]	; (8005b80 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d00e      	beq.n	8005b3a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a18      	ldr	r2, [pc, #96]	; (8005b84 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d009      	beq.n	8005b3a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a13      	ldr	r2, [pc, #76]	; (8005b78 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d004      	beq.n	8005b3a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a14      	ldr	r2, [pc, #80]	; (8005b88 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d10c      	bne.n	8005b54 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68ba      	ldr	r2, [r7, #8]
 8005b52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b64:	2300      	movs	r3, #0
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	40010000 	.word	0x40010000
 8005b78:	40010400 	.word	0x40010400
 8005b7c:	40000400 	.word	0x40000400
 8005b80:	40000800 	.word	0x40000800
 8005b84:	40000c00 	.word	0x40000c00
 8005b88:	40001800 	.word	0x40001800

08005b8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b082      	sub	sp, #8
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d101      	bne.n	8005b9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e042      	b.n	8005c24 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d106      	bne.n	8005bb6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f7fb fb51 	bl	8001258 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2224      	movs	r2, #36	; 0x24
 8005bba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f022 0201 	bic.w	r2, r2, #1
 8005bcc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 f8c2 	bl	8005d58 <UART_SetConfig>
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d101      	bne.n	8005bde <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e022      	b.n	8005c24 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d002      	beq.n	8005bec <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 fe16 	bl	8006818 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685a      	ldr	r2, [r3, #4]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bfa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	689a      	ldr	r2, [r3, #8]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c0a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f042 0201 	orr.w	r2, r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 fe9d 	bl	800695c <UART_CheckIdleState>
 8005c22:	4603      	mov	r3, r0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3708      	adds	r7, #8
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08a      	sub	sp, #40	; 0x28
 8005c30:	af02      	add	r7, sp, #8
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	603b      	str	r3, [r7, #0]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c42:	2b20      	cmp	r3, #32
 8005c44:	f040 8083 	bne.w	8005d4e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d002      	beq.n	8005c54 <HAL_UART_Transmit+0x28>
 8005c4e:	88fb      	ldrh	r3, [r7, #6]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e07b      	b.n	8005d50 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d101      	bne.n	8005c66 <HAL_UART_Transmit+0x3a>
 8005c62:	2302      	movs	r3, #2
 8005c64:	e074      	b.n	8005d50 <HAL_UART_Transmit+0x124>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2221      	movs	r2, #33	; 0x21
 8005c7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c7e:	f7fb fce3 	bl	8001648 <HAL_GetTick>
 8005c82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	88fa      	ldrh	r2, [r7, #6]
 8005c88:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	88fa      	ldrh	r2, [r7, #6]
 8005c90:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c9c:	d108      	bne.n	8005cb0 <HAL_UART_Transmit+0x84>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d104      	bne.n	8005cb0 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	61bb      	str	r3, [r7, #24]
 8005cae:	e003      	b.n	8005cb8 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005cc0:	e02c      	b.n	8005d1c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	9300      	str	r3, [sp, #0]
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	2180      	movs	r1, #128	; 0x80
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 fe90 	bl	80069f2 <UART_WaitOnFlagUntilTimeout>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d001      	beq.n	8005cdc <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e039      	b.n	8005d50 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10b      	bne.n	8005cfa <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	881b      	ldrh	r3, [r3, #0]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cf0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	3302      	adds	r3, #2
 8005cf6:	61bb      	str	r3, [r7, #24]
 8005cf8:	e007      	b.n	8005d0a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	781a      	ldrb	r2, [r3, #0]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	3301      	adds	r3, #1
 8005d08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1cc      	bne.n	8005cc2 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	2140      	movs	r1, #64	; 0x40
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fe5d 	bl	80069f2 <UART_WaitOnFlagUntilTimeout>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e006      	b.n	8005d50 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2220      	movs	r2, #32
 8005d46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	e000      	b.n	8005d50 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005d4e:	2302      	movs	r3, #2
  }
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3720      	adds	r7, #32
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d58:	b5b0      	push	{r4, r5, r7, lr}
 8005d5a:	b08e      	sub	sp, #56	; 0x38
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d60:	2300      	movs	r3, #0
 8005d62:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	689a      	ldr	r2, [r3, #8]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	4bbf      	ldr	r3, [pc, #764]	; (8006084 <UART_SetConfig+0x32c>)
 8005d86:	4013      	ands	r3, r2
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	6812      	ldr	r2, [r2, #0]
 8005d8c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005d8e:	430b      	orrs	r3, r1
 8005d90:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68da      	ldr	r2, [r3, #12]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	4ab5      	ldr	r2, [pc, #724]	; (8006088 <UART_SetConfig+0x330>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d004      	beq.n	8005dc2 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a1b      	ldr	r3, [r3, #32]
 8005dbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	689a      	ldr	r2, [r3, #8]
 8005dc8:	4bb0      	ldr	r3, [pc, #704]	; (800608c <UART_SetConfig+0x334>)
 8005dca:	4013      	ands	r3, r2
 8005dcc:	687a      	ldr	r2, [r7, #4]
 8005dce:	6812      	ldr	r2, [r2, #0]
 8005dd0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005dd2:	430b      	orrs	r3, r1
 8005dd4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ddc:	f023 010f 	bic.w	r1, r3, #15
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	430a      	orrs	r2, r1
 8005dea:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4aa7      	ldr	r2, [pc, #668]	; (8006090 <UART_SetConfig+0x338>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d176      	bne.n	8005ee4 <UART_SetConfig+0x18c>
 8005df6:	4ba7      	ldr	r3, [pc, #668]	; (8006094 <UART_SetConfig+0x33c>)
 8005df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dfa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005dfe:	2b28      	cmp	r3, #40	; 0x28
 8005e00:	d86c      	bhi.n	8005edc <UART_SetConfig+0x184>
 8005e02:	a201      	add	r2, pc, #4	; (adr r2, 8005e08 <UART_SetConfig+0xb0>)
 8005e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e08:	08005ead 	.word	0x08005ead
 8005e0c:	08005edd 	.word	0x08005edd
 8005e10:	08005edd 	.word	0x08005edd
 8005e14:	08005edd 	.word	0x08005edd
 8005e18:	08005edd 	.word	0x08005edd
 8005e1c:	08005edd 	.word	0x08005edd
 8005e20:	08005edd 	.word	0x08005edd
 8005e24:	08005edd 	.word	0x08005edd
 8005e28:	08005eb5 	.word	0x08005eb5
 8005e2c:	08005edd 	.word	0x08005edd
 8005e30:	08005edd 	.word	0x08005edd
 8005e34:	08005edd 	.word	0x08005edd
 8005e38:	08005edd 	.word	0x08005edd
 8005e3c:	08005edd 	.word	0x08005edd
 8005e40:	08005edd 	.word	0x08005edd
 8005e44:	08005edd 	.word	0x08005edd
 8005e48:	08005ebd 	.word	0x08005ebd
 8005e4c:	08005edd 	.word	0x08005edd
 8005e50:	08005edd 	.word	0x08005edd
 8005e54:	08005edd 	.word	0x08005edd
 8005e58:	08005edd 	.word	0x08005edd
 8005e5c:	08005edd 	.word	0x08005edd
 8005e60:	08005edd 	.word	0x08005edd
 8005e64:	08005edd 	.word	0x08005edd
 8005e68:	08005ec5 	.word	0x08005ec5
 8005e6c:	08005edd 	.word	0x08005edd
 8005e70:	08005edd 	.word	0x08005edd
 8005e74:	08005edd 	.word	0x08005edd
 8005e78:	08005edd 	.word	0x08005edd
 8005e7c:	08005edd 	.word	0x08005edd
 8005e80:	08005edd 	.word	0x08005edd
 8005e84:	08005edd 	.word	0x08005edd
 8005e88:	08005ecd 	.word	0x08005ecd
 8005e8c:	08005edd 	.word	0x08005edd
 8005e90:	08005edd 	.word	0x08005edd
 8005e94:	08005edd 	.word	0x08005edd
 8005e98:	08005edd 	.word	0x08005edd
 8005e9c:	08005edd 	.word	0x08005edd
 8005ea0:	08005edd 	.word	0x08005edd
 8005ea4:	08005edd 	.word	0x08005edd
 8005ea8:	08005ed5 	.word	0x08005ed5
 8005eac:	2301      	movs	r3, #1
 8005eae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005eb2:	e222      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005eb4:	2304      	movs	r3, #4
 8005eb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005eba:	e21e      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005ebc:	2308      	movs	r3, #8
 8005ebe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ec2:	e21a      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005ec4:	2310      	movs	r3, #16
 8005ec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005eca:	e216      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005ecc:	2320      	movs	r3, #32
 8005ece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ed2:	e212      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005ed4:	2340      	movs	r3, #64	; 0x40
 8005ed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005eda:	e20e      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005edc:	2380      	movs	r3, #128	; 0x80
 8005ede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ee2:	e20a      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a6b      	ldr	r2, [pc, #428]	; (8006098 <UART_SetConfig+0x340>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d130      	bne.n	8005f50 <UART_SetConfig+0x1f8>
 8005eee:	4b69      	ldr	r3, [pc, #420]	; (8006094 <UART_SetConfig+0x33c>)
 8005ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef2:	f003 0307 	and.w	r3, r3, #7
 8005ef6:	2b05      	cmp	r3, #5
 8005ef8:	d826      	bhi.n	8005f48 <UART_SetConfig+0x1f0>
 8005efa:	a201      	add	r2, pc, #4	; (adr r2, 8005f00 <UART_SetConfig+0x1a8>)
 8005efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f00:	08005f19 	.word	0x08005f19
 8005f04:	08005f21 	.word	0x08005f21
 8005f08:	08005f29 	.word	0x08005f29
 8005f0c:	08005f31 	.word	0x08005f31
 8005f10:	08005f39 	.word	0x08005f39
 8005f14:	08005f41 	.word	0x08005f41
 8005f18:	2300      	movs	r3, #0
 8005f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f1e:	e1ec      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f20:	2304      	movs	r3, #4
 8005f22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f26:	e1e8      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f28:	2308      	movs	r3, #8
 8005f2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f2e:	e1e4      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f30:	2310      	movs	r3, #16
 8005f32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f36:	e1e0      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f38:	2320      	movs	r3, #32
 8005f3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f3e:	e1dc      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f40:	2340      	movs	r3, #64	; 0x40
 8005f42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f46:	e1d8      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f48:	2380      	movs	r3, #128	; 0x80
 8005f4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f4e:	e1d4      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a51      	ldr	r2, [pc, #324]	; (800609c <UART_SetConfig+0x344>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d130      	bne.n	8005fbc <UART_SetConfig+0x264>
 8005f5a:	4b4e      	ldr	r3, [pc, #312]	; (8006094 <UART_SetConfig+0x33c>)
 8005f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f5e:	f003 0307 	and.w	r3, r3, #7
 8005f62:	2b05      	cmp	r3, #5
 8005f64:	d826      	bhi.n	8005fb4 <UART_SetConfig+0x25c>
 8005f66:	a201      	add	r2, pc, #4	; (adr r2, 8005f6c <UART_SetConfig+0x214>)
 8005f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f6c:	08005f85 	.word	0x08005f85
 8005f70:	08005f8d 	.word	0x08005f8d
 8005f74:	08005f95 	.word	0x08005f95
 8005f78:	08005f9d 	.word	0x08005f9d
 8005f7c:	08005fa5 	.word	0x08005fa5
 8005f80:	08005fad 	.word	0x08005fad
 8005f84:	2300      	movs	r3, #0
 8005f86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f8a:	e1b6      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f8c:	2304      	movs	r3, #4
 8005f8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f92:	e1b2      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f94:	2308      	movs	r3, #8
 8005f96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005f9a:	e1ae      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005f9c:	2310      	movs	r3, #16
 8005f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005fa2:	e1aa      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005fa4:	2320      	movs	r3, #32
 8005fa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005faa:	e1a6      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005fac:	2340      	movs	r3, #64	; 0x40
 8005fae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005fb2:	e1a2      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005fb4:	2380      	movs	r3, #128	; 0x80
 8005fb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005fba:	e19e      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a37      	ldr	r2, [pc, #220]	; (80060a0 <UART_SetConfig+0x348>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d130      	bne.n	8006028 <UART_SetConfig+0x2d0>
 8005fc6:	4b33      	ldr	r3, [pc, #204]	; (8006094 <UART_SetConfig+0x33c>)
 8005fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fca:	f003 0307 	and.w	r3, r3, #7
 8005fce:	2b05      	cmp	r3, #5
 8005fd0:	d826      	bhi.n	8006020 <UART_SetConfig+0x2c8>
 8005fd2:	a201      	add	r2, pc, #4	; (adr r2, 8005fd8 <UART_SetConfig+0x280>)
 8005fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fd8:	08005ff1 	.word	0x08005ff1
 8005fdc:	08005ff9 	.word	0x08005ff9
 8005fe0:	08006001 	.word	0x08006001
 8005fe4:	08006009 	.word	0x08006009
 8005fe8:	08006011 	.word	0x08006011
 8005fec:	08006019 	.word	0x08006019
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ff6:	e180      	b.n	80062fa <UART_SetConfig+0x5a2>
 8005ff8:	2304      	movs	r3, #4
 8005ffa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ffe:	e17c      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006000:	2308      	movs	r3, #8
 8006002:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006006:	e178      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006008:	2310      	movs	r3, #16
 800600a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800600e:	e174      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006010:	2320      	movs	r3, #32
 8006012:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006016:	e170      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006018:	2340      	movs	r3, #64	; 0x40
 800601a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800601e:	e16c      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006020:	2380      	movs	r3, #128	; 0x80
 8006022:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006026:	e168      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a1d      	ldr	r2, [pc, #116]	; (80060a4 <UART_SetConfig+0x34c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d142      	bne.n	80060b8 <UART_SetConfig+0x360>
 8006032:	4b18      	ldr	r3, [pc, #96]	; (8006094 <UART_SetConfig+0x33c>)
 8006034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006036:	f003 0307 	and.w	r3, r3, #7
 800603a:	2b05      	cmp	r3, #5
 800603c:	d838      	bhi.n	80060b0 <UART_SetConfig+0x358>
 800603e:	a201      	add	r2, pc, #4	; (adr r2, 8006044 <UART_SetConfig+0x2ec>)
 8006040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006044:	0800605d 	.word	0x0800605d
 8006048:	08006065 	.word	0x08006065
 800604c:	0800606d 	.word	0x0800606d
 8006050:	08006075 	.word	0x08006075
 8006054:	0800607d 	.word	0x0800607d
 8006058:	080060a9 	.word	0x080060a9
 800605c:	2300      	movs	r3, #0
 800605e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006062:	e14a      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006064:	2304      	movs	r3, #4
 8006066:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800606a:	e146      	b.n	80062fa <UART_SetConfig+0x5a2>
 800606c:	2308      	movs	r3, #8
 800606e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006072:	e142      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006074:	2310      	movs	r3, #16
 8006076:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800607a:	e13e      	b.n	80062fa <UART_SetConfig+0x5a2>
 800607c:	2320      	movs	r3, #32
 800607e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006082:	e13a      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006084:	cfff69f3 	.word	0xcfff69f3
 8006088:	58000c00 	.word	0x58000c00
 800608c:	11fff4ff 	.word	0x11fff4ff
 8006090:	40011000 	.word	0x40011000
 8006094:	58024400 	.word	0x58024400
 8006098:	40004400 	.word	0x40004400
 800609c:	40004800 	.word	0x40004800
 80060a0:	40004c00 	.word	0x40004c00
 80060a4:	40005000 	.word	0x40005000
 80060a8:	2340      	movs	r3, #64	; 0x40
 80060aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80060ae:	e124      	b.n	80062fa <UART_SetConfig+0x5a2>
 80060b0:	2380      	movs	r3, #128	; 0x80
 80060b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80060b6:	e120      	b.n	80062fa <UART_SetConfig+0x5a2>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4acc      	ldr	r2, [pc, #816]	; (80063f0 <UART_SetConfig+0x698>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d176      	bne.n	80061b0 <UART_SetConfig+0x458>
 80060c2:	4bcc      	ldr	r3, [pc, #816]	; (80063f4 <UART_SetConfig+0x69c>)
 80060c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80060ca:	2b28      	cmp	r3, #40	; 0x28
 80060cc:	d86c      	bhi.n	80061a8 <UART_SetConfig+0x450>
 80060ce:	a201      	add	r2, pc, #4	; (adr r2, 80060d4 <UART_SetConfig+0x37c>)
 80060d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d4:	08006179 	.word	0x08006179
 80060d8:	080061a9 	.word	0x080061a9
 80060dc:	080061a9 	.word	0x080061a9
 80060e0:	080061a9 	.word	0x080061a9
 80060e4:	080061a9 	.word	0x080061a9
 80060e8:	080061a9 	.word	0x080061a9
 80060ec:	080061a9 	.word	0x080061a9
 80060f0:	080061a9 	.word	0x080061a9
 80060f4:	08006181 	.word	0x08006181
 80060f8:	080061a9 	.word	0x080061a9
 80060fc:	080061a9 	.word	0x080061a9
 8006100:	080061a9 	.word	0x080061a9
 8006104:	080061a9 	.word	0x080061a9
 8006108:	080061a9 	.word	0x080061a9
 800610c:	080061a9 	.word	0x080061a9
 8006110:	080061a9 	.word	0x080061a9
 8006114:	08006189 	.word	0x08006189
 8006118:	080061a9 	.word	0x080061a9
 800611c:	080061a9 	.word	0x080061a9
 8006120:	080061a9 	.word	0x080061a9
 8006124:	080061a9 	.word	0x080061a9
 8006128:	080061a9 	.word	0x080061a9
 800612c:	080061a9 	.word	0x080061a9
 8006130:	080061a9 	.word	0x080061a9
 8006134:	08006191 	.word	0x08006191
 8006138:	080061a9 	.word	0x080061a9
 800613c:	080061a9 	.word	0x080061a9
 8006140:	080061a9 	.word	0x080061a9
 8006144:	080061a9 	.word	0x080061a9
 8006148:	080061a9 	.word	0x080061a9
 800614c:	080061a9 	.word	0x080061a9
 8006150:	080061a9 	.word	0x080061a9
 8006154:	08006199 	.word	0x08006199
 8006158:	080061a9 	.word	0x080061a9
 800615c:	080061a9 	.word	0x080061a9
 8006160:	080061a9 	.word	0x080061a9
 8006164:	080061a9 	.word	0x080061a9
 8006168:	080061a9 	.word	0x080061a9
 800616c:	080061a9 	.word	0x080061a9
 8006170:	080061a9 	.word	0x080061a9
 8006174:	080061a1 	.word	0x080061a1
 8006178:	2301      	movs	r3, #1
 800617a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800617e:	e0bc      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006180:	2304      	movs	r3, #4
 8006182:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006186:	e0b8      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006188:	2308      	movs	r3, #8
 800618a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800618e:	e0b4      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006190:	2310      	movs	r3, #16
 8006192:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006196:	e0b0      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006198:	2320      	movs	r3, #32
 800619a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800619e:	e0ac      	b.n	80062fa <UART_SetConfig+0x5a2>
 80061a0:	2340      	movs	r3, #64	; 0x40
 80061a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80061a6:	e0a8      	b.n	80062fa <UART_SetConfig+0x5a2>
 80061a8:	2380      	movs	r3, #128	; 0x80
 80061aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80061ae:	e0a4      	b.n	80062fa <UART_SetConfig+0x5a2>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a90      	ldr	r2, [pc, #576]	; (80063f8 <UART_SetConfig+0x6a0>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d130      	bne.n	800621c <UART_SetConfig+0x4c4>
 80061ba:	4b8e      	ldr	r3, [pc, #568]	; (80063f4 <UART_SetConfig+0x69c>)
 80061bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061be:	f003 0307 	and.w	r3, r3, #7
 80061c2:	2b05      	cmp	r3, #5
 80061c4:	d826      	bhi.n	8006214 <UART_SetConfig+0x4bc>
 80061c6:	a201      	add	r2, pc, #4	; (adr r2, 80061cc <UART_SetConfig+0x474>)
 80061c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061cc:	080061e5 	.word	0x080061e5
 80061d0:	080061ed 	.word	0x080061ed
 80061d4:	080061f5 	.word	0x080061f5
 80061d8:	080061fd 	.word	0x080061fd
 80061dc:	08006205 	.word	0x08006205
 80061e0:	0800620d 	.word	0x0800620d
 80061e4:	2300      	movs	r3, #0
 80061e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80061ea:	e086      	b.n	80062fa <UART_SetConfig+0x5a2>
 80061ec:	2304      	movs	r3, #4
 80061ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80061f2:	e082      	b.n	80062fa <UART_SetConfig+0x5a2>
 80061f4:	2308      	movs	r3, #8
 80061f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80061fa:	e07e      	b.n	80062fa <UART_SetConfig+0x5a2>
 80061fc:	2310      	movs	r3, #16
 80061fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006202:	e07a      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006204:	2320      	movs	r3, #32
 8006206:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800620a:	e076      	b.n	80062fa <UART_SetConfig+0x5a2>
 800620c:	2340      	movs	r3, #64	; 0x40
 800620e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006212:	e072      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006214:	2380      	movs	r3, #128	; 0x80
 8006216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800621a:	e06e      	b.n	80062fa <UART_SetConfig+0x5a2>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a76      	ldr	r2, [pc, #472]	; (80063fc <UART_SetConfig+0x6a4>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d130      	bne.n	8006288 <UART_SetConfig+0x530>
 8006226:	4b73      	ldr	r3, [pc, #460]	; (80063f4 <UART_SetConfig+0x69c>)
 8006228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800622a:	f003 0307 	and.w	r3, r3, #7
 800622e:	2b05      	cmp	r3, #5
 8006230:	d826      	bhi.n	8006280 <UART_SetConfig+0x528>
 8006232:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <UART_SetConfig+0x4e0>)
 8006234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006238:	08006251 	.word	0x08006251
 800623c:	08006259 	.word	0x08006259
 8006240:	08006261 	.word	0x08006261
 8006244:	08006269 	.word	0x08006269
 8006248:	08006271 	.word	0x08006271
 800624c:	08006279 	.word	0x08006279
 8006250:	2300      	movs	r3, #0
 8006252:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006256:	e050      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006258:	2304      	movs	r3, #4
 800625a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800625e:	e04c      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006260:	2308      	movs	r3, #8
 8006262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006266:	e048      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006268:	2310      	movs	r3, #16
 800626a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800626e:	e044      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006270:	2320      	movs	r3, #32
 8006272:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006276:	e040      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006278:	2340      	movs	r3, #64	; 0x40
 800627a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800627e:	e03c      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006280:	2380      	movs	r3, #128	; 0x80
 8006282:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8006286:	e038      	b.n	80062fa <UART_SetConfig+0x5a2>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a5c      	ldr	r2, [pc, #368]	; (8006400 <UART_SetConfig+0x6a8>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d130      	bne.n	80062f4 <UART_SetConfig+0x59c>
 8006292:	4b58      	ldr	r3, [pc, #352]	; (80063f4 <UART_SetConfig+0x69c>)
 8006294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	2b05      	cmp	r3, #5
 800629c:	d826      	bhi.n	80062ec <UART_SetConfig+0x594>
 800629e:	a201      	add	r2, pc, #4	; (adr r2, 80062a4 <UART_SetConfig+0x54c>)
 80062a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062a4:	080062bd 	.word	0x080062bd
 80062a8:	080062c5 	.word	0x080062c5
 80062ac:	080062cd 	.word	0x080062cd
 80062b0:	080062d5 	.word	0x080062d5
 80062b4:	080062dd 	.word	0x080062dd
 80062b8:	080062e5 	.word	0x080062e5
 80062bc:	2302      	movs	r3, #2
 80062be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80062c2:	e01a      	b.n	80062fa <UART_SetConfig+0x5a2>
 80062c4:	2304      	movs	r3, #4
 80062c6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80062ca:	e016      	b.n	80062fa <UART_SetConfig+0x5a2>
 80062cc:	2308      	movs	r3, #8
 80062ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80062d2:	e012      	b.n	80062fa <UART_SetConfig+0x5a2>
 80062d4:	2310      	movs	r3, #16
 80062d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80062da:	e00e      	b.n	80062fa <UART_SetConfig+0x5a2>
 80062dc:	2320      	movs	r3, #32
 80062de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80062e2:	e00a      	b.n	80062fa <UART_SetConfig+0x5a2>
 80062e4:	2340      	movs	r3, #64	; 0x40
 80062e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80062ea:	e006      	b.n	80062fa <UART_SetConfig+0x5a2>
 80062ec:	2380      	movs	r3, #128	; 0x80
 80062ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80062f2:	e002      	b.n	80062fa <UART_SetConfig+0x5a2>
 80062f4:	2380      	movs	r3, #128	; 0x80
 80062f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a40      	ldr	r2, [pc, #256]	; (8006400 <UART_SetConfig+0x6a8>)
 8006300:	4293      	cmp	r3, r2
 8006302:	f040 80ef 	bne.w	80064e4 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006306:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800630a:	2b20      	cmp	r3, #32
 800630c:	dc46      	bgt.n	800639c <UART_SetConfig+0x644>
 800630e:	2b02      	cmp	r3, #2
 8006310:	f2c0 8081 	blt.w	8006416 <UART_SetConfig+0x6be>
 8006314:	3b02      	subs	r3, #2
 8006316:	2b1e      	cmp	r3, #30
 8006318:	d87d      	bhi.n	8006416 <UART_SetConfig+0x6be>
 800631a:	a201      	add	r2, pc, #4	; (adr r2, 8006320 <UART_SetConfig+0x5c8>)
 800631c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006320:	080063a3 	.word	0x080063a3
 8006324:	08006417 	.word	0x08006417
 8006328:	080063ab 	.word	0x080063ab
 800632c:	08006417 	.word	0x08006417
 8006330:	08006417 	.word	0x08006417
 8006334:	08006417 	.word	0x08006417
 8006338:	080063bb 	.word	0x080063bb
 800633c:	08006417 	.word	0x08006417
 8006340:	08006417 	.word	0x08006417
 8006344:	08006417 	.word	0x08006417
 8006348:	08006417 	.word	0x08006417
 800634c:	08006417 	.word	0x08006417
 8006350:	08006417 	.word	0x08006417
 8006354:	08006417 	.word	0x08006417
 8006358:	080063cb 	.word	0x080063cb
 800635c:	08006417 	.word	0x08006417
 8006360:	08006417 	.word	0x08006417
 8006364:	08006417 	.word	0x08006417
 8006368:	08006417 	.word	0x08006417
 800636c:	08006417 	.word	0x08006417
 8006370:	08006417 	.word	0x08006417
 8006374:	08006417 	.word	0x08006417
 8006378:	08006417 	.word	0x08006417
 800637c:	08006417 	.word	0x08006417
 8006380:	08006417 	.word	0x08006417
 8006384:	08006417 	.word	0x08006417
 8006388:	08006417 	.word	0x08006417
 800638c:	08006417 	.word	0x08006417
 8006390:	08006417 	.word	0x08006417
 8006394:	08006417 	.word	0x08006417
 8006398:	08006409 	.word	0x08006409
 800639c:	2b40      	cmp	r3, #64	; 0x40
 800639e:	d036      	beq.n	800640e <UART_SetConfig+0x6b6>
 80063a0:	e039      	b.n	8006416 <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80063a2:	f7fe f91f 	bl	80045e4 <HAL_RCCEx_GetD3PCLK1Freq>
 80063a6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80063a8:	e03b      	b.n	8006422 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063aa:	f107 0314 	add.w	r3, r7, #20
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7fe f92e 	bl	8004610 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063b8:	e033      	b.n	8006422 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ba:	f107 0308 	add.w	r3, r7, #8
 80063be:	4618      	mov	r0, r3
 80063c0:	f7fe fa7a 	bl	80048b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063c8:	e02b      	b.n	8006422 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063ca:	4b0a      	ldr	r3, [pc, #40]	; (80063f4 <UART_SetConfig+0x69c>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0320 	and.w	r3, r3, #32
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d009      	beq.n	80063ea <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80063d6:	4b07      	ldr	r3, [pc, #28]	; (80063f4 <UART_SetConfig+0x69c>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	08db      	lsrs	r3, r3, #3
 80063dc:	f003 0303 	and.w	r3, r3, #3
 80063e0:	4a08      	ldr	r2, [pc, #32]	; (8006404 <UART_SetConfig+0x6ac>)
 80063e2:	fa22 f303 	lsr.w	r3, r2, r3
 80063e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80063e8:	e01b      	b.n	8006422 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 80063ea:	4b06      	ldr	r3, [pc, #24]	; (8006404 <UART_SetConfig+0x6ac>)
 80063ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80063ee:	e018      	b.n	8006422 <UART_SetConfig+0x6ca>
 80063f0:	40011400 	.word	0x40011400
 80063f4:	58024400 	.word	0x58024400
 80063f8:	40007800 	.word	0x40007800
 80063fc:	40007c00 	.word	0x40007c00
 8006400:	58000c00 	.word	0x58000c00
 8006404:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006408:	4bc4      	ldr	r3, [pc, #784]	; (800671c <UART_SetConfig+0x9c4>)
 800640a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800640c:	e009      	b.n	8006422 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800640e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006412:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006414:	e005      	b.n	8006422 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 8006416:	2300      	movs	r3, #0
 8006418:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006420:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006424:	2b00      	cmp	r3, #0
 8006426:	f000 81da 	beq.w	80067de <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642e:	4abc      	ldr	r2, [pc, #752]	; (8006720 <UART_SetConfig+0x9c8>)
 8006430:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006434:	461a      	mov	r2, r3
 8006436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006438:	fbb3 f3f2 	udiv	r3, r3, r2
 800643c:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	4613      	mov	r3, r2
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	4413      	add	r3, r2
 8006448:	6a3a      	ldr	r2, [r7, #32]
 800644a:	429a      	cmp	r2, r3
 800644c:	d305      	bcc.n	800645a <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006454:	6a3a      	ldr	r2, [r7, #32]
 8006456:	429a      	cmp	r2, r3
 8006458:	d903      	bls.n	8006462 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8006460:	e1bd      	b.n	80067de <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006464:	4618      	mov	r0, r3
 8006466:	f04f 0100 	mov.w	r1, #0
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800646e:	4aac      	ldr	r2, [pc, #688]	; (8006720 <UART_SetConfig+0x9c8>)
 8006470:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006474:	b29a      	uxth	r2, r3
 8006476:	f04f 0300 	mov.w	r3, #0
 800647a:	f7f9 ff81 	bl	8000380 <__aeabi_uldivmod>
 800647e:	4602      	mov	r2, r0
 8006480:	460b      	mov	r3, r1
 8006482:	4610      	mov	r0, r2
 8006484:	4619      	mov	r1, r3
 8006486:	f04f 0200 	mov.w	r2, #0
 800648a:	f04f 0300 	mov.w	r3, #0
 800648e:	020b      	lsls	r3, r1, #8
 8006490:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006494:	0202      	lsls	r2, r0, #8
 8006496:	6879      	ldr	r1, [r7, #4]
 8006498:	6849      	ldr	r1, [r1, #4]
 800649a:	0849      	lsrs	r1, r1, #1
 800649c:	4608      	mov	r0, r1
 800649e:	f04f 0100 	mov.w	r1, #0
 80064a2:	1814      	adds	r4, r2, r0
 80064a4:	eb43 0501 	adc.w	r5, r3, r1
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	461a      	mov	r2, r3
 80064ae:	f04f 0300 	mov.w	r3, #0
 80064b2:	4620      	mov	r0, r4
 80064b4:	4629      	mov	r1, r5
 80064b6:	f7f9 ff63 	bl	8000380 <__aeabi_uldivmod>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	4613      	mov	r3, r2
 80064c0:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064c8:	d308      	bcc.n	80064dc <UART_SetConfig+0x784>
 80064ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064d0:	d204      	bcs.n	80064dc <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064d8:	60da      	str	r2, [r3, #12]
 80064da:	e180      	b.n	80067de <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 80064dc:	2301      	movs	r3, #1
 80064de:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80064e2:	e17c      	b.n	80067de <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	69db      	ldr	r3, [r3, #28]
 80064e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064ec:	f040 80bf 	bne.w	800666e <UART_SetConfig+0x916>
  {
    switch (clocksource)
 80064f0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80064f4:	2b20      	cmp	r3, #32
 80064f6:	dc49      	bgt.n	800658c <UART_SetConfig+0x834>
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	db7c      	blt.n	80065f6 <UART_SetConfig+0x89e>
 80064fc:	2b20      	cmp	r3, #32
 80064fe:	d87a      	bhi.n	80065f6 <UART_SetConfig+0x89e>
 8006500:	a201      	add	r2, pc, #4	; (adr r2, 8006508 <UART_SetConfig+0x7b0>)
 8006502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006506:	bf00      	nop
 8006508:	08006593 	.word	0x08006593
 800650c:	0800659b 	.word	0x0800659b
 8006510:	080065f7 	.word	0x080065f7
 8006514:	080065f7 	.word	0x080065f7
 8006518:	080065a3 	.word	0x080065a3
 800651c:	080065f7 	.word	0x080065f7
 8006520:	080065f7 	.word	0x080065f7
 8006524:	080065f7 	.word	0x080065f7
 8006528:	080065b3 	.word	0x080065b3
 800652c:	080065f7 	.word	0x080065f7
 8006530:	080065f7 	.word	0x080065f7
 8006534:	080065f7 	.word	0x080065f7
 8006538:	080065f7 	.word	0x080065f7
 800653c:	080065f7 	.word	0x080065f7
 8006540:	080065f7 	.word	0x080065f7
 8006544:	080065f7 	.word	0x080065f7
 8006548:	080065c3 	.word	0x080065c3
 800654c:	080065f7 	.word	0x080065f7
 8006550:	080065f7 	.word	0x080065f7
 8006554:	080065f7 	.word	0x080065f7
 8006558:	080065f7 	.word	0x080065f7
 800655c:	080065f7 	.word	0x080065f7
 8006560:	080065f7 	.word	0x080065f7
 8006564:	080065f7 	.word	0x080065f7
 8006568:	080065f7 	.word	0x080065f7
 800656c:	080065f7 	.word	0x080065f7
 8006570:	080065f7 	.word	0x080065f7
 8006574:	080065f7 	.word	0x080065f7
 8006578:	080065f7 	.word	0x080065f7
 800657c:	080065f7 	.word	0x080065f7
 8006580:	080065f7 	.word	0x080065f7
 8006584:	080065f7 	.word	0x080065f7
 8006588:	080065e9 	.word	0x080065e9
 800658c:	2b40      	cmp	r3, #64	; 0x40
 800658e:	d02e      	beq.n	80065ee <UART_SetConfig+0x896>
 8006590:	e031      	b.n	80065f6 <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006592:	f7fd f8bb 	bl	800370c <HAL_RCC_GetPCLK1Freq>
 8006596:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006598:	e033      	b.n	8006602 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800659a:	f7fd f8cd 	bl	8003738 <HAL_RCC_GetPCLK2Freq>
 800659e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80065a0:	e02f      	b.n	8006602 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065a2:	f107 0314 	add.w	r3, r7, #20
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe f832 	bl	8004610 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80065ac:	69bb      	ldr	r3, [r7, #24]
 80065ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065b0:	e027      	b.n	8006602 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065b2:	f107 0308 	add.w	r3, r7, #8
 80065b6:	4618      	mov	r0, r3
 80065b8:	f7fe f97e 	bl	80048b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065c0:	e01f      	b.n	8006602 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80065c2:	4b58      	ldr	r3, [pc, #352]	; (8006724 <UART_SetConfig+0x9cc>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f003 0320 	and.w	r3, r3, #32
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d009      	beq.n	80065e2 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80065ce:	4b55      	ldr	r3, [pc, #340]	; (8006724 <UART_SetConfig+0x9cc>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	08db      	lsrs	r3, r3, #3
 80065d4:	f003 0303 	and.w	r3, r3, #3
 80065d8:	4a53      	ldr	r2, [pc, #332]	; (8006728 <UART_SetConfig+0x9d0>)
 80065da:	fa22 f303 	lsr.w	r3, r2, r3
 80065de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80065e0:	e00f      	b.n	8006602 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 80065e2:	4b51      	ldr	r3, [pc, #324]	; (8006728 <UART_SetConfig+0x9d0>)
 80065e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065e6:	e00c      	b.n	8006602 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80065e8:	4b4c      	ldr	r3, [pc, #304]	; (800671c <UART_SetConfig+0x9c4>)
 80065ea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065ec:	e009      	b.n	8006602 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80065f4:	e005      	b.n	8006602 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 80065f6:	2300      	movs	r3, #0
 80065f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006600:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 80ea 	beq.w	80067de <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660e:	4a44      	ldr	r2, [pc, #272]	; (8006720 <UART_SetConfig+0x9c8>)
 8006610:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006614:	461a      	mov	r2, r3
 8006616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006618:	fbb3 f3f2 	udiv	r3, r3, r2
 800661c:	005a      	lsls	r2, r3, #1
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	085b      	lsrs	r3, r3, #1
 8006624:	441a      	add	r2, r3
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	fbb2 f3f3 	udiv	r3, r2, r3
 800662e:	b29b      	uxth	r3, r3
 8006630:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006634:	2b0f      	cmp	r3, #15
 8006636:	d916      	bls.n	8006666 <UART_SetConfig+0x90e>
 8006638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800663e:	d212      	bcs.n	8006666 <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006642:	b29b      	uxth	r3, r3
 8006644:	f023 030f 	bic.w	r3, r3, #15
 8006648:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800664a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664c:	085b      	lsrs	r3, r3, #1
 800664e:	b29b      	uxth	r3, r3
 8006650:	f003 0307 	and.w	r3, r3, #7
 8006654:	b29a      	uxth	r2, r3
 8006656:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006658:	4313      	orrs	r3, r2
 800665a:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8006662:	60da      	str	r2, [r3, #12]
 8006664:	e0bb      	b.n	80067de <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800666c:	e0b7      	b.n	80067de <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 800666e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006672:	2b20      	cmp	r3, #32
 8006674:	dc4a      	bgt.n	800670c <UART_SetConfig+0x9b4>
 8006676:	2b00      	cmp	r3, #0
 8006678:	f2c0 8086 	blt.w	8006788 <UART_SetConfig+0xa30>
 800667c:	2b20      	cmp	r3, #32
 800667e:	f200 8083 	bhi.w	8006788 <UART_SetConfig+0xa30>
 8006682:	a201      	add	r2, pc, #4	; (adr r2, 8006688 <UART_SetConfig+0x930>)
 8006684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006688:	08006713 	.word	0x08006713
 800668c:	0800672d 	.word	0x0800672d
 8006690:	08006789 	.word	0x08006789
 8006694:	08006789 	.word	0x08006789
 8006698:	08006735 	.word	0x08006735
 800669c:	08006789 	.word	0x08006789
 80066a0:	08006789 	.word	0x08006789
 80066a4:	08006789 	.word	0x08006789
 80066a8:	08006745 	.word	0x08006745
 80066ac:	08006789 	.word	0x08006789
 80066b0:	08006789 	.word	0x08006789
 80066b4:	08006789 	.word	0x08006789
 80066b8:	08006789 	.word	0x08006789
 80066bc:	08006789 	.word	0x08006789
 80066c0:	08006789 	.word	0x08006789
 80066c4:	08006789 	.word	0x08006789
 80066c8:	08006755 	.word	0x08006755
 80066cc:	08006789 	.word	0x08006789
 80066d0:	08006789 	.word	0x08006789
 80066d4:	08006789 	.word	0x08006789
 80066d8:	08006789 	.word	0x08006789
 80066dc:	08006789 	.word	0x08006789
 80066e0:	08006789 	.word	0x08006789
 80066e4:	08006789 	.word	0x08006789
 80066e8:	08006789 	.word	0x08006789
 80066ec:	08006789 	.word	0x08006789
 80066f0:	08006789 	.word	0x08006789
 80066f4:	08006789 	.word	0x08006789
 80066f8:	08006789 	.word	0x08006789
 80066fc:	08006789 	.word	0x08006789
 8006700:	08006789 	.word	0x08006789
 8006704:	08006789 	.word	0x08006789
 8006708:	0800677b 	.word	0x0800677b
 800670c:	2b40      	cmp	r3, #64	; 0x40
 800670e:	d037      	beq.n	8006780 <UART_SetConfig+0xa28>
 8006710:	e03a      	b.n	8006788 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006712:	f7fc fffb 	bl	800370c <HAL_RCC_GetPCLK1Freq>
 8006716:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006718:	e03c      	b.n	8006794 <UART_SetConfig+0xa3c>
 800671a:	bf00      	nop
 800671c:	003d0900 	.word	0x003d0900
 8006720:	0800a904 	.word	0x0800a904
 8006724:	58024400 	.word	0x58024400
 8006728:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800672c:	f7fd f804 	bl	8003738 <HAL_RCC_GetPCLK2Freq>
 8006730:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006732:	e02f      	b.n	8006794 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006734:	f107 0314 	add.w	r3, r7, #20
 8006738:	4618      	mov	r0, r3
 800673a:	f7fd ff69 	bl	8004610 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800673e:	69bb      	ldr	r3, [r7, #24]
 8006740:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006742:	e027      	b.n	8006794 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006744:	f107 0308 	add.w	r3, r7, #8
 8006748:	4618      	mov	r0, r3
 800674a:	f7fe f8b5 	bl	80048b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006752:	e01f      	b.n	8006794 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006754:	4b2c      	ldr	r3, [pc, #176]	; (8006808 <UART_SetConfig+0xab0>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0320 	and.w	r3, r3, #32
 800675c:	2b00      	cmp	r3, #0
 800675e:	d009      	beq.n	8006774 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006760:	4b29      	ldr	r3, [pc, #164]	; (8006808 <UART_SetConfig+0xab0>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	08db      	lsrs	r3, r3, #3
 8006766:	f003 0303 	and.w	r3, r3, #3
 800676a:	4a28      	ldr	r2, [pc, #160]	; (800680c <UART_SetConfig+0xab4>)
 800676c:	fa22 f303 	lsr.w	r3, r2, r3
 8006770:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006772:	e00f      	b.n	8006794 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8006774:	4b25      	ldr	r3, [pc, #148]	; (800680c <UART_SetConfig+0xab4>)
 8006776:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006778:	e00c      	b.n	8006794 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800677a:	4b25      	ldr	r3, [pc, #148]	; (8006810 <UART_SetConfig+0xab8>)
 800677c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800677e:	e009      	b.n	8006794 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006780:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006784:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006786:	e005      	b.n	8006794 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 8006788:	2300      	movs	r3, #0
 800678a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8006792:	bf00      	nop
    }

    if (pclk != 0U)
 8006794:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006796:	2b00      	cmp	r3, #0
 8006798:	d021      	beq.n	80067de <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800679e:	4a1d      	ldr	r2, [pc, #116]	; (8006814 <UART_SetConfig+0xabc>)
 80067a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067a4:	461a      	mov	r2, r3
 80067a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a8:	fbb3 f2f2 	udiv	r2, r3, r2
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	085b      	lsrs	r3, r3, #1
 80067b2:	441a      	add	r2, r3
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80067bc:	b29b      	uxth	r3, r3
 80067be:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c2:	2b0f      	cmp	r3, #15
 80067c4:	d908      	bls.n	80067d8 <UART_SetConfig+0xa80>
 80067c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067cc:	d204      	bcs.n	80067d8 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067d4:	60da      	str	r2, [r3, #12]
 80067d6:	e002      	b.n	80067de <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2201      	movs	r2, #1
 80067e2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80067fa:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3738      	adds	r7, #56	; 0x38
 8006802:	46bd      	mov	sp, r7
 8006804:	bdb0      	pop	{r4, r5, r7, pc}
 8006806:	bf00      	nop
 8006808:	58024400 	.word	0x58024400
 800680c:	03d09000 	.word	0x03d09000
 8006810:	003d0900 	.word	0x003d0900
 8006814:	0800a904 	.word	0x0800a904

08006818 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00a      	beq.n	8006842 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	430a      	orrs	r2, r1
 8006840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006846:	f003 0302 	and.w	r3, r3, #2
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00a      	beq.n	8006864 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	430a      	orrs	r2, r1
 8006862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006868:	f003 0304 	and.w	r3, r3, #4
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00a      	beq.n	8006886 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	430a      	orrs	r2, r1
 8006884:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800688a:	f003 0308 	and.w	r3, r3, #8
 800688e:	2b00      	cmp	r3, #0
 8006890:	d00a      	beq.n	80068a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	685b      	ldr	r3, [r3, #4]
 8006898:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	430a      	orrs	r2, r1
 80068a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ac:	f003 0310 	and.w	r3, r3, #16
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d00a      	beq.n	80068ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	689b      	ldr	r3, [r3, #8]
 80068ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	430a      	orrs	r2, r1
 80068c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ce:	f003 0320 	and.w	r3, r3, #32
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d00a      	beq.n	80068ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	430a      	orrs	r2, r1
 80068ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d01a      	beq.n	800692e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	430a      	orrs	r2, r1
 800690c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006912:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006916:	d10a      	bne.n	800692e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	430a      	orrs	r2, r1
 800692c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	430a      	orrs	r2, r1
 800694e:	605a      	str	r2, [r3, #4]
  }
}
 8006950:	bf00      	nop
 8006952:	370c      	adds	r7, #12
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b086      	sub	sp, #24
 8006960:	af02      	add	r7, sp, #8
 8006962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800696c:	f7fa fe6c 	bl	8001648 <HAL_GetTick>
 8006970:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0308 	and.w	r3, r3, #8
 800697c:	2b08      	cmp	r3, #8
 800697e:	d10e      	bne.n	800699e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006980:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006984:	9300      	str	r3, [sp, #0]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f000 f82f 	bl	80069f2 <UART_WaitOnFlagUntilTimeout>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	e025      	b.n	80069ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 0304 	and.w	r3, r3, #4
 80069a8:	2b04      	cmp	r3, #4
 80069aa:	d10e      	bne.n	80069ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80069b0:	9300      	str	r3, [sp, #0]
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f819 	bl	80069f2 <UART_WaitOnFlagUntilTimeout>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d001      	beq.n	80069ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e00f      	b.n	80069ea <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2220      	movs	r2, #32
 80069ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2200      	movs	r2, #0
 80069e4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80069e8:	2300      	movs	r3, #0
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	60f8      	str	r0, [r7, #12]
 80069fa:	60b9      	str	r1, [r7, #8]
 80069fc:	603b      	str	r3, [r7, #0]
 80069fe:	4613      	mov	r3, r2
 8006a00:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a02:	e062      	b.n	8006aca <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a0a:	d05e      	beq.n	8006aca <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a0c:	f7fa fe1c 	bl	8001648 <HAL_GetTick>
 8006a10:	4602      	mov	r2, r0
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	69ba      	ldr	r2, [r7, #24]
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d302      	bcc.n	8006a22 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a1c:	69bb      	ldr	r3, [r7, #24]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d11d      	bne.n	8006a5e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a30:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	689a      	ldr	r2, [r3, #8]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0201 	bic.w	r2, r2, #1
 8006a40:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2220      	movs	r2, #32
 8006a46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2220      	movs	r2, #32
 8006a4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006a5a:	2303      	movs	r3, #3
 8006a5c:	e045      	b.n	8006aea <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0304 	and.w	r3, r3, #4
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d02e      	beq.n	8006aca <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	69db      	ldr	r3, [r3, #28]
 8006a72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006a7a:	d126      	bne.n	8006aca <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a84:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a94:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	689a      	ldr	r2, [r3, #8]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f022 0201 	bic.w	r2, r2, #1
 8006aa4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2220      	movs	r2, #32
 8006ab2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e00f      	b.n	8006aea <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	69da      	ldr	r2, [r3, #28]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	4013      	ands	r3, r2
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	bf0c      	ite	eq
 8006ada:	2301      	moveq	r3, #1
 8006adc:	2300      	movne	r3, #0
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	461a      	mov	r2, r3
 8006ae2:	79fb      	ldrb	r3, [r7, #7]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d08d      	beq.n	8006a04 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ae8:	2300      	movs	r3, #0
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3710      	adds	r7, #16
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}

08006af2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006af2:	b480      	push	{r7}
 8006af4:	b085      	sub	sp, #20
 8006af6:	af00      	add	r7, sp, #0
 8006af8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d101      	bne.n	8006b08 <HAL_UARTEx_DisableFifoMode+0x16>
 8006b04:	2302      	movs	r3, #2
 8006b06:	e027      	b.n	8006b58 <HAL_UARTEx_DisableFifoMode+0x66>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2224      	movs	r2, #36	; 0x24
 8006b14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f022 0201 	bic.w	r2, r2, #1
 8006b2e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006b36:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2220      	movs	r2, #32
 8006b4a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3714      	adds	r7, #20
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d101      	bne.n	8006b7c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006b78:	2302      	movs	r3, #2
 8006b7a:	e02d      	b.n	8006bd8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2224      	movs	r2, #36	; 0x24
 8006b88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681a      	ldr	r2, [r3, #0]
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f022 0201 	bic.w	r2, r2, #1
 8006ba2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	683a      	ldr	r2, [r7, #0]
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f000 f84f 	bl	8006c5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3710      	adds	r7, #16
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d101      	bne.n	8006bf8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006bf4:	2302      	movs	r3, #2
 8006bf6:	e02d      	b.n	8006c54 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2224      	movs	r2, #36	; 0x24
 8006c04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 0201 	bic.w	r2, r2, #1
 8006c1e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f000 f811 	bl	8006c5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2220      	movs	r2, #32
 8006c46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006c52:	2300      	movs	r3, #0
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3710      	adds	r7, #16
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b085      	sub	sp, #20
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d108      	bne.n	8006c7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006c7c:	e031      	b.n	8006ce2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006c7e:	2310      	movs	r3, #16
 8006c80:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006c82:	2310      	movs	r3, #16
 8006c84:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	0e5b      	lsrs	r3, r3, #25
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	f003 0307 	and.w	r3, r3, #7
 8006c94:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	0f5b      	lsrs	r3, r3, #29
 8006c9e:	b2db      	uxtb	r3, r3
 8006ca0:	f003 0307 	and.w	r3, r3, #7
 8006ca4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ca6:	7bbb      	ldrb	r3, [r7, #14]
 8006ca8:	7b3a      	ldrb	r2, [r7, #12]
 8006caa:	4911      	ldr	r1, [pc, #68]	; (8006cf0 <UARTEx_SetNbDataToProcess+0x94>)
 8006cac:	5c8a      	ldrb	r2, [r1, r2]
 8006cae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006cb2:	7b3a      	ldrb	r2, [r7, #12]
 8006cb4:	490f      	ldr	r1, [pc, #60]	; (8006cf4 <UARTEx_SetNbDataToProcess+0x98>)
 8006cb6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006cb8:	fb93 f3f2 	sdiv	r3, r3, r2
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cc4:	7bfb      	ldrb	r3, [r7, #15]
 8006cc6:	7b7a      	ldrb	r2, [r7, #13]
 8006cc8:	4909      	ldr	r1, [pc, #36]	; (8006cf0 <UARTEx_SetNbDataToProcess+0x94>)
 8006cca:	5c8a      	ldrb	r2, [r1, r2]
 8006ccc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006cd0:	7b7a      	ldrb	r2, [r7, #13]
 8006cd2:	4908      	ldr	r1, [pc, #32]	; (8006cf4 <UARTEx_SetNbDataToProcess+0x98>)
 8006cd4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006cd6:	fb93 f3f2 	sdiv	r3, r3, r2
 8006cda:	b29a      	uxth	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006ce2:	bf00      	nop
 8006ce4:	3714      	adds	r7, #20
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	0800a91c 	.word	0x0800a91c
 8006cf4:	0800a924 	.word	0x0800a924

08006cf8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006cf8:	b084      	sub	sp, #16
 8006cfa:	b580      	push	{r7, lr}
 8006cfc:	b084      	sub	sp, #16
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
 8006d02:	f107 001c 	add.w	r0, r7, #28
 8006d06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d120      	bne.n	8006d52 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d14:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	68da      	ldr	r2, [r3, #12]
 8006d20:	4b2a      	ldr	r3, [pc, #168]	; (8006dcc <USB_CoreInit+0xd4>)
 8006d22:	4013      	ands	r3, r2
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006d34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d105      	bne.n	8006d46 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 fa60 	bl	800720c <USB_CoreReset>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	73fb      	strb	r3, [r7, #15]
 8006d50:	e01a      	b.n	8006d88 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 fa54 	bl	800720c <USB_CoreReset>
 8006d64:	4603      	mov	r3, r0
 8006d66:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006d68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d106      	bne.n	8006d7c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d72:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	639a      	str	r2, [r3, #56]	; 0x38
 8006d7a:	e005      	b.n	8006d88 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d80:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d116      	bne.n	8006dbc <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006d9c:	4b0c      	ldr	r3, [pc, #48]	; (8006dd0 <USB_CoreInit+0xd8>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	f043 0206 	orr.w	r2, r3, #6
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f043 0220 	orr.w	r2, r3, #32
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006dbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	3710      	adds	r7, #16
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006dc8:	b004      	add	sp, #16
 8006dca:	4770      	bx	lr
 8006dcc:	ffbdffbf 	.word	0xffbdffbf
 8006dd0:	03ee0000 	.word	0x03ee0000

08006dd4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	f023 0201 	bic.w	r2, r3, #1
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr

08006df6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006df6:	b580      	push	{r7, lr}
 8006df8:	b082      	sub	sp, #8
 8006dfa:	af00      	add	r7, sp, #0
 8006dfc:	6078      	str	r0, [r7, #4]
 8006dfe:	460b      	mov	r3, r1
 8006e00:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006e0e:	78fb      	ldrb	r3, [r7, #3]
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d106      	bne.n	8006e22 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	60da      	str	r2, [r3, #12]
 8006e20:	e00b      	b.n	8006e3a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006e22:	78fb      	ldrb	r3, [r7, #3]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d106      	bne.n	8006e36 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	60da      	str	r2, [r3, #12]
 8006e34:	e001      	b.n	8006e3a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e003      	b.n	8006e42 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006e3a:	2032      	movs	r0, #50	; 0x32
 8006e3c:	f7fa fc10 	bl	8001660 <HAL_Delay>

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
	...

08006e4c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006e4c:	b084      	sub	sp, #16
 8006e4e:	b580      	push	{r7, lr}
 8006e50:	b086      	sub	sp, #24
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
 8006e56:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006e5a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006e66:	2300      	movs	r3, #0
 8006e68:	613b      	str	r3, [r7, #16]
 8006e6a:	e009      	b.n	8006e80 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	3340      	adds	r3, #64	; 0x40
 8006e72:	009b      	lsls	r3, r3, #2
 8006e74:	4413      	add	r3, r2
 8006e76:	2200      	movs	r2, #0
 8006e78:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	613b      	str	r3, [r7, #16]
 8006e80:	693b      	ldr	r3, [r7, #16]
 8006e82:	2b0e      	cmp	r3, #14
 8006e84:	d9f2      	bls.n	8006e6c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d11c      	bne.n	8006ec6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e9a:	f043 0302 	orr.w	r3, r3, #2
 8006e9e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	601a      	str	r2, [r3, #0]
 8006ec4:	e005      	b.n	8006ed2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eca:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006ed8:	461a      	mov	r2, r3
 8006eda:	2300      	movs	r3, #0
 8006edc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006eec:	461a      	mov	r2, r3
 8006eee:	680b      	ldr	r3, [r1, #0]
 8006ef0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d10c      	bne.n	8006f12 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d104      	bne.n	8006f08 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006efe:	2100      	movs	r1, #0
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 f949 	bl	8007198 <USB_SetDevSpeed>
 8006f06:	e008      	b.n	8006f1a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006f08:	2101      	movs	r1, #1
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f000 f944 	bl	8007198 <USB_SetDevSpeed>
 8006f10:	e003      	b.n	8006f1a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006f12:	2103      	movs	r1, #3
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 f93f 	bl	8007198 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006f1a:	2110      	movs	r1, #16
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 f8f3 	bl	8007108 <USB_FlushTxFifo>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d001      	beq.n	8006f2c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 f911 	bl	8007154 <USB_FlushRxFifo>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d001      	beq.n	8006f3c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f42:	461a      	mov	r2, r3
 8006f44:	2300      	movs	r3, #0
 8006f46:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f4e:	461a      	mov	r2, r3
 8006f50:	2300      	movs	r3, #0
 8006f52:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f60:	2300      	movs	r3, #0
 8006f62:	613b      	str	r3, [r7, #16]
 8006f64:	e043      	b.n	8006fee <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	015a      	lsls	r2, r3, #5
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	4413      	add	r3, r2
 8006f6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006f78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006f7c:	d118      	bne.n	8006fb0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d10a      	bne.n	8006f9a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f90:	461a      	mov	r2, r3
 8006f92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006f96:	6013      	str	r3, [r2, #0]
 8006f98:	e013      	b.n	8006fc2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	015a      	lsls	r2, r3, #5
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	4413      	add	r3, r2
 8006fa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006fac:	6013      	str	r3, [r2, #0]
 8006fae:	e008      	b.n	8006fc2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	015a      	lsls	r2, r3, #5
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	4413      	add	r3, r2
 8006fb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	015a      	lsls	r2, r3, #5
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	4413      	add	r3, r2
 8006fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fce:	461a      	mov	r2, r3
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	015a      	lsls	r2, r3, #5
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	4413      	add	r3, r2
 8006fdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006fe6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006fe8:	693b      	ldr	r3, [r7, #16]
 8006fea:	3301      	adds	r3, #1
 8006fec:	613b      	str	r3, [r7, #16]
 8006fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d3b7      	bcc.n	8006f66 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	613b      	str	r3, [r7, #16]
 8006ffa:	e043      	b.n	8007084 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	015a      	lsls	r2, r3, #5
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	4413      	add	r3, r2
 8007004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800700e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007012:	d118      	bne.n	8007046 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d10a      	bne.n	8007030 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	015a      	lsls	r2, r3, #5
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	4413      	add	r3, r2
 8007022:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007026:	461a      	mov	r2, r3
 8007028:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800702c:	6013      	str	r3, [r2, #0]
 800702e:	e013      	b.n	8007058 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	015a      	lsls	r2, r3, #5
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	4413      	add	r3, r2
 8007038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800703c:	461a      	mov	r2, r3
 800703e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007042:	6013      	str	r3, [r2, #0]
 8007044:	e008      	b.n	8007058 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007046:	693b      	ldr	r3, [r7, #16]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	4413      	add	r3, r2
 800704e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007052:	461a      	mov	r2, r3
 8007054:	2300      	movs	r3, #0
 8007056:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	015a      	lsls	r2, r3, #5
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4413      	add	r3, r2
 8007060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007064:	461a      	mov	r2, r3
 8007066:	2300      	movs	r3, #0
 8007068:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	015a      	lsls	r2, r3, #5
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	4413      	add	r3, r2
 8007072:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007076:	461a      	mov	r2, r3
 8007078:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800707c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	3301      	adds	r3, #1
 8007082:	613b      	str	r3, [r7, #16]
 8007084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	429a      	cmp	r2, r3
 800708a:	d3b7      	bcc.n	8006ffc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007092:	691b      	ldr	r3, [r3, #16]
 8007094:	68fa      	ldr	r2, [r7, #12]
 8007096:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800709a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800709e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80070ac:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80070ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d105      	bne.n	80070c0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	699b      	ldr	r3, [r3, #24]
 80070b8:	f043 0210 	orr.w	r2, r3, #16
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	699a      	ldr	r2, [r3, #24]
 80070c4:	4b0e      	ldr	r3, [pc, #56]	; (8007100 <USB_DevInit+0x2b4>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80070cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d005      	beq.n	80070de <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	f043 0208 	orr.w	r2, r3, #8
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80070de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d105      	bne.n	80070f0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	699a      	ldr	r2, [r3, #24]
 80070e8:	4b06      	ldr	r3, [pc, #24]	; (8007104 <USB_DevInit+0x2b8>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80070f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3718      	adds	r7, #24
 80070f6:	46bd      	mov	sp, r7
 80070f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070fc:	b004      	add	sp, #16
 80070fe:	4770      	bx	lr
 8007100:	803c3800 	.word	0x803c3800
 8007104:	40000004 	.word	0x40000004

08007108 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007108:	b480      	push	{r7}
 800710a:	b085      	sub	sp, #20
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007112:	2300      	movs	r3, #0
 8007114:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	019b      	lsls	r3, r3, #6
 800711a:	f043 0220 	orr.w	r2, r3, #32
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	3301      	adds	r3, #1
 8007126:	60fb      	str	r3, [r7, #12]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	4a09      	ldr	r2, [pc, #36]	; (8007150 <USB_FlushTxFifo+0x48>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d901      	bls.n	8007134 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007130:	2303      	movs	r3, #3
 8007132:	e006      	b.n	8007142 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	f003 0320 	and.w	r3, r3, #32
 800713c:	2b20      	cmp	r3, #32
 800713e:	d0f0      	beq.n	8007122 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3714      	adds	r7, #20
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr
 800714e:	bf00      	nop
 8007150:	00030d40 	.word	0x00030d40

08007154 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800715c:	2300      	movs	r3, #0
 800715e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2210      	movs	r2, #16
 8007164:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	3301      	adds	r3, #1
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	4a09      	ldr	r2, [pc, #36]	; (8007194 <USB_FlushRxFifo+0x40>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d901      	bls.n	8007178 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e006      	b.n	8007186 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	f003 0310 	and.w	r3, r3, #16
 8007180:	2b10      	cmp	r3, #16
 8007182:	d0f0      	beq.n	8007166 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007184:	2300      	movs	r3, #0
}
 8007186:	4618      	mov	r0, r3
 8007188:	3714      	adds	r7, #20
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	00030d40 	.word	0x00030d40

08007198 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	460b      	mov	r3, r1
 80071a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071ae:	681a      	ldr	r2, [r3, #0]
 80071b0:	78fb      	ldrb	r3, [r7, #3]
 80071b2:	68f9      	ldr	r1, [r7, #12]
 80071b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80071b8:	4313      	orrs	r3, r2
 80071ba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80071bc:	2300      	movs	r3, #0
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3714      	adds	r7, #20
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr

080071ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80071ca:	b480      	push	{r7}
 80071cc:	b085      	sub	sp, #20
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	68fa      	ldr	r2, [r7, #12]
 80071e0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80071e4:	f023 0303 	bic.w	r3, r3, #3
 80071e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	68fa      	ldr	r2, [r7, #12]
 80071f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80071f8:	f043 0302 	orr.w	r3, r3, #2
 80071fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80071fe:	2300      	movs	r3, #0
}
 8007200:	4618      	mov	r0, r3
 8007202:	3714      	adds	r7, #20
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800720c:	b480      	push	{r7}
 800720e:	b085      	sub	sp, #20
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007214:	2300      	movs	r3, #0
 8007216:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	3301      	adds	r3, #1
 800721c:	60fb      	str	r3, [r7, #12]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	4a13      	ldr	r2, [pc, #76]	; (8007270 <USB_CoreReset+0x64>)
 8007222:	4293      	cmp	r3, r2
 8007224:	d901      	bls.n	800722a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e01b      	b.n	8007262 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	691b      	ldr	r3, [r3, #16]
 800722e:	2b00      	cmp	r3, #0
 8007230:	daf2      	bge.n	8007218 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	691b      	ldr	r3, [r3, #16]
 800723a:	f043 0201 	orr.w	r2, r3, #1
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	3301      	adds	r3, #1
 8007246:	60fb      	str	r3, [r7, #12]
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	4a09      	ldr	r2, [pc, #36]	; (8007270 <USB_CoreReset+0x64>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d901      	bls.n	8007254 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007250:	2303      	movs	r3, #3
 8007252:	e006      	b.n	8007262 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	691b      	ldr	r3, [r3, #16]
 8007258:	f003 0301 	and.w	r3, r3, #1
 800725c:	2b01      	cmp	r3, #1
 800725e:	d0f0      	beq.n	8007242 <USB_CoreReset+0x36>

  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3714      	adds	r7, #20
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	00030d40 	.word	0x00030d40

08007274 <__NVIC_SetPriority>:
{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
 800727a:	4603      	mov	r3, r0
 800727c:	6039      	str	r1, [r7, #0]
 800727e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007280:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007284:	2b00      	cmp	r3, #0
 8007286:	db0a      	blt.n	800729e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007288:	683b      	ldr	r3, [r7, #0]
 800728a:	b2da      	uxtb	r2, r3
 800728c:	490c      	ldr	r1, [pc, #48]	; (80072c0 <__NVIC_SetPriority+0x4c>)
 800728e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007292:	0112      	lsls	r2, r2, #4
 8007294:	b2d2      	uxtb	r2, r2
 8007296:	440b      	add	r3, r1
 8007298:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800729c:	e00a      	b.n	80072b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	4908      	ldr	r1, [pc, #32]	; (80072c4 <__NVIC_SetPriority+0x50>)
 80072a4:	88fb      	ldrh	r3, [r7, #6]
 80072a6:	f003 030f 	and.w	r3, r3, #15
 80072aa:	3b04      	subs	r3, #4
 80072ac:	0112      	lsls	r2, r2, #4
 80072ae:	b2d2      	uxtb	r2, r2
 80072b0:	440b      	add	r3, r1
 80072b2:	761a      	strb	r2, [r3, #24]
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr
 80072c0:	e000e100 	.word	0xe000e100
 80072c4:	e000ed00 	.word	0xe000ed00

080072c8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80072c8:	b580      	push	{r7, lr}
 80072ca:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80072cc:	2100      	movs	r1, #0
 80072ce:	f06f 0004 	mvn.w	r0, #4
 80072d2:	f7ff ffcf 	bl	8007274 <__NVIC_SetPriority>
#endif
}
 80072d6:	bf00      	nop
 80072d8:	bd80      	pop	{r7, pc}
	...

080072dc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072e2:	f3ef 8305 	mrs	r3, IPSR
 80072e6:	603b      	str	r3, [r7, #0]
  return(result);
 80072e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d003      	beq.n	80072f6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80072ee:	f06f 0305 	mvn.w	r3, #5
 80072f2:	607b      	str	r3, [r7, #4]
 80072f4:	e00c      	b.n	8007310 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80072f6:	4b0a      	ldr	r3, [pc, #40]	; (8007320 <osKernelInitialize+0x44>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d105      	bne.n	800730a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80072fe:	4b08      	ldr	r3, [pc, #32]	; (8007320 <osKernelInitialize+0x44>)
 8007300:	2201      	movs	r2, #1
 8007302:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007304:	2300      	movs	r3, #0
 8007306:	607b      	str	r3, [r7, #4]
 8007308:	e002      	b.n	8007310 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800730a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800730e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007310:	687b      	ldr	r3, [r7, #4]
}
 8007312:	4618      	mov	r0, r3
 8007314:	370c      	adds	r7, #12
 8007316:	46bd      	mov	sp, r7
 8007318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731c:	4770      	bx	lr
 800731e:	bf00      	nop
 8007320:	24000160 	.word	0x24000160

08007324 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007324:	b580      	push	{r7, lr}
 8007326:	b082      	sub	sp, #8
 8007328:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800732a:	f3ef 8305 	mrs	r3, IPSR
 800732e:	603b      	str	r3, [r7, #0]
  return(result);
 8007330:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007336:	f06f 0305 	mvn.w	r3, #5
 800733a:	607b      	str	r3, [r7, #4]
 800733c:	e010      	b.n	8007360 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800733e:	4b0b      	ldr	r3, [pc, #44]	; (800736c <osKernelStart+0x48>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	2b01      	cmp	r3, #1
 8007344:	d109      	bne.n	800735a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007346:	f7ff ffbf 	bl	80072c8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800734a:	4b08      	ldr	r3, [pc, #32]	; (800736c <osKernelStart+0x48>)
 800734c:	2202      	movs	r2, #2
 800734e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007350:	f001 fd4e 	bl	8008df0 <vTaskStartScheduler>
      stat = osOK;
 8007354:	2300      	movs	r3, #0
 8007356:	607b      	str	r3, [r7, #4]
 8007358:	e002      	b.n	8007360 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800735a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800735e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007360:	687b      	ldr	r3, [r7, #4]
}
 8007362:	4618      	mov	r0, r3
 8007364:	3708      	adds	r7, #8
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	24000160 	.word	0x24000160

08007370 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007370:	b580      	push	{r7, lr}
 8007372:	b08e      	sub	sp, #56	; 0x38
 8007374:	af04      	add	r7, sp, #16
 8007376:	60f8      	str	r0, [r7, #12]
 8007378:	60b9      	str	r1, [r7, #8]
 800737a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800737c:	2300      	movs	r3, #0
 800737e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007380:	f3ef 8305 	mrs	r3, IPSR
 8007384:	617b      	str	r3, [r7, #20]
  return(result);
 8007386:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007388:	2b00      	cmp	r3, #0
 800738a:	d17e      	bne.n	800748a <osThreadNew+0x11a>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d07b      	beq.n	800748a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007392:	2380      	movs	r3, #128	; 0x80
 8007394:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007396:	2318      	movs	r3, #24
 8007398:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800739a:	2300      	movs	r3, #0
 800739c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800739e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073a2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d045      	beq.n	8007436 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d002      	beq.n	80073b8 <osThreadNew+0x48>
        name = attr->name;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	699b      	ldr	r3, [r3, #24]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d002      	beq.n	80073c6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d008      	beq.n	80073de <osThreadNew+0x6e>
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	2b38      	cmp	r3, #56	; 0x38
 80073d0:	d805      	bhi.n	80073de <osThreadNew+0x6e>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	f003 0301 	and.w	r3, r3, #1
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <osThreadNew+0x72>
        return (NULL);
 80073de:	2300      	movs	r3, #0
 80073e0:	e054      	b.n	800748c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	695b      	ldr	r3, [r3, #20]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d003      	beq.n	80073f2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	089b      	lsrs	r3, r3, #2
 80073f0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d00e      	beq.n	8007418 <osThreadNew+0xa8>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	2b5b      	cmp	r3, #91	; 0x5b
 8007400:	d90a      	bls.n	8007418 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007406:	2b00      	cmp	r3, #0
 8007408:	d006      	beq.n	8007418 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d002      	beq.n	8007418 <osThreadNew+0xa8>
        mem = 1;
 8007412:	2301      	movs	r3, #1
 8007414:	61bb      	str	r3, [r7, #24]
 8007416:	e010      	b.n	800743a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d10c      	bne.n	800743a <osThreadNew+0xca>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	68db      	ldr	r3, [r3, #12]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d108      	bne.n	800743a <osThreadNew+0xca>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d104      	bne.n	800743a <osThreadNew+0xca>
          mem = 0;
 8007430:	2300      	movs	r3, #0
 8007432:	61bb      	str	r3, [r7, #24]
 8007434:	e001      	b.n	800743a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007436:	2300      	movs	r3, #0
 8007438:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	2b01      	cmp	r3, #1
 800743e:	d110      	bne.n	8007462 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007444:	687a      	ldr	r2, [r7, #4]
 8007446:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007448:	9202      	str	r2, [sp, #8]
 800744a:	9301      	str	r3, [sp, #4]
 800744c:	69fb      	ldr	r3, [r7, #28]
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	6a3a      	ldr	r2, [r7, #32]
 8007454:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007456:	68f8      	ldr	r0, [r7, #12]
 8007458:	f001 faf4 	bl	8008a44 <xTaskCreateStatic>
 800745c:	4603      	mov	r3, r0
 800745e:	613b      	str	r3, [r7, #16]
 8007460:	e013      	b.n	800748a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d110      	bne.n	800748a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007468:	6a3b      	ldr	r3, [r7, #32]
 800746a:	b29a      	uxth	r2, r3
 800746c:	f107 0310 	add.w	r3, r7, #16
 8007470:	9301      	str	r3, [sp, #4]
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	9300      	str	r3, [sp, #0]
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f001 fb3f 	bl	8008afe <xTaskCreate>
 8007480:	4603      	mov	r3, r0
 8007482:	2b01      	cmp	r3, #1
 8007484:	d001      	beq.n	800748a <osThreadNew+0x11a>
            hTask = NULL;
 8007486:	2300      	movs	r3, #0
 8007488:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800748a:	693b      	ldr	r3, [r7, #16]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3728      	adds	r7, #40	; 0x28
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800749c:	f3ef 8305 	mrs	r3, IPSR
 80074a0:	60bb      	str	r3, [r7, #8]
  return(result);
 80074a2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d003      	beq.n	80074b0 <osDelay+0x1c>
    stat = osErrorISR;
 80074a8:	f06f 0305 	mvn.w	r3, #5
 80074ac:	60fb      	str	r3, [r7, #12]
 80074ae:	e007      	b.n	80074c0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80074b0:	2300      	movs	r3, #0
 80074b2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d002      	beq.n	80074c0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f001 fc64 	bl	8008d88 <vTaskDelay>
    }
  }

  return (stat);
 80074c0:	68fb      	ldr	r3, [r7, #12]
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3710      	adds	r7, #16
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}

080074ca <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b08a      	sub	sp, #40	; 0x28
 80074ce:	af02      	add	r7, sp, #8
 80074d0:	60f8      	str	r0, [r7, #12]
 80074d2:	60b9      	str	r1, [r7, #8]
 80074d4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80074d6:	2300      	movs	r3, #0
 80074d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074da:	f3ef 8305 	mrs	r3, IPSR
 80074de:	613b      	str	r3, [r7, #16]
  return(result);
 80074e0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d15f      	bne.n	80075a6 <osMessageQueueNew+0xdc>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d05c      	beq.n	80075a6 <osMessageQueueNew+0xdc>
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d059      	beq.n	80075a6 <osMessageQueueNew+0xdc>
    mem = -1;
 80074f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80074f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d029      	beq.n	8007552 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d012      	beq.n	800752c <osMessageQueueNew+0x62>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	2b4f      	cmp	r3, #79	; 0x4f
 800750c:	d90e      	bls.n	800752c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00a      	beq.n	800752c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	695a      	ldr	r2, [r3, #20]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	fb01 f303 	mul.w	r3, r1, r3
 8007522:	429a      	cmp	r2, r3
 8007524:	d302      	bcc.n	800752c <osMessageQueueNew+0x62>
        mem = 1;
 8007526:	2301      	movs	r3, #1
 8007528:	61bb      	str	r3, [r7, #24]
 800752a:	e014      	b.n	8007556 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d110      	bne.n	8007556 <osMessageQueueNew+0x8c>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d10c      	bne.n	8007556 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007540:	2b00      	cmp	r3, #0
 8007542:	d108      	bne.n	8007556 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	695b      	ldr	r3, [r3, #20]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d104      	bne.n	8007556 <osMessageQueueNew+0x8c>
          mem = 0;
 800754c:	2300      	movs	r3, #0
 800754e:	61bb      	str	r3, [r7, #24]
 8007550:	e001      	b.n	8007556 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007552:	2300      	movs	r3, #0
 8007554:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007556:	69bb      	ldr	r3, [r7, #24]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d10b      	bne.n	8007574 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	691a      	ldr	r2, [r3, #16]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	2100      	movs	r1, #0
 8007566:	9100      	str	r1, [sp, #0]
 8007568:	68b9      	ldr	r1, [r7, #8]
 800756a:	68f8      	ldr	r0, [r7, #12]
 800756c:	f000 fdac 	bl	80080c8 <xQueueGenericCreateStatic>
 8007570:	61f8      	str	r0, [r7, #28]
 8007572:	e008      	b.n	8007586 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d105      	bne.n	8007586 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800757a:	2200      	movs	r2, #0
 800757c:	68b9      	ldr	r1, [r7, #8]
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f000 fe1a 	bl	80081b8 <xQueueGenericCreate>
 8007584:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00c      	beq.n	80075a6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d003      	beq.n	800759a <osMessageQueueNew+0xd0>
        name = attr->name;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	617b      	str	r3, [r7, #20]
 8007598:	e001      	b.n	800759e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800759a:	2300      	movs	r3, #0
 800759c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800759e:	6979      	ldr	r1, [r7, #20]
 80075a0:	69f8      	ldr	r0, [r7, #28]
 80075a2:	f001 f9f1 	bl	8008988 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80075a6:	69fb      	ldr	r3, [r7, #28]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3720      	adds	r7, #32
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	4a07      	ldr	r2, [pc, #28]	; (80075dc <vApplicationGetIdleTaskMemory+0x2c>)
 80075c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	4a06      	ldr	r2, [pc, #24]	; (80075e0 <vApplicationGetIdleTaskMemory+0x30>)
 80075c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2280      	movs	r2, #128	; 0x80
 80075cc:	601a      	str	r2, [r3, #0]
}
 80075ce:	bf00      	nop
 80075d0:	3714      	adds	r7, #20
 80075d2:	46bd      	mov	sp, r7
 80075d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d8:	4770      	bx	lr
 80075da:	bf00      	nop
 80075dc:	24000164 	.word	0x24000164
 80075e0:	240001c0 	.word	0x240001c0

080075e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	4a07      	ldr	r2, [pc, #28]	; (8007610 <vApplicationGetTimerTaskMemory+0x2c>)
 80075f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	4a06      	ldr	r2, [pc, #24]	; (8007614 <vApplicationGetTimerTaskMemory+0x30>)
 80075fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007602:	601a      	str	r2, [r3, #0]
}
 8007604:	bf00      	nop
 8007606:	3714      	adds	r7, #20
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	240003c0 	.word	0x240003c0
 8007614:	2400041c 	.word	0x2400041c

08007618 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b08a      	sub	sp, #40	; 0x28
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007620:	2300      	movs	r3, #0
 8007622:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007624:	f001 fc4a 	bl	8008ebc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007628:	4b5b      	ldr	r3, [pc, #364]	; (8007798 <pvPortMalloc+0x180>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d101      	bne.n	8007634 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007630:	f000 f920 	bl	8007874 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007634:	4b59      	ldr	r3, [pc, #356]	; (800779c <pvPortMalloc+0x184>)
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4013      	ands	r3, r2
 800763c:	2b00      	cmp	r3, #0
 800763e:	f040 8093 	bne.w	8007768 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d01d      	beq.n	8007684 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007648:	2208      	movs	r2, #8
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	4413      	add	r3, r2
 800764e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f003 0307 	and.w	r3, r3, #7
 8007656:	2b00      	cmp	r3, #0
 8007658:	d014      	beq.n	8007684 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f023 0307 	bic.w	r3, r3, #7
 8007660:	3308      	adds	r3, #8
 8007662:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f003 0307 	and.w	r3, r3, #7
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00a      	beq.n	8007684 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800766e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007672:	f383 8811 	msr	BASEPRI, r3
 8007676:	f3bf 8f6f 	isb	sy
 800767a:	f3bf 8f4f 	dsb	sy
 800767e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007680:	bf00      	nop
 8007682:	e7fe      	b.n	8007682 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d06e      	beq.n	8007768 <pvPortMalloc+0x150>
 800768a:	4b45      	ldr	r3, [pc, #276]	; (80077a0 <pvPortMalloc+0x188>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	687a      	ldr	r2, [r7, #4]
 8007690:	429a      	cmp	r2, r3
 8007692:	d869      	bhi.n	8007768 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007694:	4b43      	ldr	r3, [pc, #268]	; (80077a4 <pvPortMalloc+0x18c>)
 8007696:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007698:	4b42      	ldr	r3, [pc, #264]	; (80077a4 <pvPortMalloc+0x18c>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800769e:	e004      	b.n	80076aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80076a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80076a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d903      	bls.n	80076bc <pvPortMalloc+0xa4>
 80076b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d1f1      	bne.n	80076a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80076bc:	4b36      	ldr	r3, [pc, #216]	; (8007798 <pvPortMalloc+0x180>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d050      	beq.n	8007768 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2208      	movs	r2, #8
 80076cc:	4413      	add	r3, r2
 80076ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80076d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	6a3b      	ldr	r3, [r7, #32]
 80076d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	685a      	ldr	r2, [r3, #4]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	1ad2      	subs	r2, r2, r3
 80076e0:	2308      	movs	r3, #8
 80076e2:	005b      	lsls	r3, r3, #1
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d91f      	bls.n	8007728 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80076e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4413      	add	r3, r2
 80076ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	f003 0307 	and.w	r3, r3, #7
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00a      	beq.n	8007710 <pvPortMalloc+0xf8>
	__asm volatile
 80076fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076fe:	f383 8811 	msr	BASEPRI, r3
 8007702:	f3bf 8f6f 	isb	sy
 8007706:	f3bf 8f4f 	dsb	sy
 800770a:	613b      	str	r3, [r7, #16]
}
 800770c:	bf00      	nop
 800770e:	e7fe      	b.n	800770e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	685a      	ldr	r2, [r3, #4]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	1ad2      	subs	r2, r2, r3
 8007718:	69bb      	ldr	r3, [r7, #24]
 800771a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800771c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771e:	687a      	ldr	r2, [r7, #4]
 8007720:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007722:	69b8      	ldr	r0, [r7, #24]
 8007724:	f000 f908 	bl	8007938 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007728:	4b1d      	ldr	r3, [pc, #116]	; (80077a0 <pvPortMalloc+0x188>)
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	4a1b      	ldr	r2, [pc, #108]	; (80077a0 <pvPortMalloc+0x188>)
 8007734:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007736:	4b1a      	ldr	r3, [pc, #104]	; (80077a0 <pvPortMalloc+0x188>)
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	4b1b      	ldr	r3, [pc, #108]	; (80077a8 <pvPortMalloc+0x190>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	429a      	cmp	r2, r3
 8007740:	d203      	bcs.n	800774a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007742:	4b17      	ldr	r3, [pc, #92]	; (80077a0 <pvPortMalloc+0x188>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a18      	ldr	r2, [pc, #96]	; (80077a8 <pvPortMalloc+0x190>)
 8007748:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800774a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800774c:	685a      	ldr	r2, [r3, #4]
 800774e:	4b13      	ldr	r3, [pc, #76]	; (800779c <pvPortMalloc+0x184>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	431a      	orrs	r2, r3
 8007754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007756:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775a:	2200      	movs	r2, #0
 800775c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800775e:	4b13      	ldr	r3, [pc, #76]	; (80077ac <pvPortMalloc+0x194>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3301      	adds	r3, #1
 8007764:	4a11      	ldr	r2, [pc, #68]	; (80077ac <pvPortMalloc+0x194>)
 8007766:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007768:	f001 fbb6 	bl	8008ed8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	f003 0307 	and.w	r3, r3, #7
 8007772:	2b00      	cmp	r3, #0
 8007774:	d00a      	beq.n	800778c <pvPortMalloc+0x174>
	__asm volatile
 8007776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800777a:	f383 8811 	msr	BASEPRI, r3
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f3bf 8f4f 	dsb	sy
 8007786:	60fb      	str	r3, [r7, #12]
}
 8007788:	bf00      	nop
 800778a:	e7fe      	b.n	800778a <pvPortMalloc+0x172>
	return pvReturn;
 800778c:	69fb      	ldr	r3, [r7, #28]
}
 800778e:	4618      	mov	r0, r3
 8007790:	3728      	adds	r7, #40	; 0x28
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	24004424 	.word	0x24004424
 800779c:	24004438 	.word	0x24004438
 80077a0:	24004428 	.word	0x24004428
 80077a4:	2400441c 	.word	0x2400441c
 80077a8:	2400442c 	.word	0x2400442c
 80077ac:	24004430 	.word	0x24004430

080077b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b086      	sub	sp, #24
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d04d      	beq.n	800785e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80077c2:	2308      	movs	r3, #8
 80077c4:	425b      	negs	r3, r3
 80077c6:	697a      	ldr	r2, [r7, #20]
 80077c8:	4413      	add	r3, r2
 80077ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	4b24      	ldr	r3, [pc, #144]	; (8007868 <vPortFree+0xb8>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4013      	ands	r3, r2
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d10a      	bne.n	80077f4 <vPortFree+0x44>
	__asm volatile
 80077de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077e2:	f383 8811 	msr	BASEPRI, r3
 80077e6:	f3bf 8f6f 	isb	sy
 80077ea:	f3bf 8f4f 	dsb	sy
 80077ee:	60fb      	str	r3, [r7, #12]
}
 80077f0:	bf00      	nop
 80077f2:	e7fe      	b.n	80077f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d00a      	beq.n	8007812 <vPortFree+0x62>
	__asm volatile
 80077fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007800:	f383 8811 	msr	BASEPRI, r3
 8007804:	f3bf 8f6f 	isb	sy
 8007808:	f3bf 8f4f 	dsb	sy
 800780c:	60bb      	str	r3, [r7, #8]
}
 800780e:	bf00      	nop
 8007810:	e7fe      	b.n	8007810 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	685a      	ldr	r2, [r3, #4]
 8007816:	4b14      	ldr	r3, [pc, #80]	; (8007868 <vPortFree+0xb8>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4013      	ands	r3, r2
 800781c:	2b00      	cmp	r3, #0
 800781e:	d01e      	beq.n	800785e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d11a      	bne.n	800785e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	685a      	ldr	r2, [r3, #4]
 800782c:	4b0e      	ldr	r3, [pc, #56]	; (8007868 <vPortFree+0xb8>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	43db      	mvns	r3, r3
 8007832:	401a      	ands	r2, r3
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007838:	f001 fb40 	bl	8008ebc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	4b0a      	ldr	r3, [pc, #40]	; (800786c <vPortFree+0xbc>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4413      	add	r3, r2
 8007846:	4a09      	ldr	r2, [pc, #36]	; (800786c <vPortFree+0xbc>)
 8007848:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800784a:	6938      	ldr	r0, [r7, #16]
 800784c:	f000 f874 	bl	8007938 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007850:	4b07      	ldr	r3, [pc, #28]	; (8007870 <vPortFree+0xc0>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	3301      	adds	r3, #1
 8007856:	4a06      	ldr	r2, [pc, #24]	; (8007870 <vPortFree+0xc0>)
 8007858:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800785a:	f001 fb3d 	bl	8008ed8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800785e:	bf00      	nop
 8007860:	3718      	adds	r7, #24
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	24004438 	.word	0x24004438
 800786c:	24004428 	.word	0x24004428
 8007870:	24004434 	.word	0x24004434

08007874 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800787a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800787e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007880:	4b27      	ldr	r3, [pc, #156]	; (8007920 <prvHeapInit+0xac>)
 8007882:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f003 0307 	and.w	r3, r3, #7
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00c      	beq.n	80078a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	3307      	adds	r3, #7
 8007892:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f023 0307 	bic.w	r3, r3, #7
 800789a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800789c:	68ba      	ldr	r2, [r7, #8]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	4a1f      	ldr	r2, [pc, #124]	; (8007920 <prvHeapInit+0xac>)
 80078a4:	4413      	add	r3, r2
 80078a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80078ac:	4a1d      	ldr	r2, [pc, #116]	; (8007924 <prvHeapInit+0xb0>)
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80078b2:	4b1c      	ldr	r3, [pc, #112]	; (8007924 <prvHeapInit+0xb0>)
 80078b4:	2200      	movs	r2, #0
 80078b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	4413      	add	r3, r2
 80078be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80078c0:	2208      	movs	r2, #8
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	1a9b      	subs	r3, r3, r2
 80078c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f023 0307 	bic.w	r3, r3, #7
 80078ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	4a15      	ldr	r2, [pc, #84]	; (8007928 <prvHeapInit+0xb4>)
 80078d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80078d6:	4b14      	ldr	r3, [pc, #80]	; (8007928 <prvHeapInit+0xb4>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	2200      	movs	r2, #0
 80078dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80078de:	4b12      	ldr	r3, [pc, #72]	; (8007928 <prvHeapInit+0xb4>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	1ad2      	subs	r2, r2, r3
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80078f4:	4b0c      	ldr	r3, [pc, #48]	; (8007928 <prvHeapInit+0xb4>)
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	4a0a      	ldr	r2, [pc, #40]	; (800792c <prvHeapInit+0xb8>)
 8007902:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	4a09      	ldr	r2, [pc, #36]	; (8007930 <prvHeapInit+0xbc>)
 800790a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800790c:	4b09      	ldr	r3, [pc, #36]	; (8007934 <prvHeapInit+0xc0>)
 800790e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007912:	601a      	str	r2, [r3, #0]
}
 8007914:	bf00      	nop
 8007916:	3714      	adds	r7, #20
 8007918:	46bd      	mov	sp, r7
 800791a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791e:	4770      	bx	lr
 8007920:	2400081c 	.word	0x2400081c
 8007924:	2400441c 	.word	0x2400441c
 8007928:	24004424 	.word	0x24004424
 800792c:	2400442c 	.word	0x2400442c
 8007930:	24004428 	.word	0x24004428
 8007934:	24004438 	.word	0x24004438

08007938 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007938:	b480      	push	{r7}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007940:	4b28      	ldr	r3, [pc, #160]	; (80079e4 <prvInsertBlockIntoFreeList+0xac>)
 8007942:	60fb      	str	r3, [r7, #12]
 8007944:	e002      	b.n	800794c <prvInsertBlockIntoFreeList+0x14>
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	60fb      	str	r3, [r7, #12]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	687a      	ldr	r2, [r7, #4]
 8007952:	429a      	cmp	r2, r3
 8007954:	d8f7      	bhi.n	8007946 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	68ba      	ldr	r2, [r7, #8]
 8007960:	4413      	add	r3, r2
 8007962:	687a      	ldr	r2, [r7, #4]
 8007964:	429a      	cmp	r2, r3
 8007966:	d108      	bne.n	800797a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	685a      	ldr	r2, [r3, #4]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	441a      	add	r2, r3
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	68ba      	ldr	r2, [r7, #8]
 8007984:	441a      	add	r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	429a      	cmp	r2, r3
 800798c:	d118      	bne.n	80079c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	4b15      	ldr	r3, [pc, #84]	; (80079e8 <prvInsertBlockIntoFreeList+0xb0>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	429a      	cmp	r2, r3
 8007998:	d00d      	beq.n	80079b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	685a      	ldr	r2, [r3, #4]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	441a      	add	r2, r3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	601a      	str	r2, [r3, #0]
 80079b4:	e008      	b.n	80079c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80079b6:	4b0c      	ldr	r3, [pc, #48]	; (80079e8 <prvInsertBlockIntoFreeList+0xb0>)
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	601a      	str	r2, [r3, #0]
 80079be:	e003      	b.n	80079c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d002      	beq.n	80079d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079d6:	bf00      	nop
 80079d8:	3714      	adds	r7, #20
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr
 80079e2:	bf00      	nop
 80079e4:	2400441c 	.word	0x2400441c
 80079e8:	24004424 	.word	0x24004424

080079ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f103 0208 	add.w	r2, r3, #8
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f103 0208 	add.w	r2, r3, #8
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f103 0208 	add.w	r2, r3, #8
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007a20:	bf00      	nop
 8007a22:	370c      	adds	r7, #12
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b083      	sub	sp, #12
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007a3a:	bf00      	nop
 8007a3c:	370c      	adds	r7, #12
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a44:	4770      	bx	lr

08007a46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a46:	b480      	push	{r7}
 8007a48:	b085      	sub	sp, #20
 8007a4a:	af00      	add	r7, sp, #0
 8007a4c:	6078      	str	r0, [r7, #4]
 8007a4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	68fa      	ldr	r2, [r7, #12]
 8007a5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	689b      	ldr	r3, [r3, #8]
 8007a68:	683a      	ldr	r2, [r7, #0]
 8007a6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	683a      	ldr	r2, [r7, #0]
 8007a70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	1c5a      	adds	r2, r3, #1
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	601a      	str	r2, [r3, #0]
}
 8007a82:	bf00      	nop
 8007a84:	3714      	adds	r7, #20
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b085      	sub	sp, #20
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007aa4:	d103      	bne.n	8007aae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	60fb      	str	r3, [r7, #12]
 8007aac:	e00c      	b.n	8007ac8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	3308      	adds	r3, #8
 8007ab2:	60fb      	str	r3, [r7, #12]
 8007ab4:	e002      	b.n	8007abc <vListInsert+0x2e>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	60fb      	str	r3, [r7, #12]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68ba      	ldr	r2, [r7, #8]
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d2f6      	bcs.n	8007ab6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	685a      	ldr	r2, [r3, #4]
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	683a      	ldr	r2, [r7, #0]
 8007ad6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	68fa      	ldr	r2, [r7, #12]
 8007adc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	683a      	ldr	r2, [r7, #0]
 8007ae2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	1c5a      	adds	r2, r3, #1
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	601a      	str	r2, [r3, #0]
}
 8007af4:	bf00      	nop
 8007af6:	3714      	adds	r7, #20
 8007af8:	46bd      	mov	sp, r7
 8007afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afe:	4770      	bx	lr

08007b00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007b00:	b480      	push	{r7}
 8007b02:	b085      	sub	sp, #20
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	6892      	ldr	r2, [r2, #8]
 8007b16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	6852      	ldr	r2, [r2, #4]
 8007b20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	687a      	ldr	r2, [r7, #4]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d103      	bne.n	8007b34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	689a      	ldr	r2, [r3, #8]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	1e5a      	subs	r2, r3, #1
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3714      	adds	r7, #20
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b52:	4770      	bx	lr

08007b54 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b54:	b480      	push	{r7}
 8007b56:	b085      	sub	sp, #20
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	3b04      	subs	r3, #4
 8007b64:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007b6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	3b04      	subs	r3, #4
 8007b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	f023 0201 	bic.w	r2, r3, #1
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	3b04      	subs	r3, #4
 8007b82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b84:	4a0c      	ldr	r2, [pc, #48]	; (8007bb8 <pxPortInitialiseStack+0x64>)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	3b14      	subs	r3, #20
 8007b8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	3b04      	subs	r3, #4
 8007b9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f06f 0202 	mvn.w	r2, #2
 8007ba2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	3b20      	subs	r3, #32
 8007ba8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007baa:	68fb      	ldr	r3, [r7, #12]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3714      	adds	r7, #20
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr
 8007bb8:	08007bbd 	.word	0x08007bbd

08007bbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007bc6:	4b12      	ldr	r3, [pc, #72]	; (8007c10 <prvTaskExitError+0x54>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007bce:	d00a      	beq.n	8007be6 <prvTaskExitError+0x2a>
	__asm volatile
 8007bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd4:	f383 8811 	msr	BASEPRI, r3
 8007bd8:	f3bf 8f6f 	isb	sy
 8007bdc:	f3bf 8f4f 	dsb	sy
 8007be0:	60fb      	str	r3, [r7, #12]
}
 8007be2:	bf00      	nop
 8007be4:	e7fe      	b.n	8007be4 <prvTaskExitError+0x28>
	__asm volatile
 8007be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bea:	f383 8811 	msr	BASEPRI, r3
 8007bee:	f3bf 8f6f 	isb	sy
 8007bf2:	f3bf 8f4f 	dsb	sy
 8007bf6:	60bb      	str	r3, [r7, #8]
}
 8007bf8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007bfa:	bf00      	nop
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d0fc      	beq.n	8007bfc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c02:	bf00      	nop
 8007c04:	bf00      	nop
 8007c06:	3714      	adds	r7, #20
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0e:	4770      	bx	lr
 8007c10:	24000010 	.word	0x24000010
	...

08007c20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c20:	4b07      	ldr	r3, [pc, #28]	; (8007c40 <pxCurrentTCBConst2>)
 8007c22:	6819      	ldr	r1, [r3, #0]
 8007c24:	6808      	ldr	r0, [r1, #0]
 8007c26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c2a:	f380 8809 	msr	PSP, r0
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f04f 0000 	mov.w	r0, #0
 8007c36:	f380 8811 	msr	BASEPRI, r0
 8007c3a:	4770      	bx	lr
 8007c3c:	f3af 8000 	nop.w

08007c40 <pxCurrentTCBConst2>:
 8007c40:	24004444 	.word	0x24004444
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c44:	bf00      	nop
 8007c46:	bf00      	nop

08007c48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007c48:	4808      	ldr	r0, [pc, #32]	; (8007c6c <prvPortStartFirstTask+0x24>)
 8007c4a:	6800      	ldr	r0, [r0, #0]
 8007c4c:	6800      	ldr	r0, [r0, #0]
 8007c4e:	f380 8808 	msr	MSP, r0
 8007c52:	f04f 0000 	mov.w	r0, #0
 8007c56:	f380 8814 	msr	CONTROL, r0
 8007c5a:	b662      	cpsie	i
 8007c5c:	b661      	cpsie	f
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	f3bf 8f6f 	isb	sy
 8007c66:	df00      	svc	0
 8007c68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c6a:	bf00      	nop
 8007c6c:	e000ed08 	.word	0xe000ed08

08007c70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b086      	sub	sp, #24
 8007c74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007c76:	4b46      	ldr	r3, [pc, #280]	; (8007d90 <xPortStartScheduler+0x120>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4a46      	ldr	r2, [pc, #280]	; (8007d94 <xPortStartScheduler+0x124>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d10a      	bne.n	8007c96 <xPortStartScheduler+0x26>
	__asm volatile
 8007c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	613b      	str	r3, [r7, #16]
}
 8007c92:	bf00      	nop
 8007c94:	e7fe      	b.n	8007c94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007c96:	4b3e      	ldr	r3, [pc, #248]	; (8007d90 <xPortStartScheduler+0x120>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a3f      	ldr	r2, [pc, #252]	; (8007d98 <xPortStartScheduler+0x128>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d10a      	bne.n	8007cb6 <xPortStartScheduler+0x46>
	__asm volatile
 8007ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca4:	f383 8811 	msr	BASEPRI, r3
 8007ca8:	f3bf 8f6f 	isb	sy
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	60fb      	str	r3, [r7, #12]
}
 8007cb2:	bf00      	nop
 8007cb4:	e7fe      	b.n	8007cb4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007cb6:	4b39      	ldr	r3, [pc, #228]	; (8007d9c <xPortStartScheduler+0x12c>)
 8007cb8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	22ff      	movs	r2, #255	; 0xff
 8007cc6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	781b      	ldrb	r3, [r3, #0]
 8007ccc:	b2db      	uxtb	r3, r3
 8007cce:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007cd0:	78fb      	ldrb	r3, [r7, #3]
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007cd8:	b2da      	uxtb	r2, r3
 8007cda:	4b31      	ldr	r3, [pc, #196]	; (8007da0 <xPortStartScheduler+0x130>)
 8007cdc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007cde:	4b31      	ldr	r3, [pc, #196]	; (8007da4 <xPortStartScheduler+0x134>)
 8007ce0:	2207      	movs	r2, #7
 8007ce2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ce4:	e009      	b.n	8007cfa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007ce6:	4b2f      	ldr	r3, [pc, #188]	; (8007da4 <xPortStartScheduler+0x134>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	3b01      	subs	r3, #1
 8007cec:	4a2d      	ldr	r2, [pc, #180]	; (8007da4 <xPortStartScheduler+0x134>)
 8007cee:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007cf0:	78fb      	ldrb	r3, [r7, #3]
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	005b      	lsls	r3, r3, #1
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cfa:	78fb      	ldrb	r3, [r7, #3]
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d02:	2b80      	cmp	r3, #128	; 0x80
 8007d04:	d0ef      	beq.n	8007ce6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007d06:	4b27      	ldr	r3, [pc, #156]	; (8007da4 <xPortStartScheduler+0x134>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f1c3 0307 	rsb	r3, r3, #7
 8007d0e:	2b04      	cmp	r3, #4
 8007d10:	d00a      	beq.n	8007d28 <xPortStartScheduler+0xb8>
	__asm volatile
 8007d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d16:	f383 8811 	msr	BASEPRI, r3
 8007d1a:	f3bf 8f6f 	isb	sy
 8007d1e:	f3bf 8f4f 	dsb	sy
 8007d22:	60bb      	str	r3, [r7, #8]
}
 8007d24:	bf00      	nop
 8007d26:	e7fe      	b.n	8007d26 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007d28:	4b1e      	ldr	r3, [pc, #120]	; (8007da4 <xPortStartScheduler+0x134>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	021b      	lsls	r3, r3, #8
 8007d2e:	4a1d      	ldr	r2, [pc, #116]	; (8007da4 <xPortStartScheduler+0x134>)
 8007d30:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007d32:	4b1c      	ldr	r3, [pc, #112]	; (8007da4 <xPortStartScheduler+0x134>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007d3a:	4a1a      	ldr	r2, [pc, #104]	; (8007da4 <xPortStartScheduler+0x134>)
 8007d3c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	b2da      	uxtb	r2, r3
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d46:	4b18      	ldr	r3, [pc, #96]	; (8007da8 <xPortStartScheduler+0x138>)
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	4a17      	ldr	r2, [pc, #92]	; (8007da8 <xPortStartScheduler+0x138>)
 8007d4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007d50:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d52:	4b15      	ldr	r3, [pc, #84]	; (8007da8 <xPortStartScheduler+0x138>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a14      	ldr	r2, [pc, #80]	; (8007da8 <xPortStartScheduler+0x138>)
 8007d58:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007d5c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d5e:	f000 f8dd 	bl	8007f1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d62:	4b12      	ldr	r3, [pc, #72]	; (8007dac <xPortStartScheduler+0x13c>)
 8007d64:	2200      	movs	r2, #0
 8007d66:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007d68:	f000 f8fc 	bl	8007f64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007d6c:	4b10      	ldr	r3, [pc, #64]	; (8007db0 <xPortStartScheduler+0x140>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a0f      	ldr	r2, [pc, #60]	; (8007db0 <xPortStartScheduler+0x140>)
 8007d72:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007d76:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d78:	f7ff ff66 	bl	8007c48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007d7c:	f001 fa14 	bl	80091a8 <vTaskSwitchContext>
	prvTaskExitError();
 8007d80:	f7ff ff1c 	bl	8007bbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3718      	adds	r7, #24
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	e000ed00 	.word	0xe000ed00
 8007d94:	410fc271 	.word	0x410fc271
 8007d98:	410fc270 	.word	0x410fc270
 8007d9c:	e000e400 	.word	0xe000e400
 8007da0:	2400443c 	.word	0x2400443c
 8007da4:	24004440 	.word	0x24004440
 8007da8:	e000ed20 	.word	0xe000ed20
 8007dac:	24000010 	.word	0x24000010
 8007db0:	e000ef34 	.word	0xe000ef34

08007db4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
	__asm volatile
 8007dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dbe:	f383 8811 	msr	BASEPRI, r3
 8007dc2:	f3bf 8f6f 	isb	sy
 8007dc6:	f3bf 8f4f 	dsb	sy
 8007dca:	607b      	str	r3, [r7, #4]
}
 8007dcc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007dce:	4b0f      	ldr	r3, [pc, #60]	; (8007e0c <vPortEnterCritical+0x58>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	4a0d      	ldr	r2, [pc, #52]	; (8007e0c <vPortEnterCritical+0x58>)
 8007dd6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007dd8:	4b0c      	ldr	r3, [pc, #48]	; (8007e0c <vPortEnterCritical+0x58>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d10f      	bne.n	8007e00 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007de0:	4b0b      	ldr	r3, [pc, #44]	; (8007e10 <vPortEnterCritical+0x5c>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	b2db      	uxtb	r3, r3
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d00a      	beq.n	8007e00 <vPortEnterCritical+0x4c>
	__asm volatile
 8007dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dee:	f383 8811 	msr	BASEPRI, r3
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	f3bf 8f4f 	dsb	sy
 8007dfa:	603b      	str	r3, [r7, #0]
}
 8007dfc:	bf00      	nop
 8007dfe:	e7fe      	b.n	8007dfe <vPortEnterCritical+0x4a>
	}
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr
 8007e0c:	24000010 	.word	0x24000010
 8007e10:	e000ed04 	.word	0xe000ed04

08007e14 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007e14:	b480      	push	{r7}
 8007e16:	b083      	sub	sp, #12
 8007e18:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007e1a:	4b12      	ldr	r3, [pc, #72]	; (8007e64 <vPortExitCritical+0x50>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10a      	bne.n	8007e38 <vPortExitCritical+0x24>
	__asm volatile
 8007e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	607b      	str	r3, [r7, #4]
}
 8007e34:	bf00      	nop
 8007e36:	e7fe      	b.n	8007e36 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007e38:	4b0a      	ldr	r3, [pc, #40]	; (8007e64 <vPortExitCritical+0x50>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	3b01      	subs	r3, #1
 8007e3e:	4a09      	ldr	r2, [pc, #36]	; (8007e64 <vPortExitCritical+0x50>)
 8007e40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007e42:	4b08      	ldr	r3, [pc, #32]	; (8007e64 <vPortExitCritical+0x50>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d105      	bne.n	8007e56 <vPortExitCritical+0x42>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e54:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007e56:	bf00      	nop
 8007e58:	370c      	adds	r7, #12
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	24000010 	.word	0x24000010
	...

08007e70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e70:	f3ef 8009 	mrs	r0, PSP
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	4b15      	ldr	r3, [pc, #84]	; (8007ed0 <pxCurrentTCBConst>)
 8007e7a:	681a      	ldr	r2, [r3, #0]
 8007e7c:	f01e 0f10 	tst.w	lr, #16
 8007e80:	bf08      	it	eq
 8007e82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007e86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e8a:	6010      	str	r0, [r2, #0]
 8007e8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007e90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007e94:	f380 8811 	msr	BASEPRI, r0
 8007e98:	f3bf 8f4f 	dsb	sy
 8007e9c:	f3bf 8f6f 	isb	sy
 8007ea0:	f001 f982 	bl	80091a8 <vTaskSwitchContext>
 8007ea4:	f04f 0000 	mov.w	r0, #0
 8007ea8:	f380 8811 	msr	BASEPRI, r0
 8007eac:	bc09      	pop	{r0, r3}
 8007eae:	6819      	ldr	r1, [r3, #0]
 8007eb0:	6808      	ldr	r0, [r1, #0]
 8007eb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb6:	f01e 0f10 	tst.w	lr, #16
 8007eba:	bf08      	it	eq
 8007ebc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007ec0:	f380 8809 	msr	PSP, r0
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	f3af 8000 	nop.w

08007ed0 <pxCurrentTCBConst>:
 8007ed0:	24004444 	.word	0x24004444
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ed4:	bf00      	nop
 8007ed6:	bf00      	nop

08007ed8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b082      	sub	sp, #8
 8007edc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ee2:	f383 8811 	msr	BASEPRI, r3
 8007ee6:	f3bf 8f6f 	isb	sy
 8007eea:	f3bf 8f4f 	dsb	sy
 8007eee:	607b      	str	r3, [r7, #4]
}
 8007ef0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ef2:	f001 f89f 	bl	8009034 <xTaskIncrementTick>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d003      	beq.n	8007f04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007efc:	4b06      	ldr	r3, [pc, #24]	; (8007f18 <xPortSysTickHandler+0x40>)
 8007efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f02:	601a      	str	r2, [r3, #0]
 8007f04:	2300      	movs	r3, #0
 8007f06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	f383 8811 	msr	BASEPRI, r3
}
 8007f0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007f10:	bf00      	nop
 8007f12:	3708      	adds	r7, #8
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	e000ed04 	.word	0xe000ed04

08007f1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007f20:	4b0b      	ldr	r3, [pc, #44]	; (8007f50 <vPortSetupTimerInterrupt+0x34>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007f26:	4b0b      	ldr	r3, [pc, #44]	; (8007f54 <vPortSetupTimerInterrupt+0x38>)
 8007f28:	2200      	movs	r2, #0
 8007f2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007f2c:	4b0a      	ldr	r3, [pc, #40]	; (8007f58 <vPortSetupTimerInterrupt+0x3c>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a0a      	ldr	r2, [pc, #40]	; (8007f5c <vPortSetupTimerInterrupt+0x40>)
 8007f32:	fba2 2303 	umull	r2, r3, r2, r3
 8007f36:	099b      	lsrs	r3, r3, #6
 8007f38:	4a09      	ldr	r2, [pc, #36]	; (8007f60 <vPortSetupTimerInterrupt+0x44>)
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007f3e:	4b04      	ldr	r3, [pc, #16]	; (8007f50 <vPortSetupTimerInterrupt+0x34>)
 8007f40:	2207      	movs	r2, #7
 8007f42:	601a      	str	r2, [r3, #0]
}
 8007f44:	bf00      	nop
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	e000e010 	.word	0xe000e010
 8007f54:	e000e018 	.word	0xe000e018
 8007f58:	24000000 	.word	0x24000000
 8007f5c:	10624dd3 	.word	0x10624dd3
 8007f60:	e000e014 	.word	0xe000e014

08007f64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007f64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007f74 <vPortEnableVFP+0x10>
 8007f68:	6801      	ldr	r1, [r0, #0]
 8007f6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007f6e:	6001      	str	r1, [r0, #0]
 8007f70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007f72:	bf00      	nop
 8007f74:	e000ed88 	.word	0xe000ed88

08007f78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007f78:	b480      	push	{r7}
 8007f7a:	b085      	sub	sp, #20
 8007f7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007f7e:	f3ef 8305 	mrs	r3, IPSR
 8007f82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2b0f      	cmp	r3, #15
 8007f88:	d914      	bls.n	8007fb4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007f8a:	4a17      	ldr	r2, [pc, #92]	; (8007fe8 <vPortValidateInterruptPriority+0x70>)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	4413      	add	r3, r2
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007f94:	4b15      	ldr	r3, [pc, #84]	; (8007fec <vPortValidateInterruptPriority+0x74>)
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	7afa      	ldrb	r2, [r7, #11]
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d20a      	bcs.n	8007fb4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	607b      	str	r3, [r7, #4]
}
 8007fb0:	bf00      	nop
 8007fb2:	e7fe      	b.n	8007fb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007fb4:	4b0e      	ldr	r3, [pc, #56]	; (8007ff0 <vPortValidateInterruptPriority+0x78>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007fbc:	4b0d      	ldr	r3, [pc, #52]	; (8007ff4 <vPortValidateInterruptPriority+0x7c>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	429a      	cmp	r2, r3
 8007fc2:	d90a      	bls.n	8007fda <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007fc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fc8:	f383 8811 	msr	BASEPRI, r3
 8007fcc:	f3bf 8f6f 	isb	sy
 8007fd0:	f3bf 8f4f 	dsb	sy
 8007fd4:	603b      	str	r3, [r7, #0]
}
 8007fd6:	bf00      	nop
 8007fd8:	e7fe      	b.n	8007fd8 <vPortValidateInterruptPriority+0x60>
	}
 8007fda:	bf00      	nop
 8007fdc:	3714      	adds	r7, #20
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr
 8007fe6:	bf00      	nop
 8007fe8:	e000e3f0 	.word	0xe000e3f0
 8007fec:	2400443c 	.word	0x2400443c
 8007ff0:	e000ed0c 	.word	0xe000ed0c
 8007ff4:	24004440 	.word	0x24004440

08007ff8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d10a      	bne.n	8008022 <xQueueGenericReset+0x2a>
	__asm volatile
 800800c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008010:	f383 8811 	msr	BASEPRI, r3
 8008014:	f3bf 8f6f 	isb	sy
 8008018:	f3bf 8f4f 	dsb	sy
 800801c:	60bb      	str	r3, [r7, #8]
}
 800801e:	bf00      	nop
 8008020:	e7fe      	b.n	8008020 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008022:	f7ff fec7 	bl	8007db4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800802e:	68f9      	ldr	r1, [r7, #12]
 8008030:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008032:	fb01 f303 	mul.w	r3, r1, r3
 8008036:	441a      	add	r2, r3
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681a      	ldr	r2, [r3, #0]
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008052:	3b01      	subs	r3, #1
 8008054:	68f9      	ldr	r1, [r7, #12]
 8008056:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008058:	fb01 f303 	mul.w	r3, r1, r3
 800805c:	441a      	add	r2, r3
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	22ff      	movs	r2, #255	; 0xff
 8008066:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	22ff      	movs	r2, #255	; 0xff
 800806e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d114      	bne.n	80080a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d01a      	beq.n	80080b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	3310      	adds	r3, #16
 8008084:	4618      	mov	r0, r3
 8008086:	f001 f93d 	bl	8009304 <xTaskRemoveFromEventList>
 800808a:	4603      	mov	r3, r0
 800808c:	2b00      	cmp	r3, #0
 800808e:	d012      	beq.n	80080b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008090:	4b0c      	ldr	r3, [pc, #48]	; (80080c4 <xQueueGenericReset+0xcc>)
 8008092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008096:	601a      	str	r2, [r3, #0]
 8008098:	f3bf 8f4f 	dsb	sy
 800809c:	f3bf 8f6f 	isb	sy
 80080a0:	e009      	b.n	80080b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	3310      	adds	r3, #16
 80080a6:	4618      	mov	r0, r3
 80080a8:	f7ff fca0 	bl	80079ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	3324      	adds	r3, #36	; 0x24
 80080b0:	4618      	mov	r0, r3
 80080b2:	f7ff fc9b 	bl	80079ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80080b6:	f7ff fead 	bl	8007e14 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80080ba:	2301      	movs	r3, #1
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	e000ed04 	.word	0xe000ed04

080080c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b08e      	sub	sp, #56	; 0x38
 80080cc:	af02      	add	r7, sp, #8
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
 80080d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10a      	bne.n	80080f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80080dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e0:	f383 8811 	msr	BASEPRI, r3
 80080e4:	f3bf 8f6f 	isb	sy
 80080e8:	f3bf 8f4f 	dsb	sy
 80080ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80080ee:	bf00      	nop
 80080f0:	e7fe      	b.n	80080f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d10a      	bne.n	800810e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fc:	f383 8811 	msr	BASEPRI, r3
 8008100:	f3bf 8f6f 	isb	sy
 8008104:	f3bf 8f4f 	dsb	sy
 8008108:	627b      	str	r3, [r7, #36]	; 0x24
}
 800810a:	bf00      	nop
 800810c:	e7fe      	b.n	800810c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d002      	beq.n	800811a <xQueueGenericCreateStatic+0x52>
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d001      	beq.n	800811e <xQueueGenericCreateStatic+0x56>
 800811a:	2301      	movs	r3, #1
 800811c:	e000      	b.n	8008120 <xQueueGenericCreateStatic+0x58>
 800811e:	2300      	movs	r3, #0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d10a      	bne.n	800813a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008128:	f383 8811 	msr	BASEPRI, r3
 800812c:	f3bf 8f6f 	isb	sy
 8008130:	f3bf 8f4f 	dsb	sy
 8008134:	623b      	str	r3, [r7, #32]
}
 8008136:	bf00      	nop
 8008138:	e7fe      	b.n	8008138 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d102      	bne.n	8008146 <xQueueGenericCreateStatic+0x7e>
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <xQueueGenericCreateStatic+0x82>
 8008146:	2301      	movs	r3, #1
 8008148:	e000      	b.n	800814c <xQueueGenericCreateStatic+0x84>
 800814a:	2300      	movs	r3, #0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d10a      	bne.n	8008166 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008154:	f383 8811 	msr	BASEPRI, r3
 8008158:	f3bf 8f6f 	isb	sy
 800815c:	f3bf 8f4f 	dsb	sy
 8008160:	61fb      	str	r3, [r7, #28]
}
 8008162:	bf00      	nop
 8008164:	e7fe      	b.n	8008164 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008166:	2350      	movs	r3, #80	; 0x50
 8008168:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	2b50      	cmp	r3, #80	; 0x50
 800816e:	d00a      	beq.n	8008186 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008174:	f383 8811 	msr	BASEPRI, r3
 8008178:	f3bf 8f6f 	isb	sy
 800817c:	f3bf 8f4f 	dsb	sy
 8008180:	61bb      	str	r3, [r7, #24]
}
 8008182:	bf00      	nop
 8008184:	e7fe      	b.n	8008184 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008186:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800818c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800818e:	2b00      	cmp	r3, #0
 8008190:	d00d      	beq.n	80081ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008192:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008194:	2201      	movs	r2, #1
 8008196:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800819a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800819e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a0:	9300      	str	r3, [sp, #0]
 80081a2:	4613      	mov	r3, r2
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	68b9      	ldr	r1, [r7, #8]
 80081a8:	68f8      	ldr	r0, [r7, #12]
 80081aa:	f000 f83f 	bl	800822c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80081ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3730      	adds	r7, #48	; 0x30
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b08a      	sub	sp, #40	; 0x28
 80081bc:	af02      	add	r7, sp, #8
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	4613      	mov	r3, r2
 80081c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d10a      	bne.n	80081e2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80081cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d0:	f383 8811 	msr	BASEPRI, r3
 80081d4:	f3bf 8f6f 	isb	sy
 80081d8:	f3bf 8f4f 	dsb	sy
 80081dc:	613b      	str	r3, [r7, #16]
}
 80081de:	bf00      	nop
 80081e0:	e7fe      	b.n	80081e0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	68ba      	ldr	r2, [r7, #8]
 80081e6:	fb02 f303 	mul.w	r3, r2, r3
 80081ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	3350      	adds	r3, #80	; 0x50
 80081f0:	4618      	mov	r0, r3
 80081f2:	f7ff fa11 	bl	8007618 <pvPortMalloc>
 80081f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80081f8:	69bb      	ldr	r3, [r7, #24]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d011      	beq.n	8008222 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80081fe:	69bb      	ldr	r3, [r7, #24]
 8008200:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	3350      	adds	r3, #80	; 0x50
 8008206:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008208:	69bb      	ldr	r3, [r7, #24]
 800820a:	2200      	movs	r2, #0
 800820c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008210:	79fa      	ldrb	r2, [r7, #7]
 8008212:	69bb      	ldr	r3, [r7, #24]
 8008214:	9300      	str	r3, [sp, #0]
 8008216:	4613      	mov	r3, r2
 8008218:	697a      	ldr	r2, [r7, #20]
 800821a:	68b9      	ldr	r1, [r7, #8]
 800821c:	68f8      	ldr	r0, [r7, #12]
 800821e:	f000 f805 	bl	800822c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008222:	69bb      	ldr	r3, [r7, #24]
	}
 8008224:	4618      	mov	r0, r3
 8008226:	3720      	adds	r7, #32
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	60f8      	str	r0, [r7, #12]
 8008234:	60b9      	str	r1, [r7, #8]
 8008236:	607a      	str	r2, [r7, #4]
 8008238:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d103      	bne.n	8008248 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	601a      	str	r2, [r3, #0]
 8008246:	e002      	b.n	800824e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800824e:	69bb      	ldr	r3, [r7, #24]
 8008250:	68fa      	ldr	r2, [r7, #12]
 8008252:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	68ba      	ldr	r2, [r7, #8]
 8008258:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800825a:	2101      	movs	r1, #1
 800825c:	69b8      	ldr	r0, [r7, #24]
 800825e:	f7ff fecb 	bl	8007ff8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008262:	69bb      	ldr	r3, [r7, #24]
 8008264:	78fa      	ldrb	r2, [r7, #3]
 8008266:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800826a:	bf00      	nop
 800826c:	3710      	adds	r7, #16
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
	...

08008274 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b08e      	sub	sp, #56	; 0x38
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
 8008280:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008282:	2300      	movs	r3, #0
 8008284:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800828a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10a      	bne.n	80082a6 <xQueueGenericSend+0x32>
	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008294:	f383 8811 	msr	BASEPRI, r3
 8008298:	f3bf 8f6f 	isb	sy
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80082a2:	bf00      	nop
 80082a4:	e7fe      	b.n	80082a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d103      	bne.n	80082b4 <xQueueGenericSend+0x40>
 80082ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d101      	bne.n	80082b8 <xQueueGenericSend+0x44>
 80082b4:	2301      	movs	r3, #1
 80082b6:	e000      	b.n	80082ba <xQueueGenericSend+0x46>
 80082b8:	2300      	movs	r3, #0
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d10a      	bne.n	80082d4 <xQueueGenericSend+0x60>
	__asm volatile
 80082be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082c2:	f383 8811 	msr	BASEPRI, r3
 80082c6:	f3bf 8f6f 	isb	sy
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 80082d0:	bf00      	nop
 80082d2:	e7fe      	b.n	80082d2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	2b02      	cmp	r3, #2
 80082d8:	d103      	bne.n	80082e2 <xQueueGenericSend+0x6e>
 80082da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d101      	bne.n	80082e6 <xQueueGenericSend+0x72>
 80082e2:	2301      	movs	r3, #1
 80082e4:	e000      	b.n	80082e8 <xQueueGenericSend+0x74>
 80082e6:	2300      	movs	r3, #0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10a      	bne.n	8008302 <xQueueGenericSend+0x8e>
	__asm volatile
 80082ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f0:	f383 8811 	msr	BASEPRI, r3
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	623b      	str	r3, [r7, #32]
}
 80082fe:	bf00      	nop
 8008300:	e7fe      	b.n	8008300 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008302:	f001 f9bd 	bl	8009680 <xTaskGetSchedulerState>
 8008306:	4603      	mov	r3, r0
 8008308:	2b00      	cmp	r3, #0
 800830a:	d102      	bne.n	8008312 <xQueueGenericSend+0x9e>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d101      	bne.n	8008316 <xQueueGenericSend+0xa2>
 8008312:	2301      	movs	r3, #1
 8008314:	e000      	b.n	8008318 <xQueueGenericSend+0xa4>
 8008316:	2300      	movs	r3, #0
 8008318:	2b00      	cmp	r3, #0
 800831a:	d10a      	bne.n	8008332 <xQueueGenericSend+0xbe>
	__asm volatile
 800831c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008320:	f383 8811 	msr	BASEPRI, r3
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	f3bf 8f4f 	dsb	sy
 800832c:	61fb      	str	r3, [r7, #28]
}
 800832e:	bf00      	nop
 8008330:	e7fe      	b.n	8008330 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008332:	f7ff fd3f 	bl	8007db4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008338:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800833a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800833e:	429a      	cmp	r2, r3
 8008340:	d302      	bcc.n	8008348 <xQueueGenericSend+0xd4>
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	2b02      	cmp	r3, #2
 8008346:	d129      	bne.n	800839c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008348:	683a      	ldr	r2, [r7, #0]
 800834a:	68b9      	ldr	r1, [r7, #8]
 800834c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800834e:	f000 fa0b 	bl	8008768 <prvCopyDataToQueue>
 8008352:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008358:	2b00      	cmp	r3, #0
 800835a:	d010      	beq.n	800837e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800835c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800835e:	3324      	adds	r3, #36	; 0x24
 8008360:	4618      	mov	r0, r3
 8008362:	f000 ffcf 	bl	8009304 <xTaskRemoveFromEventList>
 8008366:	4603      	mov	r3, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	d013      	beq.n	8008394 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800836c:	4b3f      	ldr	r3, [pc, #252]	; (800846c <xQueueGenericSend+0x1f8>)
 800836e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008372:	601a      	str	r2, [r3, #0]
 8008374:	f3bf 8f4f 	dsb	sy
 8008378:	f3bf 8f6f 	isb	sy
 800837c:	e00a      	b.n	8008394 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800837e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008380:	2b00      	cmp	r3, #0
 8008382:	d007      	beq.n	8008394 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008384:	4b39      	ldr	r3, [pc, #228]	; (800846c <xQueueGenericSend+0x1f8>)
 8008386:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800838a:	601a      	str	r2, [r3, #0]
 800838c:	f3bf 8f4f 	dsb	sy
 8008390:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008394:	f7ff fd3e 	bl	8007e14 <vPortExitCritical>
				return pdPASS;
 8008398:	2301      	movs	r3, #1
 800839a:	e063      	b.n	8008464 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d103      	bne.n	80083aa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80083a2:	f7ff fd37 	bl	8007e14 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80083a6:	2300      	movs	r3, #0
 80083a8:	e05c      	b.n	8008464 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80083aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d106      	bne.n	80083be <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80083b0:	f107 0314 	add.w	r3, r7, #20
 80083b4:	4618      	mov	r0, r3
 80083b6:	f001 f809 	bl	80093cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80083ba:	2301      	movs	r3, #1
 80083bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80083be:	f7ff fd29 	bl	8007e14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80083c2:	f000 fd7b 	bl	8008ebc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80083c6:	f7ff fcf5 	bl	8007db4 <vPortEnterCritical>
 80083ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80083d0:	b25b      	sxtb	r3, r3
 80083d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083d6:	d103      	bne.n	80083e0 <xQueueGenericSend+0x16c>
 80083d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80083e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80083e6:	b25b      	sxtb	r3, r3
 80083e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80083ec:	d103      	bne.n	80083f6 <xQueueGenericSend+0x182>
 80083ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f0:	2200      	movs	r2, #0
 80083f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80083f6:	f7ff fd0d 	bl	8007e14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80083fa:	1d3a      	adds	r2, r7, #4
 80083fc:	f107 0314 	add.w	r3, r7, #20
 8008400:	4611      	mov	r1, r2
 8008402:	4618      	mov	r0, r3
 8008404:	f000 fff8 	bl	80093f8 <xTaskCheckForTimeOut>
 8008408:	4603      	mov	r3, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	d124      	bne.n	8008458 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800840e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008410:	f000 faa2 	bl	8008958 <prvIsQueueFull>
 8008414:	4603      	mov	r3, r0
 8008416:	2b00      	cmp	r3, #0
 8008418:	d018      	beq.n	800844c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800841a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800841c:	3310      	adds	r3, #16
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	4611      	mov	r1, r2
 8008422:	4618      	mov	r0, r3
 8008424:	f000 ff1e 	bl	8009264 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008428:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800842a:	f000 fa2d 	bl	8008888 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800842e:	f000 fd53 	bl	8008ed8 <xTaskResumeAll>
 8008432:	4603      	mov	r3, r0
 8008434:	2b00      	cmp	r3, #0
 8008436:	f47f af7c 	bne.w	8008332 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800843a:	4b0c      	ldr	r3, [pc, #48]	; (800846c <xQueueGenericSend+0x1f8>)
 800843c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008440:	601a      	str	r2, [r3, #0]
 8008442:	f3bf 8f4f 	dsb	sy
 8008446:	f3bf 8f6f 	isb	sy
 800844a:	e772      	b.n	8008332 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800844c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800844e:	f000 fa1b 	bl	8008888 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008452:	f000 fd41 	bl	8008ed8 <xTaskResumeAll>
 8008456:	e76c      	b.n	8008332 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008458:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800845a:	f000 fa15 	bl	8008888 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800845e:	f000 fd3b 	bl	8008ed8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008462:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008464:	4618      	mov	r0, r3
 8008466:	3738      	adds	r7, #56	; 0x38
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}
 800846c:	e000ed04 	.word	0xe000ed04

08008470 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b090      	sub	sp, #64	; 0x40
 8008474:	af00      	add	r7, sp, #0
 8008476:	60f8      	str	r0, [r7, #12]
 8008478:	60b9      	str	r1, [r7, #8]
 800847a:	607a      	str	r2, [r7, #4]
 800847c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008484:	2b00      	cmp	r3, #0
 8008486:	d10a      	bne.n	800849e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800849a:	bf00      	nop
 800849c:	e7fe      	b.n	800849c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d103      	bne.n	80084ac <xQueueGenericSendFromISR+0x3c>
 80084a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d101      	bne.n	80084b0 <xQueueGenericSendFromISR+0x40>
 80084ac:	2301      	movs	r3, #1
 80084ae:	e000      	b.n	80084b2 <xQueueGenericSendFromISR+0x42>
 80084b0:	2300      	movs	r3, #0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d10a      	bne.n	80084cc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80084b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084ba:	f383 8811 	msr	BASEPRI, r3
 80084be:	f3bf 8f6f 	isb	sy
 80084c2:	f3bf 8f4f 	dsb	sy
 80084c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80084c8:	bf00      	nop
 80084ca:	e7fe      	b.n	80084ca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d103      	bne.n	80084da <xQueueGenericSendFromISR+0x6a>
 80084d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	d101      	bne.n	80084de <xQueueGenericSendFromISR+0x6e>
 80084da:	2301      	movs	r3, #1
 80084dc:	e000      	b.n	80084e0 <xQueueGenericSendFromISR+0x70>
 80084de:	2300      	movs	r3, #0
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d10a      	bne.n	80084fa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80084e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e8:	f383 8811 	msr	BASEPRI, r3
 80084ec:	f3bf 8f6f 	isb	sy
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	623b      	str	r3, [r7, #32]
}
 80084f6:	bf00      	nop
 80084f8:	e7fe      	b.n	80084f8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80084fa:	f7ff fd3d 	bl	8007f78 <vPortValidateInterruptPriority>
	__asm volatile
 80084fe:	f3ef 8211 	mrs	r2, BASEPRI
 8008502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008506:	f383 8811 	msr	BASEPRI, r3
 800850a:	f3bf 8f6f 	isb	sy
 800850e:	f3bf 8f4f 	dsb	sy
 8008512:	61fa      	str	r2, [r7, #28]
 8008514:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8008516:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008518:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800851a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800851c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800851e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008522:	429a      	cmp	r2, r3
 8008524:	d302      	bcc.n	800852c <xQueueGenericSendFromISR+0xbc>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b02      	cmp	r3, #2
 800852a:	d12f      	bne.n	800858c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800852c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800852e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008532:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008536:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800853a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800853c:	683a      	ldr	r2, [r7, #0]
 800853e:	68b9      	ldr	r1, [r7, #8]
 8008540:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008542:	f000 f911 	bl	8008768 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008546:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800854a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800854e:	d112      	bne.n	8008576 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008554:	2b00      	cmp	r3, #0
 8008556:	d016      	beq.n	8008586 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800855a:	3324      	adds	r3, #36	; 0x24
 800855c:	4618      	mov	r0, r3
 800855e:	f000 fed1 	bl	8009304 <xTaskRemoveFromEventList>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00e      	beq.n	8008586 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00b      	beq.n	8008586 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2201      	movs	r2, #1
 8008572:	601a      	str	r2, [r3, #0]
 8008574:	e007      	b.n	8008586 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008576:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800857a:	3301      	adds	r3, #1
 800857c:	b2db      	uxtb	r3, r3
 800857e:	b25a      	sxtb	r2, r3
 8008580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008582:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008586:	2301      	movs	r3, #1
 8008588:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800858a:	e001      	b.n	8008590 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800858c:	2300      	movs	r3, #0
 800858e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008592:	617b      	str	r3, [r7, #20]
	__asm volatile
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	f383 8811 	msr	BASEPRI, r3
}
 800859a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800859c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3740      	adds	r7, #64	; 0x40
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
	...

080085a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b08c      	sub	sp, #48	; 0x30
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	60f8      	str	r0, [r7, #12]
 80085b0:	60b9      	str	r1, [r7, #8]
 80085b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80085b4:	2300      	movs	r3, #0
 80085b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80085bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d10a      	bne.n	80085d8 <xQueueReceive+0x30>
	__asm volatile
 80085c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
 80085d2:	623b      	str	r3, [r7, #32]
}
 80085d4:	bf00      	nop
 80085d6:	e7fe      	b.n	80085d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d103      	bne.n	80085e6 <xQueueReceive+0x3e>
 80085de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d101      	bne.n	80085ea <xQueueReceive+0x42>
 80085e6:	2301      	movs	r3, #1
 80085e8:	e000      	b.n	80085ec <xQueueReceive+0x44>
 80085ea:	2300      	movs	r3, #0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d10a      	bne.n	8008606 <xQueueReceive+0x5e>
	__asm volatile
 80085f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085f4:	f383 8811 	msr	BASEPRI, r3
 80085f8:	f3bf 8f6f 	isb	sy
 80085fc:	f3bf 8f4f 	dsb	sy
 8008600:	61fb      	str	r3, [r7, #28]
}
 8008602:	bf00      	nop
 8008604:	e7fe      	b.n	8008604 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008606:	f001 f83b 	bl	8009680 <xTaskGetSchedulerState>
 800860a:	4603      	mov	r3, r0
 800860c:	2b00      	cmp	r3, #0
 800860e:	d102      	bne.n	8008616 <xQueueReceive+0x6e>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d101      	bne.n	800861a <xQueueReceive+0x72>
 8008616:	2301      	movs	r3, #1
 8008618:	e000      	b.n	800861c <xQueueReceive+0x74>
 800861a:	2300      	movs	r3, #0
 800861c:	2b00      	cmp	r3, #0
 800861e:	d10a      	bne.n	8008636 <xQueueReceive+0x8e>
	__asm volatile
 8008620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008624:	f383 8811 	msr	BASEPRI, r3
 8008628:	f3bf 8f6f 	isb	sy
 800862c:	f3bf 8f4f 	dsb	sy
 8008630:	61bb      	str	r3, [r7, #24]
}
 8008632:	bf00      	nop
 8008634:	e7fe      	b.n	8008634 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008636:	f7ff fbbd 	bl	8007db4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800863a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800863c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800863e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008642:	2b00      	cmp	r3, #0
 8008644:	d01f      	beq.n	8008686 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008646:	68b9      	ldr	r1, [r7, #8]
 8008648:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800864a:	f000 f8f7 	bl	800883c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800864e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008650:	1e5a      	subs	r2, r3, #1
 8008652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008654:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008658:	691b      	ldr	r3, [r3, #16]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d00f      	beq.n	800867e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800865e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008660:	3310      	adds	r3, #16
 8008662:	4618      	mov	r0, r3
 8008664:	f000 fe4e 	bl	8009304 <xTaskRemoveFromEventList>
 8008668:	4603      	mov	r3, r0
 800866a:	2b00      	cmp	r3, #0
 800866c:	d007      	beq.n	800867e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800866e:	4b3d      	ldr	r3, [pc, #244]	; (8008764 <xQueueReceive+0x1bc>)
 8008670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008674:	601a      	str	r2, [r3, #0]
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800867e:	f7ff fbc9 	bl	8007e14 <vPortExitCritical>
				return pdPASS;
 8008682:	2301      	movs	r3, #1
 8008684:	e069      	b.n	800875a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d103      	bne.n	8008694 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800868c:	f7ff fbc2 	bl	8007e14 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008690:	2300      	movs	r3, #0
 8008692:	e062      	b.n	800875a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008696:	2b00      	cmp	r3, #0
 8008698:	d106      	bne.n	80086a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800869a:	f107 0310 	add.w	r3, r7, #16
 800869e:	4618      	mov	r0, r3
 80086a0:	f000 fe94 	bl	80093cc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086a4:	2301      	movs	r3, #1
 80086a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086a8:	f7ff fbb4 	bl	8007e14 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80086ac:	f000 fc06 	bl	8008ebc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086b0:	f7ff fb80 	bl	8007db4 <vPortEnterCritical>
 80086b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80086ba:	b25b      	sxtb	r3, r3
 80086bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086c0:	d103      	bne.n	80086ca <xQueueReceive+0x122>
 80086c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c4:	2200      	movs	r2, #0
 80086c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80086ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80086d0:	b25b      	sxtb	r3, r3
 80086d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086d6:	d103      	bne.n	80086e0 <xQueueReceive+0x138>
 80086d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086da:	2200      	movs	r2, #0
 80086dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80086e0:	f7ff fb98 	bl	8007e14 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80086e4:	1d3a      	adds	r2, r7, #4
 80086e6:	f107 0310 	add.w	r3, r7, #16
 80086ea:	4611      	mov	r1, r2
 80086ec:	4618      	mov	r0, r3
 80086ee:	f000 fe83 	bl	80093f8 <xTaskCheckForTimeOut>
 80086f2:	4603      	mov	r3, r0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d123      	bne.n	8008740 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80086f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086fa:	f000 f917 	bl	800892c <prvIsQueueEmpty>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d017      	beq.n	8008734 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008706:	3324      	adds	r3, #36	; 0x24
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	4611      	mov	r1, r2
 800870c:	4618      	mov	r0, r3
 800870e:	f000 fda9 	bl	8009264 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008712:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008714:	f000 f8b8 	bl	8008888 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008718:	f000 fbde 	bl	8008ed8 <xTaskResumeAll>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d189      	bne.n	8008636 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008722:	4b10      	ldr	r3, [pc, #64]	; (8008764 <xQueueReceive+0x1bc>)
 8008724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	f3bf 8f6f 	isb	sy
 8008732:	e780      	b.n	8008636 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008734:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008736:	f000 f8a7 	bl	8008888 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800873a:	f000 fbcd 	bl	8008ed8 <xTaskResumeAll>
 800873e:	e77a      	b.n	8008636 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008740:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008742:	f000 f8a1 	bl	8008888 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008746:	f000 fbc7 	bl	8008ed8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800874a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800874c:	f000 f8ee 	bl	800892c <prvIsQueueEmpty>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	f43f af6f 	beq.w	8008636 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008758:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800875a:	4618      	mov	r0, r3
 800875c:	3730      	adds	r7, #48	; 0x30
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
 8008762:	bf00      	nop
 8008764:	e000ed04 	.word	0xe000ed04

08008768 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b086      	sub	sp, #24
 800876c:	af00      	add	r7, sp, #0
 800876e:	60f8      	str	r0, [r7, #12]
 8008770:	60b9      	str	r1, [r7, #8]
 8008772:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008774:	2300      	movs	r3, #0
 8008776:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800877c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008782:	2b00      	cmp	r3, #0
 8008784:	d10d      	bne.n	80087a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d14d      	bne.n	800882a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	4618      	mov	r0, r3
 8008794:	f000 ff92 	bl	80096bc <xTaskPriorityDisinherit>
 8008798:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2200      	movs	r2, #0
 800879e:	609a      	str	r2, [r3, #8]
 80087a0:	e043      	b.n	800882a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d119      	bne.n	80087dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	6858      	ldr	r0, [r3, #4]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b0:	461a      	mov	r2, r3
 80087b2:	68b9      	ldr	r1, [r7, #8]
 80087b4:	f001 fbbc 	bl	8009f30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	685a      	ldr	r2, [r3, #4]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087c0:	441a      	add	r2, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	685a      	ldr	r2, [r3, #4]
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d32b      	bcc.n	800882a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	605a      	str	r2, [r3, #4]
 80087da:	e026      	b.n	800882a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	68d8      	ldr	r0, [r3, #12]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e4:	461a      	mov	r2, r3
 80087e6:	68b9      	ldr	r1, [r7, #8]
 80087e8:	f001 fba2 	bl	8009f30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	68da      	ldr	r2, [r3, #12]
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f4:	425b      	negs	r3, r3
 80087f6:	441a      	add	r2, r3
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	68da      	ldr	r2, [r3, #12]
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	429a      	cmp	r2, r3
 8008806:	d207      	bcs.n	8008818 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	689a      	ldr	r2, [r3, #8]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008810:	425b      	negs	r3, r3
 8008812:	441a      	add	r2, r3
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2b02      	cmp	r3, #2
 800881c:	d105      	bne.n	800882a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d002      	beq.n	800882a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	3b01      	subs	r3, #1
 8008828:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800882a:	693b      	ldr	r3, [r7, #16]
 800882c:	1c5a      	adds	r2, r3, #1
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008832:	697b      	ldr	r3, [r7, #20]
}
 8008834:	4618      	mov	r0, r3
 8008836:	3718      	adds	r7, #24
 8008838:	46bd      	mov	sp, r7
 800883a:	bd80      	pop	{r7, pc}

0800883c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800884a:	2b00      	cmp	r3, #0
 800884c:	d018      	beq.n	8008880 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	68da      	ldr	r2, [r3, #12]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008856:	441a      	add	r2, r3
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	68da      	ldr	r2, [r3, #12]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	429a      	cmp	r2, r3
 8008866:	d303      	bcc.n	8008870 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681a      	ldr	r2, [r3, #0]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	68d9      	ldr	r1, [r3, #12]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008878:	461a      	mov	r2, r3
 800887a:	6838      	ldr	r0, [r7, #0]
 800887c:	f001 fb58 	bl	8009f30 <memcpy>
	}
}
 8008880:	bf00      	nop
 8008882:	3708      	adds	r7, #8
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b084      	sub	sp, #16
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008890:	f7ff fa90 	bl	8007db4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800889a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800889c:	e011      	b.n	80088c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d012      	beq.n	80088cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	3324      	adds	r3, #36	; 0x24
 80088aa:	4618      	mov	r0, r3
 80088ac:	f000 fd2a 	bl	8009304 <xTaskRemoveFromEventList>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80088b6:	f000 fe01 	bl	80094bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80088ba:	7bfb      	ldrb	r3, [r7, #15]
 80088bc:	3b01      	subs	r3, #1
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	dce9      	bgt.n	800889e <prvUnlockQueue+0x16>
 80088ca:	e000      	b.n	80088ce <prvUnlockQueue+0x46>
					break;
 80088cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	22ff      	movs	r2, #255	; 0xff
 80088d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80088d6:	f7ff fa9d 	bl	8007e14 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80088da:	f7ff fa6b 	bl	8007db4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80088e6:	e011      	b.n	800890c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	691b      	ldr	r3, [r3, #16]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d012      	beq.n	8008916 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	3310      	adds	r3, #16
 80088f4:	4618      	mov	r0, r3
 80088f6:	f000 fd05 	bl	8009304 <xTaskRemoveFromEventList>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d001      	beq.n	8008904 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008900:	f000 fddc 	bl	80094bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008904:	7bbb      	ldrb	r3, [r7, #14]
 8008906:	3b01      	subs	r3, #1
 8008908:	b2db      	uxtb	r3, r3
 800890a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800890c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008910:	2b00      	cmp	r3, #0
 8008912:	dce9      	bgt.n	80088e8 <prvUnlockQueue+0x60>
 8008914:	e000      	b.n	8008918 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008916:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	22ff      	movs	r2, #255	; 0xff
 800891c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008920:	f7ff fa78 	bl	8007e14 <vPortExitCritical>
}
 8008924:	bf00      	nop
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b084      	sub	sp, #16
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008934:	f7ff fa3e 	bl	8007db4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893c:	2b00      	cmp	r3, #0
 800893e:	d102      	bne.n	8008946 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008940:	2301      	movs	r3, #1
 8008942:	60fb      	str	r3, [r7, #12]
 8008944:	e001      	b.n	800894a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008946:	2300      	movs	r3, #0
 8008948:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800894a:	f7ff fa63 	bl	8007e14 <vPortExitCritical>

	return xReturn;
 800894e:	68fb      	ldr	r3, [r7, #12]
}
 8008950:	4618      	mov	r0, r3
 8008952:	3710      	adds	r7, #16
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b084      	sub	sp, #16
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008960:	f7ff fa28 	bl	8007db4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800896c:	429a      	cmp	r2, r3
 800896e:	d102      	bne.n	8008976 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008970:	2301      	movs	r3, #1
 8008972:	60fb      	str	r3, [r7, #12]
 8008974:	e001      	b.n	800897a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008976:	2300      	movs	r3, #0
 8008978:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800897a:	f7ff fa4b 	bl	8007e14 <vPortExitCritical>

	return xReturn;
 800897e:	68fb      	ldr	r3, [r7, #12]
}
 8008980:	4618      	mov	r0, r3
 8008982:	3710      	adds	r7, #16
 8008984:	46bd      	mov	sp, r7
 8008986:	bd80      	pop	{r7, pc}

08008988 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008988:	b480      	push	{r7}
 800898a:	b085      	sub	sp, #20
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
 8008990:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008992:	2300      	movs	r3, #0
 8008994:	60fb      	str	r3, [r7, #12]
 8008996:	e014      	b.n	80089c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008998:	4a0f      	ldr	r2, [pc, #60]	; (80089d8 <vQueueAddToRegistry+0x50>)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10b      	bne.n	80089bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80089a4:	490c      	ldr	r1, [pc, #48]	; (80089d8 <vQueueAddToRegistry+0x50>)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	683a      	ldr	r2, [r7, #0]
 80089aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80089ae:	4a0a      	ldr	r2, [pc, #40]	; (80089d8 <vQueueAddToRegistry+0x50>)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	00db      	lsls	r3, r3, #3
 80089b4:	4413      	add	r3, r2
 80089b6:	687a      	ldr	r2, [r7, #4]
 80089b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80089ba:	e006      	b.n	80089ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	3301      	adds	r3, #1
 80089c0:	60fb      	str	r3, [r7, #12]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2b0f      	cmp	r3, #15
 80089c6:	d9e7      	bls.n	8008998 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80089c8:	bf00      	nop
 80089ca:	bf00      	nop
 80089cc:	3714      	adds	r7, #20
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop
 80089d8:	24005080 	.word	0x24005080

080089dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b086      	sub	sp, #24
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	60f8      	str	r0, [r7, #12]
 80089e4:	60b9      	str	r1, [r7, #8]
 80089e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80089ec:	f7ff f9e2 	bl	8007db4 <vPortEnterCritical>
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80089f6:	b25b      	sxtb	r3, r3
 80089f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089fc:	d103      	bne.n	8008a06 <vQueueWaitForMessageRestricted+0x2a>
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a0c:	b25b      	sxtb	r3, r3
 8008a0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a12:	d103      	bne.n	8008a1c <vQueueWaitForMessageRestricted+0x40>
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	2200      	movs	r2, #0
 8008a18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a1c:	f7ff f9fa 	bl	8007e14 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d106      	bne.n	8008a36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	3324      	adds	r3, #36	; 0x24
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	68b9      	ldr	r1, [r7, #8]
 8008a30:	4618      	mov	r0, r3
 8008a32:	f000 fc3b 	bl	80092ac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008a36:	6978      	ldr	r0, [r7, #20]
 8008a38:	f7ff ff26 	bl	8008888 <prvUnlockQueue>
	}
 8008a3c:	bf00      	nop
 8008a3e:	3718      	adds	r7, #24
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}

08008a44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b08e      	sub	sp, #56	; 0x38
 8008a48:	af04      	add	r7, sp, #16
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	607a      	str	r2, [r7, #4]
 8008a50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d10a      	bne.n	8008a6e <xTaskCreateStatic+0x2a>
	__asm volatile
 8008a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a5c:	f383 8811 	msr	BASEPRI, r3
 8008a60:	f3bf 8f6f 	isb	sy
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	623b      	str	r3, [r7, #32]
}
 8008a6a:	bf00      	nop
 8008a6c:	e7fe      	b.n	8008a6c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d10a      	bne.n	8008a8a <xTaskCreateStatic+0x46>
	__asm volatile
 8008a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a78:	f383 8811 	msr	BASEPRI, r3
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f3bf 8f4f 	dsb	sy
 8008a84:	61fb      	str	r3, [r7, #28]
}
 8008a86:	bf00      	nop
 8008a88:	e7fe      	b.n	8008a88 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a8a:	235c      	movs	r3, #92	; 0x5c
 8008a8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	2b5c      	cmp	r3, #92	; 0x5c
 8008a92:	d00a      	beq.n	8008aaa <xTaskCreateStatic+0x66>
	__asm volatile
 8008a94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a98:	f383 8811 	msr	BASEPRI, r3
 8008a9c:	f3bf 8f6f 	isb	sy
 8008aa0:	f3bf 8f4f 	dsb	sy
 8008aa4:	61bb      	str	r3, [r7, #24]
}
 8008aa6:	bf00      	nop
 8008aa8:	e7fe      	b.n	8008aa8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008aaa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d01e      	beq.n	8008af0 <xTaskCreateStatic+0xac>
 8008ab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d01b      	beq.n	8008af0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ac0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac4:	2202      	movs	r2, #2
 8008ac6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008aca:	2300      	movs	r3, #0
 8008acc:	9303      	str	r3, [sp, #12]
 8008ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad0:	9302      	str	r3, [sp, #8]
 8008ad2:	f107 0314 	add.w	r3, r7, #20
 8008ad6:	9301      	str	r3, [sp, #4]
 8008ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ada:	9300      	str	r3, [sp, #0]
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	68b9      	ldr	r1, [r7, #8]
 8008ae2:	68f8      	ldr	r0, [r7, #12]
 8008ae4:	f000 f850 	bl	8008b88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ae8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008aea:	f000 f8dd 	bl	8008ca8 <prvAddNewTaskToReadyList>
 8008aee:	e001      	b.n	8008af4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008af0:	2300      	movs	r3, #0
 8008af2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008af4:	697b      	ldr	r3, [r7, #20]
	}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3728      	adds	r7, #40	; 0x28
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}

08008afe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008afe:	b580      	push	{r7, lr}
 8008b00:	b08c      	sub	sp, #48	; 0x30
 8008b02:	af04      	add	r7, sp, #16
 8008b04:	60f8      	str	r0, [r7, #12]
 8008b06:	60b9      	str	r1, [r7, #8]
 8008b08:	603b      	str	r3, [r7, #0]
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008b0e:	88fb      	ldrh	r3, [r7, #6]
 8008b10:	009b      	lsls	r3, r3, #2
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7fe fd80 	bl	8007618 <pvPortMalloc>
 8008b18:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b1a:	697b      	ldr	r3, [r7, #20]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00e      	beq.n	8008b3e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008b20:	205c      	movs	r0, #92	; 0x5c
 8008b22:	f7fe fd79 	bl	8007618 <pvPortMalloc>
 8008b26:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b28:	69fb      	ldr	r3, [r7, #28]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d003      	beq.n	8008b36 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	631a      	str	r2, [r3, #48]	; 0x30
 8008b34:	e005      	b.n	8008b42 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b36:	6978      	ldr	r0, [r7, #20]
 8008b38:	f7fe fe3a 	bl	80077b0 <vPortFree>
 8008b3c:	e001      	b.n	8008b42 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d017      	beq.n	8008b78 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b48:	69fb      	ldr	r3, [r7, #28]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b50:	88fa      	ldrh	r2, [r7, #6]
 8008b52:	2300      	movs	r3, #0
 8008b54:	9303      	str	r3, [sp, #12]
 8008b56:	69fb      	ldr	r3, [r7, #28]
 8008b58:	9302      	str	r3, [sp, #8]
 8008b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b5c:	9301      	str	r3, [sp, #4]
 8008b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b60:	9300      	str	r3, [sp, #0]
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	68b9      	ldr	r1, [r7, #8]
 8008b66:	68f8      	ldr	r0, [r7, #12]
 8008b68:	f000 f80e 	bl	8008b88 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b6c:	69f8      	ldr	r0, [r7, #28]
 8008b6e:	f000 f89b 	bl	8008ca8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b72:	2301      	movs	r3, #1
 8008b74:	61bb      	str	r3, [r7, #24]
 8008b76:	e002      	b.n	8008b7e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b7c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b7e:	69bb      	ldr	r3, [r7, #24]
	}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3720      	adds	r7, #32
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b088      	sub	sp, #32
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
 8008b94:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b98:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	009b      	lsls	r3, r3, #2
 8008b9e:	461a      	mov	r2, r3
 8008ba0:	21a5      	movs	r1, #165	; 0xa5
 8008ba2:	f001 f9d3 	bl	8009f4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008baa:	6879      	ldr	r1, [r7, #4]
 8008bac:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008bb0:	440b      	add	r3, r1
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	4413      	add	r3, r2
 8008bb6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008bb8:	69bb      	ldr	r3, [r7, #24]
 8008bba:	f023 0307 	bic.w	r3, r3, #7
 8008bbe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	f003 0307 	and.w	r3, r3, #7
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00a      	beq.n	8008be0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bce:	f383 8811 	msr	BASEPRI, r3
 8008bd2:	f3bf 8f6f 	isb	sy
 8008bd6:	f3bf 8f4f 	dsb	sy
 8008bda:	617b      	str	r3, [r7, #20]
}
 8008bdc:	bf00      	nop
 8008bde:	e7fe      	b.n	8008bde <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d01f      	beq.n	8008c26 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008be6:	2300      	movs	r3, #0
 8008be8:	61fb      	str	r3, [r7, #28]
 8008bea:	e012      	b.n	8008c12 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008bec:	68ba      	ldr	r2, [r7, #8]
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	4413      	add	r3, r2
 8008bf2:	7819      	ldrb	r1, [r3, #0]
 8008bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	3334      	adds	r3, #52	; 0x34
 8008bfc:	460a      	mov	r2, r1
 8008bfe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008c00:	68ba      	ldr	r2, [r7, #8]
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	4413      	add	r3, r2
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d006      	beq.n	8008c1a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c0c:	69fb      	ldr	r3, [r7, #28]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	61fb      	str	r3, [r7, #28]
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	2b0f      	cmp	r3, #15
 8008c16:	d9e9      	bls.n	8008bec <prvInitialiseNewTask+0x64>
 8008c18:	e000      	b.n	8008c1c <prvInitialiseNewTask+0x94>
			{
				break;
 8008c1a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c24:	e003      	b.n	8008c2e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c30:	2b37      	cmp	r3, #55	; 0x37
 8008c32:	d901      	bls.n	8008c38 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c34:	2337      	movs	r3, #55	; 0x37
 8008c36:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c3c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008c42:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c46:	2200      	movs	r2, #0
 8008c48:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c4c:	3304      	adds	r3, #4
 8008c4e:	4618      	mov	r0, r3
 8008c50:	f7fe feec 	bl	8007a2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c56:	3318      	adds	r3, #24
 8008c58:	4618      	mov	r0, r3
 8008c5a:	f7fe fee7 	bl	8007a2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c62:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c6c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c72:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c76:	2200      	movs	r2, #0
 8008c78:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c82:	683a      	ldr	r2, [r7, #0]
 8008c84:	68f9      	ldr	r1, [r7, #12]
 8008c86:	69b8      	ldr	r0, [r7, #24]
 8008c88:	f7fe ff64 	bl	8007b54 <pxPortInitialiseStack>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d002      	beq.n	8008c9e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008c9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c9e:	bf00      	nop
 8008ca0:	3720      	adds	r7, #32
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
	...

08008ca8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008cb0:	f7ff f880 	bl	8007db4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008cb4:	4b2d      	ldr	r3, [pc, #180]	; (8008d6c <prvAddNewTaskToReadyList+0xc4>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	3301      	adds	r3, #1
 8008cba:	4a2c      	ldr	r2, [pc, #176]	; (8008d6c <prvAddNewTaskToReadyList+0xc4>)
 8008cbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008cbe:	4b2c      	ldr	r3, [pc, #176]	; (8008d70 <prvAddNewTaskToReadyList+0xc8>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d109      	bne.n	8008cda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008cc6:	4a2a      	ldr	r2, [pc, #168]	; (8008d70 <prvAddNewTaskToReadyList+0xc8>)
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008ccc:	4b27      	ldr	r3, [pc, #156]	; (8008d6c <prvAddNewTaskToReadyList+0xc4>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d110      	bne.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008cd4:	f000 fc16 	bl	8009504 <prvInitialiseTaskLists>
 8008cd8:	e00d      	b.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008cda:	4b26      	ldr	r3, [pc, #152]	; (8008d74 <prvAddNewTaskToReadyList+0xcc>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d109      	bne.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008ce2:	4b23      	ldr	r3, [pc, #140]	; (8008d70 <prvAddNewTaskToReadyList+0xc8>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d802      	bhi.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008cf0:	4a1f      	ldr	r2, [pc, #124]	; (8008d70 <prvAddNewTaskToReadyList+0xc8>)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008cf6:	4b20      	ldr	r3, [pc, #128]	; (8008d78 <prvAddNewTaskToReadyList+0xd0>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	4a1e      	ldr	r2, [pc, #120]	; (8008d78 <prvAddNewTaskToReadyList+0xd0>)
 8008cfe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008d00:	4b1d      	ldr	r3, [pc, #116]	; (8008d78 <prvAddNewTaskToReadyList+0xd0>)
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d0c:	4b1b      	ldr	r3, [pc, #108]	; (8008d7c <prvAddNewTaskToReadyList+0xd4>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	429a      	cmp	r2, r3
 8008d12:	d903      	bls.n	8008d1c <prvAddNewTaskToReadyList+0x74>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d18:	4a18      	ldr	r2, [pc, #96]	; (8008d7c <prvAddNewTaskToReadyList+0xd4>)
 8008d1a:	6013      	str	r3, [r2, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d20:	4613      	mov	r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	4413      	add	r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	4a15      	ldr	r2, [pc, #84]	; (8008d80 <prvAddNewTaskToReadyList+0xd8>)
 8008d2a:	441a      	add	r2, r3
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	3304      	adds	r3, #4
 8008d30:	4619      	mov	r1, r3
 8008d32:	4610      	mov	r0, r2
 8008d34:	f7fe fe87 	bl	8007a46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d38:	f7ff f86c 	bl	8007e14 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d3c:	4b0d      	ldr	r3, [pc, #52]	; (8008d74 <prvAddNewTaskToReadyList+0xcc>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d00e      	beq.n	8008d62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d44:	4b0a      	ldr	r3, [pc, #40]	; (8008d70 <prvAddNewTaskToReadyList+0xc8>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d207      	bcs.n	8008d62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d52:	4b0c      	ldr	r3, [pc, #48]	; (8008d84 <prvAddNewTaskToReadyList+0xdc>)
 8008d54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008d58:	601a      	str	r2, [r3, #0]
 8008d5a:	f3bf 8f4f 	dsb	sy
 8008d5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d62:	bf00      	nop
 8008d64:	3708      	adds	r7, #8
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	24004918 	.word	0x24004918
 8008d70:	24004444 	.word	0x24004444
 8008d74:	24004924 	.word	0x24004924
 8008d78:	24004934 	.word	0x24004934
 8008d7c:	24004920 	.word	0x24004920
 8008d80:	24004448 	.word	0x24004448
 8008d84:	e000ed04 	.word	0xe000ed04

08008d88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b084      	sub	sp, #16
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d90:	2300      	movs	r3, #0
 8008d92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d017      	beq.n	8008dca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d9a:	4b13      	ldr	r3, [pc, #76]	; (8008de8 <vTaskDelay+0x60>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00a      	beq.n	8008db8 <vTaskDelay+0x30>
	__asm volatile
 8008da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da6:	f383 8811 	msr	BASEPRI, r3
 8008daa:	f3bf 8f6f 	isb	sy
 8008dae:	f3bf 8f4f 	dsb	sy
 8008db2:	60bb      	str	r3, [r7, #8]
}
 8008db4:	bf00      	nop
 8008db6:	e7fe      	b.n	8008db6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008db8:	f000 f880 	bl	8008ebc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008dbc:	2100      	movs	r1, #0
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 fcea 	bl	8009798 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008dc4:	f000 f888 	bl	8008ed8 <xTaskResumeAll>
 8008dc8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d107      	bne.n	8008de0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008dd0:	4b06      	ldr	r3, [pc, #24]	; (8008dec <vTaskDelay+0x64>)
 8008dd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008dd6:	601a      	str	r2, [r3, #0]
 8008dd8:	f3bf 8f4f 	dsb	sy
 8008ddc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008de0:	bf00      	nop
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	24004940 	.word	0x24004940
 8008dec:	e000ed04 	.word	0xe000ed04

08008df0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b08a      	sub	sp, #40	; 0x28
 8008df4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008df6:	2300      	movs	r3, #0
 8008df8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008dfe:	463a      	mov	r2, r7
 8008e00:	1d39      	adds	r1, r7, #4
 8008e02:	f107 0308 	add.w	r3, r7, #8
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7fe fbd2 	bl	80075b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008e0c:	6839      	ldr	r1, [r7, #0]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	9202      	str	r2, [sp, #8]
 8008e14:	9301      	str	r3, [sp, #4]
 8008e16:	2300      	movs	r3, #0
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	460a      	mov	r2, r1
 8008e1e:	4921      	ldr	r1, [pc, #132]	; (8008ea4 <vTaskStartScheduler+0xb4>)
 8008e20:	4821      	ldr	r0, [pc, #132]	; (8008ea8 <vTaskStartScheduler+0xb8>)
 8008e22:	f7ff fe0f 	bl	8008a44 <xTaskCreateStatic>
 8008e26:	4603      	mov	r3, r0
 8008e28:	4a20      	ldr	r2, [pc, #128]	; (8008eac <vTaskStartScheduler+0xbc>)
 8008e2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e2c:	4b1f      	ldr	r3, [pc, #124]	; (8008eac <vTaskStartScheduler+0xbc>)
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d002      	beq.n	8008e3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e34:	2301      	movs	r3, #1
 8008e36:	617b      	str	r3, [r7, #20]
 8008e38:	e001      	b.n	8008e3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d102      	bne.n	8008e4a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008e44:	f000 fcfc 	bl	8009840 <xTimerCreateTimerTask>
 8008e48:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d116      	bne.n	8008e7e <vTaskStartScheduler+0x8e>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	613b      	str	r3, [r7, #16]
}
 8008e62:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e64:	4b12      	ldr	r3, [pc, #72]	; (8008eb0 <vTaskStartScheduler+0xc0>)
 8008e66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008e6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e6c:	4b11      	ldr	r3, [pc, #68]	; (8008eb4 <vTaskStartScheduler+0xc4>)
 8008e6e:	2201      	movs	r2, #1
 8008e70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008e72:	4b11      	ldr	r3, [pc, #68]	; (8008eb8 <vTaskStartScheduler+0xc8>)
 8008e74:	2200      	movs	r2, #0
 8008e76:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e78:	f7fe fefa 	bl	8007c70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e7c:	e00e      	b.n	8008e9c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008e84:	d10a      	bne.n	8008e9c <vTaskStartScheduler+0xac>
	__asm volatile
 8008e86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e8a:	f383 8811 	msr	BASEPRI, r3
 8008e8e:	f3bf 8f6f 	isb	sy
 8008e92:	f3bf 8f4f 	dsb	sy
 8008e96:	60fb      	str	r3, [r7, #12]
}
 8008e98:	bf00      	nop
 8008e9a:	e7fe      	b.n	8008e9a <vTaskStartScheduler+0xaa>
}
 8008e9c:	bf00      	nop
 8008e9e:	3718      	adds	r7, #24
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}
 8008ea4:	0800a828 	.word	0x0800a828
 8008ea8:	080094d5 	.word	0x080094d5
 8008eac:	2400493c 	.word	0x2400493c
 8008eb0:	24004938 	.word	0x24004938
 8008eb4:	24004924 	.word	0x24004924
 8008eb8:	2400491c 	.word	0x2400491c

08008ebc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008ec0:	4b04      	ldr	r3, [pc, #16]	; (8008ed4 <vTaskSuspendAll+0x18>)
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	4a03      	ldr	r2, [pc, #12]	; (8008ed4 <vTaskSuspendAll+0x18>)
 8008ec8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008eca:	bf00      	nop
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr
 8008ed4:	24004940 	.word	0x24004940

08008ed8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ee6:	4b42      	ldr	r3, [pc, #264]	; (8008ff0 <xTaskResumeAll+0x118>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d10a      	bne.n	8008f04 <xTaskResumeAll+0x2c>
	__asm volatile
 8008eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef2:	f383 8811 	msr	BASEPRI, r3
 8008ef6:	f3bf 8f6f 	isb	sy
 8008efa:	f3bf 8f4f 	dsb	sy
 8008efe:	603b      	str	r3, [r7, #0]
}
 8008f00:	bf00      	nop
 8008f02:	e7fe      	b.n	8008f02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008f04:	f7fe ff56 	bl	8007db4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008f08:	4b39      	ldr	r3, [pc, #228]	; (8008ff0 <xTaskResumeAll+0x118>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	4a38      	ldr	r2, [pc, #224]	; (8008ff0 <xTaskResumeAll+0x118>)
 8008f10:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f12:	4b37      	ldr	r3, [pc, #220]	; (8008ff0 <xTaskResumeAll+0x118>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d162      	bne.n	8008fe0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008f1a:	4b36      	ldr	r3, [pc, #216]	; (8008ff4 <xTaskResumeAll+0x11c>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d05e      	beq.n	8008fe0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f22:	e02f      	b.n	8008f84 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f24:	4b34      	ldr	r3, [pc, #208]	; (8008ff8 <xTaskResumeAll+0x120>)
 8008f26:	68db      	ldr	r3, [r3, #12]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	3318      	adds	r3, #24
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7fe fde5 	bl	8007b00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	3304      	adds	r3, #4
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f7fe fde0 	bl	8007b00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f44:	4b2d      	ldr	r3, [pc, #180]	; (8008ffc <xTaskResumeAll+0x124>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	429a      	cmp	r2, r3
 8008f4a:	d903      	bls.n	8008f54 <xTaskResumeAll+0x7c>
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f50:	4a2a      	ldr	r2, [pc, #168]	; (8008ffc <xTaskResumeAll+0x124>)
 8008f52:	6013      	str	r3, [r2, #0]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f58:	4613      	mov	r3, r2
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	4413      	add	r3, r2
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	4a27      	ldr	r2, [pc, #156]	; (8009000 <xTaskResumeAll+0x128>)
 8008f62:	441a      	add	r2, r3
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	3304      	adds	r3, #4
 8008f68:	4619      	mov	r1, r3
 8008f6a:	4610      	mov	r0, r2
 8008f6c:	f7fe fd6b 	bl	8007a46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f74:	4b23      	ldr	r3, [pc, #140]	; (8009004 <xTaskResumeAll+0x12c>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d302      	bcc.n	8008f84 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008f7e:	4b22      	ldr	r3, [pc, #136]	; (8009008 <xTaskResumeAll+0x130>)
 8008f80:	2201      	movs	r2, #1
 8008f82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f84:	4b1c      	ldr	r3, [pc, #112]	; (8008ff8 <xTaskResumeAll+0x120>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1cb      	bne.n	8008f24 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d001      	beq.n	8008f96 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f92:	f000 fb55 	bl	8009640 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008f96:	4b1d      	ldr	r3, [pc, #116]	; (800900c <xTaskResumeAll+0x134>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d010      	beq.n	8008fc4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008fa2:	f000 f847 	bl	8009034 <xTaskIncrementTick>
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d002      	beq.n	8008fb2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008fac:	4b16      	ldr	r3, [pc, #88]	; (8009008 <xTaskResumeAll+0x130>)
 8008fae:	2201      	movs	r2, #1
 8008fb0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	3b01      	subs	r3, #1
 8008fb6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1f1      	bne.n	8008fa2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008fbe:	4b13      	ldr	r3, [pc, #76]	; (800900c <xTaskResumeAll+0x134>)
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008fc4:	4b10      	ldr	r3, [pc, #64]	; (8009008 <xTaskResumeAll+0x130>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d009      	beq.n	8008fe0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008fd0:	4b0f      	ldr	r3, [pc, #60]	; (8009010 <xTaskResumeAll+0x138>)
 8008fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008fd6:	601a      	str	r2, [r3, #0]
 8008fd8:	f3bf 8f4f 	dsb	sy
 8008fdc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fe0:	f7fe ff18 	bl	8007e14 <vPortExitCritical>

	return xAlreadyYielded;
 8008fe4:	68bb      	ldr	r3, [r7, #8]
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	3710      	adds	r7, #16
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	24004940 	.word	0x24004940
 8008ff4:	24004918 	.word	0x24004918
 8008ff8:	240048d8 	.word	0x240048d8
 8008ffc:	24004920 	.word	0x24004920
 8009000:	24004448 	.word	0x24004448
 8009004:	24004444 	.word	0x24004444
 8009008:	2400492c 	.word	0x2400492c
 800900c:	24004928 	.word	0x24004928
 8009010:	e000ed04 	.word	0xe000ed04

08009014 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800901a:	4b05      	ldr	r3, [pc, #20]	; (8009030 <xTaskGetTickCount+0x1c>)
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009020:	687b      	ldr	r3, [r7, #4]
}
 8009022:	4618      	mov	r0, r3
 8009024:	370c      	adds	r7, #12
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr
 800902e:	bf00      	nop
 8009030:	2400491c 	.word	0x2400491c

08009034 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009034:	b580      	push	{r7, lr}
 8009036:	b086      	sub	sp, #24
 8009038:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800903a:	2300      	movs	r3, #0
 800903c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800903e:	4b4f      	ldr	r3, [pc, #316]	; (800917c <xTaskIncrementTick+0x148>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	2b00      	cmp	r3, #0
 8009044:	f040 808f 	bne.w	8009166 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009048:	4b4d      	ldr	r3, [pc, #308]	; (8009180 <xTaskIncrementTick+0x14c>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	3301      	adds	r3, #1
 800904e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009050:	4a4b      	ldr	r2, [pc, #300]	; (8009180 <xTaskIncrementTick+0x14c>)
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d120      	bne.n	800909e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800905c:	4b49      	ldr	r3, [pc, #292]	; (8009184 <xTaskIncrementTick+0x150>)
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d00a      	beq.n	800907c <xTaskIncrementTick+0x48>
	__asm volatile
 8009066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800906a:	f383 8811 	msr	BASEPRI, r3
 800906e:	f3bf 8f6f 	isb	sy
 8009072:	f3bf 8f4f 	dsb	sy
 8009076:	603b      	str	r3, [r7, #0]
}
 8009078:	bf00      	nop
 800907a:	e7fe      	b.n	800907a <xTaskIncrementTick+0x46>
 800907c:	4b41      	ldr	r3, [pc, #260]	; (8009184 <xTaskIncrementTick+0x150>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	60fb      	str	r3, [r7, #12]
 8009082:	4b41      	ldr	r3, [pc, #260]	; (8009188 <xTaskIncrementTick+0x154>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a3f      	ldr	r2, [pc, #252]	; (8009184 <xTaskIncrementTick+0x150>)
 8009088:	6013      	str	r3, [r2, #0]
 800908a:	4a3f      	ldr	r2, [pc, #252]	; (8009188 <xTaskIncrementTick+0x154>)
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6013      	str	r3, [r2, #0]
 8009090:	4b3e      	ldr	r3, [pc, #248]	; (800918c <xTaskIncrementTick+0x158>)
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	3301      	adds	r3, #1
 8009096:	4a3d      	ldr	r2, [pc, #244]	; (800918c <xTaskIncrementTick+0x158>)
 8009098:	6013      	str	r3, [r2, #0]
 800909a:	f000 fad1 	bl	8009640 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800909e:	4b3c      	ldr	r3, [pc, #240]	; (8009190 <xTaskIncrementTick+0x15c>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	d349      	bcc.n	800913c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090a8:	4b36      	ldr	r3, [pc, #216]	; (8009184 <xTaskIncrementTick+0x150>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d104      	bne.n	80090bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090b2:	4b37      	ldr	r3, [pc, #220]	; (8009190 <xTaskIncrementTick+0x15c>)
 80090b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80090b8:	601a      	str	r2, [r3, #0]
					break;
 80090ba:	e03f      	b.n	800913c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090bc:	4b31      	ldr	r3, [pc, #196]	; (8009184 <xTaskIncrementTick+0x150>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	685b      	ldr	r3, [r3, #4]
 80090ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80090cc:	693a      	ldr	r2, [r7, #16]
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d203      	bcs.n	80090dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80090d4:	4a2e      	ldr	r2, [pc, #184]	; (8009190 <xTaskIncrementTick+0x15c>)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80090da:	e02f      	b.n	800913c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	3304      	adds	r3, #4
 80090e0:	4618      	mov	r0, r3
 80090e2:	f7fe fd0d 	bl	8007b00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d004      	beq.n	80090f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	3318      	adds	r3, #24
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7fe fd04 	bl	8007b00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80090f8:	68bb      	ldr	r3, [r7, #8]
 80090fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80090fc:	4b25      	ldr	r3, [pc, #148]	; (8009194 <xTaskIncrementTick+0x160>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	429a      	cmp	r2, r3
 8009102:	d903      	bls.n	800910c <xTaskIncrementTick+0xd8>
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009108:	4a22      	ldr	r2, [pc, #136]	; (8009194 <xTaskIncrementTick+0x160>)
 800910a:	6013      	str	r3, [r2, #0]
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009110:	4613      	mov	r3, r2
 8009112:	009b      	lsls	r3, r3, #2
 8009114:	4413      	add	r3, r2
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	4a1f      	ldr	r2, [pc, #124]	; (8009198 <xTaskIncrementTick+0x164>)
 800911a:	441a      	add	r2, r3
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	3304      	adds	r3, #4
 8009120:	4619      	mov	r1, r3
 8009122:	4610      	mov	r0, r2
 8009124:	f7fe fc8f 	bl	8007a46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800912c:	4b1b      	ldr	r3, [pc, #108]	; (800919c <xTaskIncrementTick+0x168>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009132:	429a      	cmp	r2, r3
 8009134:	d3b8      	bcc.n	80090a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009136:	2301      	movs	r3, #1
 8009138:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800913a:	e7b5      	b.n	80090a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800913c:	4b17      	ldr	r3, [pc, #92]	; (800919c <xTaskIncrementTick+0x168>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009142:	4915      	ldr	r1, [pc, #84]	; (8009198 <xTaskIncrementTick+0x164>)
 8009144:	4613      	mov	r3, r2
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	4413      	add	r3, r2
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	440b      	add	r3, r1
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d901      	bls.n	8009158 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009154:	2301      	movs	r3, #1
 8009156:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009158:	4b11      	ldr	r3, [pc, #68]	; (80091a0 <xTaskIncrementTick+0x16c>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d007      	beq.n	8009170 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009160:	2301      	movs	r3, #1
 8009162:	617b      	str	r3, [r7, #20]
 8009164:	e004      	b.n	8009170 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009166:	4b0f      	ldr	r3, [pc, #60]	; (80091a4 <xTaskIncrementTick+0x170>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	3301      	adds	r3, #1
 800916c:	4a0d      	ldr	r2, [pc, #52]	; (80091a4 <xTaskIncrementTick+0x170>)
 800916e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009170:	697b      	ldr	r3, [r7, #20]
}
 8009172:	4618      	mov	r0, r3
 8009174:	3718      	adds	r7, #24
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	24004940 	.word	0x24004940
 8009180:	2400491c 	.word	0x2400491c
 8009184:	240048d0 	.word	0x240048d0
 8009188:	240048d4 	.word	0x240048d4
 800918c:	24004930 	.word	0x24004930
 8009190:	24004938 	.word	0x24004938
 8009194:	24004920 	.word	0x24004920
 8009198:	24004448 	.word	0x24004448
 800919c:	24004444 	.word	0x24004444
 80091a0:	2400492c 	.word	0x2400492c
 80091a4:	24004928 	.word	0x24004928

080091a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80091a8:	b480      	push	{r7}
 80091aa:	b085      	sub	sp, #20
 80091ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80091ae:	4b28      	ldr	r3, [pc, #160]	; (8009250 <vTaskSwitchContext+0xa8>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d003      	beq.n	80091be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80091b6:	4b27      	ldr	r3, [pc, #156]	; (8009254 <vTaskSwitchContext+0xac>)
 80091b8:	2201      	movs	r2, #1
 80091ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80091bc:	e041      	b.n	8009242 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80091be:	4b25      	ldr	r3, [pc, #148]	; (8009254 <vTaskSwitchContext+0xac>)
 80091c0:	2200      	movs	r2, #0
 80091c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091c4:	4b24      	ldr	r3, [pc, #144]	; (8009258 <vTaskSwitchContext+0xb0>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	60fb      	str	r3, [r7, #12]
 80091ca:	e010      	b.n	80091ee <vTaskSwitchContext+0x46>
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10a      	bne.n	80091e8 <vTaskSwitchContext+0x40>
	__asm volatile
 80091d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	607b      	str	r3, [r7, #4]
}
 80091e4:	bf00      	nop
 80091e6:	e7fe      	b.n	80091e6 <vTaskSwitchContext+0x3e>
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	3b01      	subs	r3, #1
 80091ec:	60fb      	str	r3, [r7, #12]
 80091ee:	491b      	ldr	r1, [pc, #108]	; (800925c <vTaskSwitchContext+0xb4>)
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	4613      	mov	r3, r2
 80091f4:	009b      	lsls	r3, r3, #2
 80091f6:	4413      	add	r3, r2
 80091f8:	009b      	lsls	r3, r3, #2
 80091fa:	440b      	add	r3, r1
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d0e4      	beq.n	80091cc <vTaskSwitchContext+0x24>
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	4613      	mov	r3, r2
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	4413      	add	r3, r2
 800920a:	009b      	lsls	r3, r3, #2
 800920c:	4a13      	ldr	r2, [pc, #76]	; (800925c <vTaskSwitchContext+0xb4>)
 800920e:	4413      	add	r3, r2
 8009210:	60bb      	str	r3, [r7, #8]
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	685a      	ldr	r2, [r3, #4]
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	605a      	str	r2, [r3, #4]
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	685a      	ldr	r2, [r3, #4]
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	3308      	adds	r3, #8
 8009224:	429a      	cmp	r2, r3
 8009226:	d104      	bne.n	8009232 <vTaskSwitchContext+0x8a>
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	685b      	ldr	r3, [r3, #4]
 800922c:	685a      	ldr	r2, [r3, #4]
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	605a      	str	r2, [r3, #4]
 8009232:	68bb      	ldr	r3, [r7, #8]
 8009234:	685b      	ldr	r3, [r3, #4]
 8009236:	68db      	ldr	r3, [r3, #12]
 8009238:	4a09      	ldr	r2, [pc, #36]	; (8009260 <vTaskSwitchContext+0xb8>)
 800923a:	6013      	str	r3, [r2, #0]
 800923c:	4a06      	ldr	r2, [pc, #24]	; (8009258 <vTaskSwitchContext+0xb0>)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	6013      	str	r3, [r2, #0]
}
 8009242:	bf00      	nop
 8009244:	3714      	adds	r7, #20
 8009246:	46bd      	mov	sp, r7
 8009248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924c:	4770      	bx	lr
 800924e:	bf00      	nop
 8009250:	24004940 	.word	0x24004940
 8009254:	2400492c 	.word	0x2400492c
 8009258:	24004920 	.word	0x24004920
 800925c:	24004448 	.word	0x24004448
 8009260:	24004444 	.word	0x24004444

08009264 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b084      	sub	sp, #16
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d10a      	bne.n	800928a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009278:	f383 8811 	msr	BASEPRI, r3
 800927c:	f3bf 8f6f 	isb	sy
 8009280:	f3bf 8f4f 	dsb	sy
 8009284:	60fb      	str	r3, [r7, #12]
}
 8009286:	bf00      	nop
 8009288:	e7fe      	b.n	8009288 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800928a:	4b07      	ldr	r3, [pc, #28]	; (80092a8 <vTaskPlaceOnEventList+0x44>)
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	3318      	adds	r3, #24
 8009290:	4619      	mov	r1, r3
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f7fe fbfb 	bl	8007a8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009298:	2101      	movs	r1, #1
 800929a:	6838      	ldr	r0, [r7, #0]
 800929c:	f000 fa7c 	bl	8009798 <prvAddCurrentTaskToDelayedList>
}
 80092a0:	bf00      	nop
 80092a2:	3710      	adds	r7, #16
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}
 80092a8:	24004444 	.word	0x24004444

080092ac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b086      	sub	sp, #24
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	60f8      	str	r0, [r7, #12]
 80092b4:	60b9      	str	r1, [r7, #8]
 80092b6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d10a      	bne.n	80092d4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80092be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c2:	f383 8811 	msr	BASEPRI, r3
 80092c6:	f3bf 8f6f 	isb	sy
 80092ca:	f3bf 8f4f 	dsb	sy
 80092ce:	617b      	str	r3, [r7, #20]
}
 80092d0:	bf00      	nop
 80092d2:	e7fe      	b.n	80092d2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80092d4:	4b0a      	ldr	r3, [pc, #40]	; (8009300 <vTaskPlaceOnEventListRestricted+0x54>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	3318      	adds	r3, #24
 80092da:	4619      	mov	r1, r3
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f7fe fbb2 	bl	8007a46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d002      	beq.n	80092ee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80092e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80092ec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80092ee:	6879      	ldr	r1, [r7, #4]
 80092f0:	68b8      	ldr	r0, [r7, #8]
 80092f2:	f000 fa51 	bl	8009798 <prvAddCurrentTaskToDelayedList>
	}
 80092f6:	bf00      	nop
 80092f8:	3718      	adds	r7, #24
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	bf00      	nop
 8009300:	24004444 	.word	0x24004444

08009304 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b086      	sub	sp, #24
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	68db      	ldr	r3, [r3, #12]
 8009312:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d10a      	bne.n	8009330 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800931a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800931e:	f383 8811 	msr	BASEPRI, r3
 8009322:	f3bf 8f6f 	isb	sy
 8009326:	f3bf 8f4f 	dsb	sy
 800932a:	60fb      	str	r3, [r7, #12]
}
 800932c:	bf00      	nop
 800932e:	e7fe      	b.n	800932e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009330:	693b      	ldr	r3, [r7, #16]
 8009332:	3318      	adds	r3, #24
 8009334:	4618      	mov	r0, r3
 8009336:	f7fe fbe3 	bl	8007b00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800933a:	4b1e      	ldr	r3, [pc, #120]	; (80093b4 <xTaskRemoveFromEventList+0xb0>)
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d11d      	bne.n	800937e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	3304      	adds	r3, #4
 8009346:	4618      	mov	r0, r3
 8009348:	f7fe fbda 	bl	8007b00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009350:	4b19      	ldr	r3, [pc, #100]	; (80093b8 <xTaskRemoveFromEventList+0xb4>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	429a      	cmp	r2, r3
 8009356:	d903      	bls.n	8009360 <xTaskRemoveFromEventList+0x5c>
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800935c:	4a16      	ldr	r2, [pc, #88]	; (80093b8 <xTaskRemoveFromEventList+0xb4>)
 800935e:	6013      	str	r3, [r2, #0]
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009364:	4613      	mov	r3, r2
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	4413      	add	r3, r2
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	4a13      	ldr	r2, [pc, #76]	; (80093bc <xTaskRemoveFromEventList+0xb8>)
 800936e:	441a      	add	r2, r3
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	3304      	adds	r3, #4
 8009374:	4619      	mov	r1, r3
 8009376:	4610      	mov	r0, r2
 8009378:	f7fe fb65 	bl	8007a46 <vListInsertEnd>
 800937c:	e005      	b.n	800938a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	3318      	adds	r3, #24
 8009382:	4619      	mov	r1, r3
 8009384:	480e      	ldr	r0, [pc, #56]	; (80093c0 <xTaskRemoveFromEventList+0xbc>)
 8009386:	f7fe fb5e 	bl	8007a46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800938e:	4b0d      	ldr	r3, [pc, #52]	; (80093c4 <xTaskRemoveFromEventList+0xc0>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009394:	429a      	cmp	r2, r3
 8009396:	d905      	bls.n	80093a4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009398:	2301      	movs	r3, #1
 800939a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800939c:	4b0a      	ldr	r3, [pc, #40]	; (80093c8 <xTaskRemoveFromEventList+0xc4>)
 800939e:	2201      	movs	r2, #1
 80093a0:	601a      	str	r2, [r3, #0]
 80093a2:	e001      	b.n	80093a8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80093a4:	2300      	movs	r3, #0
 80093a6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80093a8:	697b      	ldr	r3, [r7, #20]
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3718      	adds	r7, #24
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}
 80093b2:	bf00      	nop
 80093b4:	24004940 	.word	0x24004940
 80093b8:	24004920 	.word	0x24004920
 80093bc:	24004448 	.word	0x24004448
 80093c0:	240048d8 	.word	0x240048d8
 80093c4:	24004444 	.word	0x24004444
 80093c8:	2400492c 	.word	0x2400492c

080093cc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80093d4:	4b06      	ldr	r3, [pc, #24]	; (80093f0 <vTaskInternalSetTimeOutState+0x24>)
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80093dc:	4b05      	ldr	r3, [pc, #20]	; (80093f4 <vTaskInternalSetTimeOutState+0x28>)
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	605a      	str	r2, [r3, #4]
}
 80093e4:	bf00      	nop
 80093e6:	370c      	adds	r7, #12
 80093e8:	46bd      	mov	sp, r7
 80093ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ee:	4770      	bx	lr
 80093f0:	24004930 	.word	0x24004930
 80093f4:	2400491c 	.word	0x2400491c

080093f8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b088      	sub	sp, #32
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d10a      	bne.n	800941e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800940c:	f383 8811 	msr	BASEPRI, r3
 8009410:	f3bf 8f6f 	isb	sy
 8009414:	f3bf 8f4f 	dsb	sy
 8009418:	613b      	str	r3, [r7, #16]
}
 800941a:	bf00      	nop
 800941c:	e7fe      	b.n	800941c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d10a      	bne.n	800943a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009428:	f383 8811 	msr	BASEPRI, r3
 800942c:	f3bf 8f6f 	isb	sy
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	60fb      	str	r3, [r7, #12]
}
 8009436:	bf00      	nop
 8009438:	e7fe      	b.n	8009438 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800943a:	f7fe fcbb 	bl	8007db4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800943e:	4b1d      	ldr	r3, [pc, #116]	; (80094b4 <xTaskCheckForTimeOut+0xbc>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	69ba      	ldr	r2, [r7, #24]
 800944a:	1ad3      	subs	r3, r2, r3
 800944c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009456:	d102      	bne.n	800945e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009458:	2300      	movs	r3, #0
 800945a:	61fb      	str	r3, [r7, #28]
 800945c:	e023      	b.n	80094a6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	4b15      	ldr	r3, [pc, #84]	; (80094b8 <xTaskCheckForTimeOut+0xc0>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	429a      	cmp	r2, r3
 8009468:	d007      	beq.n	800947a <xTaskCheckForTimeOut+0x82>
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	69ba      	ldr	r2, [r7, #24]
 8009470:	429a      	cmp	r2, r3
 8009472:	d302      	bcc.n	800947a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009474:	2301      	movs	r3, #1
 8009476:	61fb      	str	r3, [r7, #28]
 8009478:	e015      	b.n	80094a6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	697a      	ldr	r2, [r7, #20]
 8009480:	429a      	cmp	r2, r3
 8009482:	d20b      	bcs.n	800949c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	681a      	ldr	r2, [r3, #0]
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	1ad2      	subs	r2, r2, r3
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f7ff ff9b 	bl	80093cc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009496:	2300      	movs	r3, #0
 8009498:	61fb      	str	r3, [r7, #28]
 800949a:	e004      	b.n	80094a6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800949c:	683b      	ldr	r3, [r7, #0]
 800949e:	2200      	movs	r2, #0
 80094a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80094a2:	2301      	movs	r3, #1
 80094a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80094a6:	f7fe fcb5 	bl	8007e14 <vPortExitCritical>

	return xReturn;
 80094aa:	69fb      	ldr	r3, [r7, #28]
}
 80094ac:	4618      	mov	r0, r3
 80094ae:	3720      	adds	r7, #32
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	2400491c 	.word	0x2400491c
 80094b8:	24004930 	.word	0x24004930

080094bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80094bc:	b480      	push	{r7}
 80094be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80094c0:	4b03      	ldr	r3, [pc, #12]	; (80094d0 <vTaskMissedYield+0x14>)
 80094c2:	2201      	movs	r2, #1
 80094c4:	601a      	str	r2, [r3, #0]
}
 80094c6:	bf00      	nop
 80094c8:	46bd      	mov	sp, r7
 80094ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ce:	4770      	bx	lr
 80094d0:	2400492c 	.word	0x2400492c

080094d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b082      	sub	sp, #8
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80094dc:	f000 f852 	bl	8009584 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80094e0:	4b06      	ldr	r3, [pc, #24]	; (80094fc <prvIdleTask+0x28>)
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d9f9      	bls.n	80094dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80094e8:	4b05      	ldr	r3, [pc, #20]	; (8009500 <prvIdleTask+0x2c>)
 80094ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094ee:	601a      	str	r2, [r3, #0]
 80094f0:	f3bf 8f4f 	dsb	sy
 80094f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80094f8:	e7f0      	b.n	80094dc <prvIdleTask+0x8>
 80094fa:	bf00      	nop
 80094fc:	24004448 	.word	0x24004448
 8009500:	e000ed04 	.word	0xe000ed04

08009504 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b082      	sub	sp, #8
 8009508:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800950a:	2300      	movs	r3, #0
 800950c:	607b      	str	r3, [r7, #4]
 800950e:	e00c      	b.n	800952a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009510:	687a      	ldr	r2, [r7, #4]
 8009512:	4613      	mov	r3, r2
 8009514:	009b      	lsls	r3, r3, #2
 8009516:	4413      	add	r3, r2
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	4a12      	ldr	r2, [pc, #72]	; (8009564 <prvInitialiseTaskLists+0x60>)
 800951c:	4413      	add	r3, r2
 800951e:	4618      	mov	r0, r3
 8009520:	f7fe fa64 	bl	80079ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	3301      	adds	r3, #1
 8009528:	607b      	str	r3, [r7, #4]
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2b37      	cmp	r3, #55	; 0x37
 800952e:	d9ef      	bls.n	8009510 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009530:	480d      	ldr	r0, [pc, #52]	; (8009568 <prvInitialiseTaskLists+0x64>)
 8009532:	f7fe fa5b 	bl	80079ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009536:	480d      	ldr	r0, [pc, #52]	; (800956c <prvInitialiseTaskLists+0x68>)
 8009538:	f7fe fa58 	bl	80079ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800953c:	480c      	ldr	r0, [pc, #48]	; (8009570 <prvInitialiseTaskLists+0x6c>)
 800953e:	f7fe fa55 	bl	80079ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009542:	480c      	ldr	r0, [pc, #48]	; (8009574 <prvInitialiseTaskLists+0x70>)
 8009544:	f7fe fa52 	bl	80079ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009548:	480b      	ldr	r0, [pc, #44]	; (8009578 <prvInitialiseTaskLists+0x74>)
 800954a:	f7fe fa4f 	bl	80079ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800954e:	4b0b      	ldr	r3, [pc, #44]	; (800957c <prvInitialiseTaskLists+0x78>)
 8009550:	4a05      	ldr	r2, [pc, #20]	; (8009568 <prvInitialiseTaskLists+0x64>)
 8009552:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009554:	4b0a      	ldr	r3, [pc, #40]	; (8009580 <prvInitialiseTaskLists+0x7c>)
 8009556:	4a05      	ldr	r2, [pc, #20]	; (800956c <prvInitialiseTaskLists+0x68>)
 8009558:	601a      	str	r2, [r3, #0]
}
 800955a:	bf00      	nop
 800955c:	3708      	adds	r7, #8
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}
 8009562:	bf00      	nop
 8009564:	24004448 	.word	0x24004448
 8009568:	240048a8 	.word	0x240048a8
 800956c:	240048bc 	.word	0x240048bc
 8009570:	240048d8 	.word	0x240048d8
 8009574:	240048ec 	.word	0x240048ec
 8009578:	24004904 	.word	0x24004904
 800957c:	240048d0 	.word	0x240048d0
 8009580:	240048d4 	.word	0x240048d4

08009584 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800958a:	e019      	b.n	80095c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800958c:	f7fe fc12 	bl	8007db4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009590:	4b10      	ldr	r3, [pc, #64]	; (80095d4 <prvCheckTasksWaitingTermination+0x50>)
 8009592:	68db      	ldr	r3, [r3, #12]
 8009594:	68db      	ldr	r3, [r3, #12]
 8009596:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	3304      	adds	r3, #4
 800959c:	4618      	mov	r0, r3
 800959e:	f7fe faaf 	bl	8007b00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80095a2:	4b0d      	ldr	r3, [pc, #52]	; (80095d8 <prvCheckTasksWaitingTermination+0x54>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	3b01      	subs	r3, #1
 80095a8:	4a0b      	ldr	r2, [pc, #44]	; (80095d8 <prvCheckTasksWaitingTermination+0x54>)
 80095aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80095ac:	4b0b      	ldr	r3, [pc, #44]	; (80095dc <prvCheckTasksWaitingTermination+0x58>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	3b01      	subs	r3, #1
 80095b2:	4a0a      	ldr	r2, [pc, #40]	; (80095dc <prvCheckTasksWaitingTermination+0x58>)
 80095b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80095b6:	f7fe fc2d 	bl	8007e14 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f000 f810 	bl	80095e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095c0:	4b06      	ldr	r3, [pc, #24]	; (80095dc <prvCheckTasksWaitingTermination+0x58>)
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d1e1      	bne.n	800958c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80095c8:	bf00      	nop
 80095ca:	bf00      	nop
 80095cc:	3708      	adds	r7, #8
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	240048ec 	.word	0x240048ec
 80095d8:	24004918 	.word	0x24004918
 80095dc:	24004900 	.word	0x24004900

080095e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d108      	bne.n	8009604 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095f6:	4618      	mov	r0, r3
 80095f8:	f7fe f8da 	bl	80077b0 <vPortFree>
				vPortFree( pxTCB );
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f7fe f8d7 	bl	80077b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009602:	e018      	b.n	8009636 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800960a:	2b01      	cmp	r3, #1
 800960c:	d103      	bne.n	8009616 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f7fe f8ce 	bl	80077b0 <vPortFree>
	}
 8009614:	e00f      	b.n	8009636 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800961c:	2b02      	cmp	r3, #2
 800961e:	d00a      	beq.n	8009636 <prvDeleteTCB+0x56>
	__asm volatile
 8009620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009624:	f383 8811 	msr	BASEPRI, r3
 8009628:	f3bf 8f6f 	isb	sy
 800962c:	f3bf 8f4f 	dsb	sy
 8009630:	60fb      	str	r3, [r7, #12]
}
 8009632:	bf00      	nop
 8009634:	e7fe      	b.n	8009634 <prvDeleteTCB+0x54>
	}
 8009636:	bf00      	nop
 8009638:	3710      	adds	r7, #16
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
	...

08009640 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009640:	b480      	push	{r7}
 8009642:	b083      	sub	sp, #12
 8009644:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009646:	4b0c      	ldr	r3, [pc, #48]	; (8009678 <prvResetNextTaskUnblockTime+0x38>)
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d104      	bne.n	800965a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009650:	4b0a      	ldr	r3, [pc, #40]	; (800967c <prvResetNextTaskUnblockTime+0x3c>)
 8009652:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009656:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009658:	e008      	b.n	800966c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800965a:	4b07      	ldr	r3, [pc, #28]	; (8009678 <prvResetNextTaskUnblockTime+0x38>)
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	68db      	ldr	r3, [r3, #12]
 8009662:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	4a04      	ldr	r2, [pc, #16]	; (800967c <prvResetNextTaskUnblockTime+0x3c>)
 800966a:	6013      	str	r3, [r2, #0]
}
 800966c:	bf00      	nop
 800966e:	370c      	adds	r7, #12
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr
 8009678:	240048d0 	.word	0x240048d0
 800967c:	24004938 	.word	0x24004938

08009680 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009680:	b480      	push	{r7}
 8009682:	b083      	sub	sp, #12
 8009684:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009686:	4b0b      	ldr	r3, [pc, #44]	; (80096b4 <xTaskGetSchedulerState+0x34>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d102      	bne.n	8009694 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800968e:	2301      	movs	r3, #1
 8009690:	607b      	str	r3, [r7, #4]
 8009692:	e008      	b.n	80096a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009694:	4b08      	ldr	r3, [pc, #32]	; (80096b8 <xTaskGetSchedulerState+0x38>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d102      	bne.n	80096a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800969c:	2302      	movs	r3, #2
 800969e:	607b      	str	r3, [r7, #4]
 80096a0:	e001      	b.n	80096a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80096a2:	2300      	movs	r3, #0
 80096a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80096a6:	687b      	ldr	r3, [r7, #4]
	}
 80096a8:	4618      	mov	r0, r3
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr
 80096b4:	24004924 	.word	0x24004924
 80096b8:	24004940 	.word	0x24004940

080096bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b086      	sub	sp, #24
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80096c8:	2300      	movs	r3, #0
 80096ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d056      	beq.n	8009780 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80096d2:	4b2e      	ldr	r3, [pc, #184]	; (800978c <xTaskPriorityDisinherit+0xd0>)
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	693a      	ldr	r2, [r7, #16]
 80096d8:	429a      	cmp	r2, r3
 80096da:	d00a      	beq.n	80096f2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80096dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096e0:	f383 8811 	msr	BASEPRI, r3
 80096e4:	f3bf 8f6f 	isb	sy
 80096e8:	f3bf 8f4f 	dsb	sy
 80096ec:	60fb      	str	r3, [r7, #12]
}
 80096ee:	bf00      	nop
 80096f0:	e7fe      	b.n	80096f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d10a      	bne.n	8009710 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80096fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096fe:	f383 8811 	msr	BASEPRI, r3
 8009702:	f3bf 8f6f 	isb	sy
 8009706:	f3bf 8f4f 	dsb	sy
 800970a:	60bb      	str	r3, [r7, #8]
}
 800970c:	bf00      	nop
 800970e:	e7fe      	b.n	800970e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009714:	1e5a      	subs	r2, r3, #1
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009722:	429a      	cmp	r2, r3
 8009724:	d02c      	beq.n	8009780 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800972a:	2b00      	cmp	r3, #0
 800972c:	d128      	bne.n	8009780 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800972e:	693b      	ldr	r3, [r7, #16]
 8009730:	3304      	adds	r3, #4
 8009732:	4618      	mov	r0, r3
 8009734:	f7fe f9e4 	bl	8007b00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009744:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009748:	693b      	ldr	r3, [r7, #16]
 800974a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009750:	4b0f      	ldr	r3, [pc, #60]	; (8009790 <xTaskPriorityDisinherit+0xd4>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	429a      	cmp	r2, r3
 8009756:	d903      	bls.n	8009760 <xTaskPriorityDisinherit+0xa4>
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800975c:	4a0c      	ldr	r2, [pc, #48]	; (8009790 <xTaskPriorityDisinherit+0xd4>)
 800975e:	6013      	str	r3, [r2, #0]
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009764:	4613      	mov	r3, r2
 8009766:	009b      	lsls	r3, r3, #2
 8009768:	4413      	add	r3, r2
 800976a:	009b      	lsls	r3, r3, #2
 800976c:	4a09      	ldr	r2, [pc, #36]	; (8009794 <xTaskPriorityDisinherit+0xd8>)
 800976e:	441a      	add	r2, r3
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	3304      	adds	r3, #4
 8009774:	4619      	mov	r1, r3
 8009776:	4610      	mov	r0, r2
 8009778:	f7fe f965 	bl	8007a46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800977c:	2301      	movs	r3, #1
 800977e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009780:	697b      	ldr	r3, [r7, #20]
	}
 8009782:	4618      	mov	r0, r3
 8009784:	3718      	adds	r7, #24
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}
 800978a:	bf00      	nop
 800978c:	24004444 	.word	0x24004444
 8009790:	24004920 	.word	0x24004920
 8009794:	24004448 	.word	0x24004448

08009798 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b084      	sub	sp, #16
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80097a2:	4b21      	ldr	r3, [pc, #132]	; (8009828 <prvAddCurrentTaskToDelayedList+0x90>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097a8:	4b20      	ldr	r3, [pc, #128]	; (800982c <prvAddCurrentTaskToDelayedList+0x94>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	3304      	adds	r3, #4
 80097ae:	4618      	mov	r0, r3
 80097b0:	f7fe f9a6 	bl	8007b00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097ba:	d10a      	bne.n	80097d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d007      	beq.n	80097d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097c2:	4b1a      	ldr	r3, [pc, #104]	; (800982c <prvAddCurrentTaskToDelayedList+0x94>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	3304      	adds	r3, #4
 80097c8:	4619      	mov	r1, r3
 80097ca:	4819      	ldr	r0, [pc, #100]	; (8009830 <prvAddCurrentTaskToDelayedList+0x98>)
 80097cc:	f7fe f93b 	bl	8007a46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80097d0:	e026      	b.n	8009820 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80097d2:	68fa      	ldr	r2, [r7, #12]
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	4413      	add	r3, r2
 80097d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80097da:	4b14      	ldr	r3, [pc, #80]	; (800982c <prvAddCurrentTaskToDelayedList+0x94>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	68ba      	ldr	r2, [r7, #8]
 80097e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80097e2:	68ba      	ldr	r2, [r7, #8]
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d209      	bcs.n	80097fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097ea:	4b12      	ldr	r3, [pc, #72]	; (8009834 <prvAddCurrentTaskToDelayedList+0x9c>)
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	4b0f      	ldr	r3, [pc, #60]	; (800982c <prvAddCurrentTaskToDelayedList+0x94>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	3304      	adds	r3, #4
 80097f4:	4619      	mov	r1, r3
 80097f6:	4610      	mov	r0, r2
 80097f8:	f7fe f949 	bl	8007a8e <vListInsert>
}
 80097fc:	e010      	b.n	8009820 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80097fe:	4b0e      	ldr	r3, [pc, #56]	; (8009838 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009800:	681a      	ldr	r2, [r3, #0]
 8009802:	4b0a      	ldr	r3, [pc, #40]	; (800982c <prvAddCurrentTaskToDelayedList+0x94>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	3304      	adds	r3, #4
 8009808:	4619      	mov	r1, r3
 800980a:	4610      	mov	r0, r2
 800980c:	f7fe f93f 	bl	8007a8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009810:	4b0a      	ldr	r3, [pc, #40]	; (800983c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68ba      	ldr	r2, [r7, #8]
 8009816:	429a      	cmp	r2, r3
 8009818:	d202      	bcs.n	8009820 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800981a:	4a08      	ldr	r2, [pc, #32]	; (800983c <prvAddCurrentTaskToDelayedList+0xa4>)
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	6013      	str	r3, [r2, #0]
}
 8009820:	bf00      	nop
 8009822:	3710      	adds	r7, #16
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	2400491c 	.word	0x2400491c
 800982c:	24004444 	.word	0x24004444
 8009830:	24004904 	.word	0x24004904
 8009834:	240048d4 	.word	0x240048d4
 8009838:	240048d0 	.word	0x240048d0
 800983c:	24004938 	.word	0x24004938

08009840 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b08a      	sub	sp, #40	; 0x28
 8009844:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009846:	2300      	movs	r3, #0
 8009848:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800984a:	f000 fb07 	bl	8009e5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800984e:	4b1c      	ldr	r3, [pc, #112]	; (80098c0 <xTimerCreateTimerTask+0x80>)
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d021      	beq.n	800989a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009856:	2300      	movs	r3, #0
 8009858:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800985a:	2300      	movs	r3, #0
 800985c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800985e:	1d3a      	adds	r2, r7, #4
 8009860:	f107 0108 	add.w	r1, r7, #8
 8009864:	f107 030c 	add.w	r3, r7, #12
 8009868:	4618      	mov	r0, r3
 800986a:	f7fd febb 	bl	80075e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800986e:	6879      	ldr	r1, [r7, #4]
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	9202      	str	r2, [sp, #8]
 8009876:	9301      	str	r3, [sp, #4]
 8009878:	2302      	movs	r3, #2
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	2300      	movs	r3, #0
 800987e:	460a      	mov	r2, r1
 8009880:	4910      	ldr	r1, [pc, #64]	; (80098c4 <xTimerCreateTimerTask+0x84>)
 8009882:	4811      	ldr	r0, [pc, #68]	; (80098c8 <xTimerCreateTimerTask+0x88>)
 8009884:	f7ff f8de 	bl	8008a44 <xTaskCreateStatic>
 8009888:	4603      	mov	r3, r0
 800988a:	4a10      	ldr	r2, [pc, #64]	; (80098cc <xTimerCreateTimerTask+0x8c>)
 800988c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800988e:	4b0f      	ldr	r3, [pc, #60]	; (80098cc <xTimerCreateTimerTask+0x8c>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d001      	beq.n	800989a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009896:	2301      	movs	r3, #1
 8009898:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d10a      	bne.n	80098b6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80098a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a4:	f383 8811 	msr	BASEPRI, r3
 80098a8:	f3bf 8f6f 	isb	sy
 80098ac:	f3bf 8f4f 	dsb	sy
 80098b0:	613b      	str	r3, [r7, #16]
}
 80098b2:	bf00      	nop
 80098b4:	e7fe      	b.n	80098b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80098b6:	697b      	ldr	r3, [r7, #20]
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3718      	adds	r7, #24
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}
 80098c0:	24004974 	.word	0x24004974
 80098c4:	0800a830 	.word	0x0800a830
 80098c8:	08009a05 	.word	0x08009a05
 80098cc:	24004978 	.word	0x24004978

080098d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b08a      	sub	sp, #40	; 0x28
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	607a      	str	r2, [r7, #4]
 80098dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80098de:	2300      	movs	r3, #0
 80098e0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d10a      	bne.n	80098fe <xTimerGenericCommand+0x2e>
	__asm volatile
 80098e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098ec:	f383 8811 	msr	BASEPRI, r3
 80098f0:	f3bf 8f6f 	isb	sy
 80098f4:	f3bf 8f4f 	dsb	sy
 80098f8:	623b      	str	r3, [r7, #32]
}
 80098fa:	bf00      	nop
 80098fc:	e7fe      	b.n	80098fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80098fe:	4b1a      	ldr	r3, [pc, #104]	; (8009968 <xTimerGenericCommand+0x98>)
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d02a      	beq.n	800995c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	2b05      	cmp	r3, #5
 8009916:	dc18      	bgt.n	800994a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009918:	f7ff feb2 	bl	8009680 <xTaskGetSchedulerState>
 800991c:	4603      	mov	r3, r0
 800991e:	2b02      	cmp	r3, #2
 8009920:	d109      	bne.n	8009936 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009922:	4b11      	ldr	r3, [pc, #68]	; (8009968 <xTimerGenericCommand+0x98>)
 8009924:	6818      	ldr	r0, [r3, #0]
 8009926:	f107 0110 	add.w	r1, r7, #16
 800992a:	2300      	movs	r3, #0
 800992c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800992e:	f7fe fca1 	bl	8008274 <xQueueGenericSend>
 8009932:	6278      	str	r0, [r7, #36]	; 0x24
 8009934:	e012      	b.n	800995c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009936:	4b0c      	ldr	r3, [pc, #48]	; (8009968 <xTimerGenericCommand+0x98>)
 8009938:	6818      	ldr	r0, [r3, #0]
 800993a:	f107 0110 	add.w	r1, r7, #16
 800993e:	2300      	movs	r3, #0
 8009940:	2200      	movs	r2, #0
 8009942:	f7fe fc97 	bl	8008274 <xQueueGenericSend>
 8009946:	6278      	str	r0, [r7, #36]	; 0x24
 8009948:	e008      	b.n	800995c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800994a:	4b07      	ldr	r3, [pc, #28]	; (8009968 <xTimerGenericCommand+0x98>)
 800994c:	6818      	ldr	r0, [r3, #0]
 800994e:	f107 0110 	add.w	r1, r7, #16
 8009952:	2300      	movs	r3, #0
 8009954:	683a      	ldr	r2, [r7, #0]
 8009956:	f7fe fd8b 	bl	8008470 <xQueueGenericSendFromISR>
 800995a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800995c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800995e:	4618      	mov	r0, r3
 8009960:	3728      	adds	r7, #40	; 0x28
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	24004974 	.word	0x24004974

0800996c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b088      	sub	sp, #32
 8009970:	af02      	add	r7, sp, #8
 8009972:	6078      	str	r0, [r7, #4]
 8009974:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009976:	4b22      	ldr	r3, [pc, #136]	; (8009a00 <prvProcessExpiredTimer+0x94>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68db      	ldr	r3, [r3, #12]
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	3304      	adds	r3, #4
 8009984:	4618      	mov	r0, r3
 8009986:	f7fe f8bb 	bl	8007b00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009990:	f003 0304 	and.w	r3, r3, #4
 8009994:	2b00      	cmp	r3, #0
 8009996:	d022      	beq.n	80099de <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	699a      	ldr	r2, [r3, #24]
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	18d1      	adds	r1, r2, r3
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	683a      	ldr	r2, [r7, #0]
 80099a4:	6978      	ldr	r0, [r7, #20]
 80099a6:	f000 f8d1 	bl	8009b4c <prvInsertTimerInActiveList>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d01f      	beq.n	80099f0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80099b0:	2300      	movs	r3, #0
 80099b2:	9300      	str	r3, [sp, #0]
 80099b4:	2300      	movs	r3, #0
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	2100      	movs	r1, #0
 80099ba:	6978      	ldr	r0, [r7, #20]
 80099bc:	f7ff ff88 	bl	80098d0 <xTimerGenericCommand>
 80099c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d113      	bne.n	80099f0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80099c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099cc:	f383 8811 	msr	BASEPRI, r3
 80099d0:	f3bf 8f6f 	isb	sy
 80099d4:	f3bf 8f4f 	dsb	sy
 80099d8:	60fb      	str	r3, [r7, #12]
}
 80099da:	bf00      	nop
 80099dc:	e7fe      	b.n	80099dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80099e4:	f023 0301 	bic.w	r3, r3, #1
 80099e8:	b2da      	uxtb	r2, r3
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	6a1b      	ldr	r3, [r3, #32]
 80099f4:	6978      	ldr	r0, [r7, #20]
 80099f6:	4798      	blx	r3
}
 80099f8:	bf00      	nop
 80099fa:	3718      	adds	r7, #24
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bd80      	pop	{r7, pc}
 8009a00:	2400496c 	.word	0x2400496c

08009a04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b084      	sub	sp, #16
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a0c:	f107 0308 	add.w	r3, r7, #8
 8009a10:	4618      	mov	r0, r3
 8009a12:	f000 f857 	bl	8009ac4 <prvGetNextExpireTime>
 8009a16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	68f8      	ldr	r0, [r7, #12]
 8009a1e:	f000 f803 	bl	8009a28 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009a22:	f000 f8d5 	bl	8009bd0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009a26:	e7f1      	b.n	8009a0c <prvTimerTask+0x8>

08009a28 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
 8009a30:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009a32:	f7ff fa43 	bl	8008ebc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a36:	f107 0308 	add.w	r3, r7, #8
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f000 f866 	bl	8009b0c <prvSampleTimeNow>
 8009a40:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d130      	bne.n	8009aaa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009a48:	683b      	ldr	r3, [r7, #0]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d10a      	bne.n	8009a64 <prvProcessTimerOrBlockTask+0x3c>
 8009a4e:	687a      	ldr	r2, [r7, #4]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d806      	bhi.n	8009a64 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009a56:	f7ff fa3f 	bl	8008ed8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009a5a:	68f9      	ldr	r1, [r7, #12]
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f7ff ff85 	bl	800996c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a62:	e024      	b.n	8009aae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d008      	beq.n	8009a7c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a6a:	4b13      	ldr	r3, [pc, #76]	; (8009ab8 <prvProcessTimerOrBlockTask+0x90>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <prvProcessTimerOrBlockTask+0x50>
 8009a74:	2301      	movs	r3, #1
 8009a76:	e000      	b.n	8009a7a <prvProcessTimerOrBlockTask+0x52>
 8009a78:	2300      	movs	r3, #0
 8009a7a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a7c:	4b0f      	ldr	r3, [pc, #60]	; (8009abc <prvProcessTimerOrBlockTask+0x94>)
 8009a7e:	6818      	ldr	r0, [r3, #0]
 8009a80:	687a      	ldr	r2, [r7, #4]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	1ad3      	subs	r3, r2, r3
 8009a86:	683a      	ldr	r2, [r7, #0]
 8009a88:	4619      	mov	r1, r3
 8009a8a:	f7fe ffa7 	bl	80089dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a8e:	f7ff fa23 	bl	8008ed8 <xTaskResumeAll>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d10a      	bne.n	8009aae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a98:	4b09      	ldr	r3, [pc, #36]	; (8009ac0 <prvProcessTimerOrBlockTask+0x98>)
 8009a9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a9e:	601a      	str	r2, [r3, #0]
 8009aa0:	f3bf 8f4f 	dsb	sy
 8009aa4:	f3bf 8f6f 	isb	sy
}
 8009aa8:	e001      	b.n	8009aae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009aaa:	f7ff fa15 	bl	8008ed8 <xTaskResumeAll>
}
 8009aae:	bf00      	nop
 8009ab0:	3710      	adds	r7, #16
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
 8009ab6:	bf00      	nop
 8009ab8:	24004970 	.word	0x24004970
 8009abc:	24004974 	.word	0x24004974
 8009ac0:	e000ed04 	.word	0xe000ed04

08009ac4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b085      	sub	sp, #20
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009acc:	4b0e      	ldr	r3, [pc, #56]	; (8009b08 <prvGetNextExpireTime+0x44>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d101      	bne.n	8009ada <prvGetNextExpireTime+0x16>
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	e000      	b.n	8009adc <prvGetNextExpireTime+0x18>
 8009ada:	2200      	movs	r2, #0
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d105      	bne.n	8009af4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ae8:	4b07      	ldr	r3, [pc, #28]	; (8009b08 <prvGetNextExpireTime+0x44>)
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	68db      	ldr	r3, [r3, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	60fb      	str	r3, [r7, #12]
 8009af2:	e001      	b.n	8009af8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009af4:	2300      	movs	r3, #0
 8009af6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009af8:	68fb      	ldr	r3, [r7, #12]
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3714      	adds	r7, #20
 8009afe:	46bd      	mov	sp, r7
 8009b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b04:	4770      	bx	lr
 8009b06:	bf00      	nop
 8009b08:	2400496c 	.word	0x2400496c

08009b0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009b14:	f7ff fa7e 	bl	8009014 <xTaskGetTickCount>
 8009b18:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009b1a:	4b0b      	ldr	r3, [pc, #44]	; (8009b48 <prvSampleTimeNow+0x3c>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	68fa      	ldr	r2, [r7, #12]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d205      	bcs.n	8009b30 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009b24:	f000 f936 	bl	8009d94 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	601a      	str	r2, [r3, #0]
 8009b2e:	e002      	b.n	8009b36 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2200      	movs	r2, #0
 8009b34:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009b36:	4a04      	ldr	r2, [pc, #16]	; (8009b48 <prvSampleTimeNow+0x3c>)
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3710      	adds	r7, #16
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}
 8009b46:	bf00      	nop
 8009b48:	2400497c 	.word	0x2400497c

08009b4c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b086      	sub	sp, #24
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	60f8      	str	r0, [r7, #12]
 8009b54:	60b9      	str	r1, [r7, #8]
 8009b56:	607a      	str	r2, [r7, #4]
 8009b58:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	68ba      	ldr	r2, [r7, #8]
 8009b62:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	68fa      	ldr	r2, [r7, #12]
 8009b68:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b6a:	68ba      	ldr	r2, [r7, #8]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d812      	bhi.n	8009b98 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b72:	687a      	ldr	r2, [r7, #4]
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	1ad2      	subs	r2, r2, r3
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	699b      	ldr	r3, [r3, #24]
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	d302      	bcc.n	8009b86 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b80:	2301      	movs	r3, #1
 8009b82:	617b      	str	r3, [r7, #20]
 8009b84:	e01b      	b.n	8009bbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b86:	4b10      	ldr	r3, [pc, #64]	; (8009bc8 <prvInsertTimerInActiveList+0x7c>)
 8009b88:	681a      	ldr	r2, [r3, #0]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	3304      	adds	r3, #4
 8009b8e:	4619      	mov	r1, r3
 8009b90:	4610      	mov	r0, r2
 8009b92:	f7fd ff7c 	bl	8007a8e <vListInsert>
 8009b96:	e012      	b.n	8009bbe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b98:	687a      	ldr	r2, [r7, #4]
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d206      	bcs.n	8009bae <prvInsertTimerInActiveList+0x62>
 8009ba0:	68ba      	ldr	r2, [r7, #8]
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d302      	bcc.n	8009bae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009ba8:	2301      	movs	r3, #1
 8009baa:	617b      	str	r3, [r7, #20]
 8009bac:	e007      	b.n	8009bbe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009bae:	4b07      	ldr	r3, [pc, #28]	; (8009bcc <prvInsertTimerInActiveList+0x80>)
 8009bb0:	681a      	ldr	r2, [r3, #0]
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	4619      	mov	r1, r3
 8009bb8:	4610      	mov	r0, r2
 8009bba:	f7fd ff68 	bl	8007a8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009bbe:	697b      	ldr	r3, [r7, #20]
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3718      	adds	r7, #24
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	24004970 	.word	0x24004970
 8009bcc:	2400496c 	.word	0x2400496c

08009bd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b08e      	sub	sp, #56	; 0x38
 8009bd4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009bd6:	e0ca      	b.n	8009d6e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	da18      	bge.n	8009c10 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009bde:	1d3b      	adds	r3, r7, #4
 8009be0:	3304      	adds	r3, #4
 8009be2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d10a      	bne.n	8009c00 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bee:	f383 8811 	msr	BASEPRI, r3
 8009bf2:	f3bf 8f6f 	isb	sy
 8009bf6:	f3bf 8f4f 	dsb	sy
 8009bfa:	61fb      	str	r3, [r7, #28]
}
 8009bfc:	bf00      	nop
 8009bfe:	e7fe      	b.n	8009bfe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c06:	6850      	ldr	r0, [r2, #4]
 8009c08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c0a:	6892      	ldr	r2, [r2, #8]
 8009c0c:	4611      	mov	r1, r2
 8009c0e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	f2c0 80aa 	blt.w	8009d6c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c1e:	695b      	ldr	r3, [r3, #20]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d004      	beq.n	8009c2e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c26:	3304      	adds	r3, #4
 8009c28:	4618      	mov	r0, r3
 8009c2a:	f7fd ff69 	bl	8007b00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009c2e:	463b      	mov	r3, r7
 8009c30:	4618      	mov	r0, r3
 8009c32:	f7ff ff6b 	bl	8009b0c <prvSampleTimeNow>
 8009c36:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2b09      	cmp	r3, #9
 8009c3c:	f200 8097 	bhi.w	8009d6e <prvProcessReceivedCommands+0x19e>
 8009c40:	a201      	add	r2, pc, #4	; (adr r2, 8009c48 <prvProcessReceivedCommands+0x78>)
 8009c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c46:	bf00      	nop
 8009c48:	08009c71 	.word	0x08009c71
 8009c4c:	08009c71 	.word	0x08009c71
 8009c50:	08009c71 	.word	0x08009c71
 8009c54:	08009ce5 	.word	0x08009ce5
 8009c58:	08009cf9 	.word	0x08009cf9
 8009c5c:	08009d43 	.word	0x08009d43
 8009c60:	08009c71 	.word	0x08009c71
 8009c64:	08009c71 	.word	0x08009c71
 8009c68:	08009ce5 	.word	0x08009ce5
 8009c6c:	08009cf9 	.word	0x08009cf9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c72:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009c76:	f043 0301 	orr.w	r3, r3, #1
 8009c7a:	b2da      	uxtb	r2, r3
 8009c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c7e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c82:	68ba      	ldr	r2, [r7, #8]
 8009c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c86:	699b      	ldr	r3, [r3, #24]
 8009c88:	18d1      	adds	r1, r2, r3
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009c90:	f7ff ff5c 	bl	8009b4c <prvInsertTimerInActiveList>
 8009c94:	4603      	mov	r3, r0
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d069      	beq.n	8009d6e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c9c:	6a1b      	ldr	r3, [r3, #32]
 8009c9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009ca0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ca8:	f003 0304 	and.w	r3, r3, #4
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d05e      	beq.n	8009d6e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009cb0:	68ba      	ldr	r2, [r7, #8]
 8009cb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cb4:	699b      	ldr	r3, [r3, #24]
 8009cb6:	441a      	add	r2, r3
 8009cb8:	2300      	movs	r3, #0
 8009cba:	9300      	str	r3, [sp, #0]
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009cc2:	f7ff fe05 	bl	80098d0 <xTimerGenericCommand>
 8009cc6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009cc8:	6a3b      	ldr	r3, [r7, #32]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d14f      	bne.n	8009d6e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cd2:	f383 8811 	msr	BASEPRI, r3
 8009cd6:	f3bf 8f6f 	isb	sy
 8009cda:	f3bf 8f4f 	dsb	sy
 8009cde:	61bb      	str	r3, [r7, #24]
}
 8009ce0:	bf00      	nop
 8009ce2:	e7fe      	b.n	8009ce2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ce6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009cea:	f023 0301 	bic.w	r3, r3, #1
 8009cee:	b2da      	uxtb	r2, r3
 8009cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cf2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8009cf6:	e03a      	b.n	8009d6e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cfa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009cfe:	f043 0301 	orr.w	r3, r3, #1
 8009d02:	b2da      	uxtb	r2, r3
 8009d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009d0a:	68ba      	ldr	r2, [r7, #8]
 8009d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d0e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d12:	699b      	ldr	r3, [r3, #24]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d10a      	bne.n	8009d2e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d1c:	f383 8811 	msr	BASEPRI, r3
 8009d20:	f3bf 8f6f 	isb	sy
 8009d24:	f3bf 8f4f 	dsb	sy
 8009d28:	617b      	str	r3, [r7, #20]
}
 8009d2a:	bf00      	nop
 8009d2c:	e7fe      	b.n	8009d2c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009d2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d30:	699a      	ldr	r2, [r3, #24]
 8009d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d34:	18d1      	adds	r1, r2, r3
 8009d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d3c:	f7ff ff06 	bl	8009b4c <prvInsertTimerInActiveList>
					break;
 8009d40:	e015      	b.n	8009d6e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d44:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d48:	f003 0302 	and.w	r3, r3, #2
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d103      	bne.n	8009d58 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009d50:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009d52:	f7fd fd2d 	bl	80077b0 <vPortFree>
 8009d56:	e00a      	b.n	8009d6e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009d5e:	f023 0301 	bic.w	r3, r3, #1
 8009d62:	b2da      	uxtb	r2, r3
 8009d64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009d6a:	e000      	b.n	8009d6e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009d6c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d6e:	4b08      	ldr	r3, [pc, #32]	; (8009d90 <prvProcessReceivedCommands+0x1c0>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	1d39      	adds	r1, r7, #4
 8009d74:	2200      	movs	r2, #0
 8009d76:	4618      	mov	r0, r3
 8009d78:	f7fe fc16 	bl	80085a8 <xQueueReceive>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	f47f af2a 	bne.w	8009bd8 <prvProcessReceivedCommands+0x8>
	}
}
 8009d84:	bf00      	nop
 8009d86:	bf00      	nop
 8009d88:	3730      	adds	r7, #48	; 0x30
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	24004974 	.word	0x24004974

08009d94 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b088      	sub	sp, #32
 8009d98:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d9a:	e048      	b.n	8009e2e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d9c:	4b2d      	ldr	r3, [pc, #180]	; (8009e54 <prvSwitchTimerLists+0xc0>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	68db      	ldr	r3, [r3, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009da6:	4b2b      	ldr	r3, [pc, #172]	; (8009e54 <prvSwitchTimerLists+0xc0>)
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	3304      	adds	r3, #4
 8009db4:	4618      	mov	r0, r3
 8009db6:	f7fd fea3 	bl	8007b00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6a1b      	ldr	r3, [r3, #32]
 8009dbe:	68f8      	ldr	r0, [r7, #12]
 8009dc0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009dc8:	f003 0304 	and.w	r3, r3, #4
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d02e      	beq.n	8009e2e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	699b      	ldr	r3, [r3, #24]
 8009dd4:	693a      	ldr	r2, [r7, #16]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009dda:	68ba      	ldr	r2, [r7, #8]
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d90e      	bls.n	8009e00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	68fa      	ldr	r2, [r7, #12]
 8009dec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009dee:	4b19      	ldr	r3, [pc, #100]	; (8009e54 <prvSwitchTimerLists+0xc0>)
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	3304      	adds	r3, #4
 8009df6:	4619      	mov	r1, r3
 8009df8:	4610      	mov	r0, r2
 8009dfa:	f7fd fe48 	bl	8007a8e <vListInsert>
 8009dfe:	e016      	b.n	8009e2e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e00:	2300      	movs	r3, #0
 8009e02:	9300      	str	r3, [sp, #0]
 8009e04:	2300      	movs	r3, #0
 8009e06:	693a      	ldr	r2, [r7, #16]
 8009e08:	2100      	movs	r1, #0
 8009e0a:	68f8      	ldr	r0, [r7, #12]
 8009e0c:	f7ff fd60 	bl	80098d0 <xTimerGenericCommand>
 8009e10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d10a      	bne.n	8009e2e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1c:	f383 8811 	msr	BASEPRI, r3
 8009e20:	f3bf 8f6f 	isb	sy
 8009e24:	f3bf 8f4f 	dsb	sy
 8009e28:	603b      	str	r3, [r7, #0]
}
 8009e2a:	bf00      	nop
 8009e2c:	e7fe      	b.n	8009e2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009e2e:	4b09      	ldr	r3, [pc, #36]	; (8009e54 <prvSwitchTimerLists+0xc0>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1b1      	bne.n	8009d9c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009e38:	4b06      	ldr	r3, [pc, #24]	; (8009e54 <prvSwitchTimerLists+0xc0>)
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009e3e:	4b06      	ldr	r3, [pc, #24]	; (8009e58 <prvSwitchTimerLists+0xc4>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	4a04      	ldr	r2, [pc, #16]	; (8009e54 <prvSwitchTimerLists+0xc0>)
 8009e44:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009e46:	4a04      	ldr	r2, [pc, #16]	; (8009e58 <prvSwitchTimerLists+0xc4>)
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	6013      	str	r3, [r2, #0]
}
 8009e4c:	bf00      	nop
 8009e4e:	3718      	adds	r7, #24
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}
 8009e54:	2400496c 	.word	0x2400496c
 8009e58:	24004970 	.word	0x24004970

08009e5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b082      	sub	sp, #8
 8009e60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e62:	f7fd ffa7 	bl	8007db4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e66:	4b15      	ldr	r3, [pc, #84]	; (8009ebc <prvCheckForValidListAndQueue+0x60>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d120      	bne.n	8009eb0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e6e:	4814      	ldr	r0, [pc, #80]	; (8009ec0 <prvCheckForValidListAndQueue+0x64>)
 8009e70:	f7fd fdbc 	bl	80079ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e74:	4813      	ldr	r0, [pc, #76]	; (8009ec4 <prvCheckForValidListAndQueue+0x68>)
 8009e76:	f7fd fdb9 	bl	80079ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e7a:	4b13      	ldr	r3, [pc, #76]	; (8009ec8 <prvCheckForValidListAndQueue+0x6c>)
 8009e7c:	4a10      	ldr	r2, [pc, #64]	; (8009ec0 <prvCheckForValidListAndQueue+0x64>)
 8009e7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e80:	4b12      	ldr	r3, [pc, #72]	; (8009ecc <prvCheckForValidListAndQueue+0x70>)
 8009e82:	4a10      	ldr	r2, [pc, #64]	; (8009ec4 <prvCheckForValidListAndQueue+0x68>)
 8009e84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009e86:	2300      	movs	r3, #0
 8009e88:	9300      	str	r3, [sp, #0]
 8009e8a:	4b11      	ldr	r3, [pc, #68]	; (8009ed0 <prvCheckForValidListAndQueue+0x74>)
 8009e8c:	4a11      	ldr	r2, [pc, #68]	; (8009ed4 <prvCheckForValidListAndQueue+0x78>)
 8009e8e:	2110      	movs	r1, #16
 8009e90:	200a      	movs	r0, #10
 8009e92:	f7fe f919 	bl	80080c8 <xQueueGenericCreateStatic>
 8009e96:	4603      	mov	r3, r0
 8009e98:	4a08      	ldr	r2, [pc, #32]	; (8009ebc <prvCheckForValidListAndQueue+0x60>)
 8009e9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009e9c:	4b07      	ldr	r3, [pc, #28]	; (8009ebc <prvCheckForValidListAndQueue+0x60>)
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d005      	beq.n	8009eb0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009ea4:	4b05      	ldr	r3, [pc, #20]	; (8009ebc <prvCheckForValidListAndQueue+0x60>)
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	490b      	ldr	r1, [pc, #44]	; (8009ed8 <prvCheckForValidListAndQueue+0x7c>)
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f7fe fd6c 	bl	8008988 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009eb0:	f7fd ffb0 	bl	8007e14 <vPortExitCritical>
}
 8009eb4:	bf00      	nop
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	24004974 	.word	0x24004974
 8009ec0:	24004944 	.word	0x24004944
 8009ec4:	24004958 	.word	0x24004958
 8009ec8:	2400496c 	.word	0x2400496c
 8009ecc:	24004970 	.word	0x24004970
 8009ed0:	24004a20 	.word	0x24004a20
 8009ed4:	24004980 	.word	0x24004980
 8009ed8:	0800a838 	.word	0x0800a838

08009edc <__errno>:
 8009edc:	4b01      	ldr	r3, [pc, #4]	; (8009ee4 <__errno+0x8>)
 8009ede:	6818      	ldr	r0, [r3, #0]
 8009ee0:	4770      	bx	lr
 8009ee2:	bf00      	nop
 8009ee4:	24000014 	.word	0x24000014

08009ee8 <__libc_init_array>:
 8009ee8:	b570      	push	{r4, r5, r6, lr}
 8009eea:	4d0d      	ldr	r5, [pc, #52]	; (8009f20 <__libc_init_array+0x38>)
 8009eec:	4c0d      	ldr	r4, [pc, #52]	; (8009f24 <__libc_init_array+0x3c>)
 8009eee:	1b64      	subs	r4, r4, r5
 8009ef0:	10a4      	asrs	r4, r4, #2
 8009ef2:	2600      	movs	r6, #0
 8009ef4:	42a6      	cmp	r6, r4
 8009ef6:	d109      	bne.n	8009f0c <__libc_init_array+0x24>
 8009ef8:	4d0b      	ldr	r5, [pc, #44]	; (8009f28 <__libc_init_array+0x40>)
 8009efa:	4c0c      	ldr	r4, [pc, #48]	; (8009f2c <__libc_init_array+0x44>)
 8009efc:	f000 fc4e 	bl	800a79c <_init>
 8009f00:	1b64      	subs	r4, r4, r5
 8009f02:	10a4      	asrs	r4, r4, #2
 8009f04:	2600      	movs	r6, #0
 8009f06:	42a6      	cmp	r6, r4
 8009f08:	d105      	bne.n	8009f16 <__libc_init_array+0x2e>
 8009f0a:	bd70      	pop	{r4, r5, r6, pc}
 8009f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f10:	4798      	blx	r3
 8009f12:	3601      	adds	r6, #1
 8009f14:	e7ee      	b.n	8009ef4 <__libc_init_array+0xc>
 8009f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f1a:	4798      	blx	r3
 8009f1c:	3601      	adds	r6, #1
 8009f1e:	e7f2      	b.n	8009f06 <__libc_init_array+0x1e>
 8009f20:	0800a968 	.word	0x0800a968
 8009f24:	0800a968 	.word	0x0800a968
 8009f28:	0800a968 	.word	0x0800a968
 8009f2c:	0800a96c 	.word	0x0800a96c

08009f30 <memcpy>:
 8009f30:	440a      	add	r2, r1
 8009f32:	4291      	cmp	r1, r2
 8009f34:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009f38:	d100      	bne.n	8009f3c <memcpy+0xc>
 8009f3a:	4770      	bx	lr
 8009f3c:	b510      	push	{r4, lr}
 8009f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f42:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f46:	4291      	cmp	r1, r2
 8009f48:	d1f9      	bne.n	8009f3e <memcpy+0xe>
 8009f4a:	bd10      	pop	{r4, pc}

08009f4c <memset>:
 8009f4c:	4402      	add	r2, r0
 8009f4e:	4603      	mov	r3, r0
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d100      	bne.n	8009f56 <memset+0xa>
 8009f54:	4770      	bx	lr
 8009f56:	f803 1b01 	strb.w	r1, [r3], #1
 8009f5a:	e7f9      	b.n	8009f50 <memset+0x4>

08009f5c <siprintf>:
 8009f5c:	b40e      	push	{r1, r2, r3}
 8009f5e:	b500      	push	{lr}
 8009f60:	b09c      	sub	sp, #112	; 0x70
 8009f62:	ab1d      	add	r3, sp, #116	; 0x74
 8009f64:	9002      	str	r0, [sp, #8]
 8009f66:	9006      	str	r0, [sp, #24]
 8009f68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f6c:	4809      	ldr	r0, [pc, #36]	; (8009f94 <siprintf+0x38>)
 8009f6e:	9107      	str	r1, [sp, #28]
 8009f70:	9104      	str	r1, [sp, #16]
 8009f72:	4909      	ldr	r1, [pc, #36]	; (8009f98 <siprintf+0x3c>)
 8009f74:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f78:	9105      	str	r1, [sp, #20]
 8009f7a:	6800      	ldr	r0, [r0, #0]
 8009f7c:	9301      	str	r3, [sp, #4]
 8009f7e:	a902      	add	r1, sp, #8
 8009f80:	f000 f868 	bl	800a054 <_svfiprintf_r>
 8009f84:	9b02      	ldr	r3, [sp, #8]
 8009f86:	2200      	movs	r2, #0
 8009f88:	701a      	strb	r2, [r3, #0]
 8009f8a:	b01c      	add	sp, #112	; 0x70
 8009f8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f90:	b003      	add	sp, #12
 8009f92:	4770      	bx	lr
 8009f94:	24000014 	.word	0x24000014
 8009f98:	ffff0208 	.word	0xffff0208

08009f9c <__ssputs_r>:
 8009f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fa0:	688e      	ldr	r6, [r1, #8]
 8009fa2:	429e      	cmp	r6, r3
 8009fa4:	4682      	mov	sl, r0
 8009fa6:	460c      	mov	r4, r1
 8009fa8:	4690      	mov	r8, r2
 8009faa:	461f      	mov	r7, r3
 8009fac:	d838      	bhi.n	800a020 <__ssputs_r+0x84>
 8009fae:	898a      	ldrh	r2, [r1, #12]
 8009fb0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009fb4:	d032      	beq.n	800a01c <__ssputs_r+0x80>
 8009fb6:	6825      	ldr	r5, [r4, #0]
 8009fb8:	6909      	ldr	r1, [r1, #16]
 8009fba:	eba5 0901 	sub.w	r9, r5, r1
 8009fbe:	6965      	ldr	r5, [r4, #20]
 8009fc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009fc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009fc8:	3301      	adds	r3, #1
 8009fca:	444b      	add	r3, r9
 8009fcc:	106d      	asrs	r5, r5, #1
 8009fce:	429d      	cmp	r5, r3
 8009fd0:	bf38      	it	cc
 8009fd2:	461d      	movcc	r5, r3
 8009fd4:	0553      	lsls	r3, r2, #21
 8009fd6:	d531      	bpl.n	800a03c <__ssputs_r+0xa0>
 8009fd8:	4629      	mov	r1, r5
 8009fda:	f000 fb39 	bl	800a650 <_malloc_r>
 8009fde:	4606      	mov	r6, r0
 8009fe0:	b950      	cbnz	r0, 8009ff8 <__ssputs_r+0x5c>
 8009fe2:	230c      	movs	r3, #12
 8009fe4:	f8ca 3000 	str.w	r3, [sl]
 8009fe8:	89a3      	ldrh	r3, [r4, #12]
 8009fea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fee:	81a3      	strh	r3, [r4, #12]
 8009ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff8:	6921      	ldr	r1, [r4, #16]
 8009ffa:	464a      	mov	r2, r9
 8009ffc:	f7ff ff98 	bl	8009f30 <memcpy>
 800a000:	89a3      	ldrh	r3, [r4, #12]
 800a002:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a006:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a00a:	81a3      	strh	r3, [r4, #12]
 800a00c:	6126      	str	r6, [r4, #16]
 800a00e:	6165      	str	r5, [r4, #20]
 800a010:	444e      	add	r6, r9
 800a012:	eba5 0509 	sub.w	r5, r5, r9
 800a016:	6026      	str	r6, [r4, #0]
 800a018:	60a5      	str	r5, [r4, #8]
 800a01a:	463e      	mov	r6, r7
 800a01c:	42be      	cmp	r6, r7
 800a01e:	d900      	bls.n	800a022 <__ssputs_r+0x86>
 800a020:	463e      	mov	r6, r7
 800a022:	4632      	mov	r2, r6
 800a024:	6820      	ldr	r0, [r4, #0]
 800a026:	4641      	mov	r1, r8
 800a028:	f000 faa8 	bl	800a57c <memmove>
 800a02c:	68a3      	ldr	r3, [r4, #8]
 800a02e:	6822      	ldr	r2, [r4, #0]
 800a030:	1b9b      	subs	r3, r3, r6
 800a032:	4432      	add	r2, r6
 800a034:	60a3      	str	r3, [r4, #8]
 800a036:	6022      	str	r2, [r4, #0]
 800a038:	2000      	movs	r0, #0
 800a03a:	e7db      	b.n	8009ff4 <__ssputs_r+0x58>
 800a03c:	462a      	mov	r2, r5
 800a03e:	f000 fb61 	bl	800a704 <_realloc_r>
 800a042:	4606      	mov	r6, r0
 800a044:	2800      	cmp	r0, #0
 800a046:	d1e1      	bne.n	800a00c <__ssputs_r+0x70>
 800a048:	6921      	ldr	r1, [r4, #16]
 800a04a:	4650      	mov	r0, sl
 800a04c:	f000 fab0 	bl	800a5b0 <_free_r>
 800a050:	e7c7      	b.n	8009fe2 <__ssputs_r+0x46>
	...

0800a054 <_svfiprintf_r>:
 800a054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a058:	4698      	mov	r8, r3
 800a05a:	898b      	ldrh	r3, [r1, #12]
 800a05c:	061b      	lsls	r3, r3, #24
 800a05e:	b09d      	sub	sp, #116	; 0x74
 800a060:	4607      	mov	r7, r0
 800a062:	460d      	mov	r5, r1
 800a064:	4614      	mov	r4, r2
 800a066:	d50e      	bpl.n	800a086 <_svfiprintf_r+0x32>
 800a068:	690b      	ldr	r3, [r1, #16]
 800a06a:	b963      	cbnz	r3, 800a086 <_svfiprintf_r+0x32>
 800a06c:	2140      	movs	r1, #64	; 0x40
 800a06e:	f000 faef 	bl	800a650 <_malloc_r>
 800a072:	6028      	str	r0, [r5, #0]
 800a074:	6128      	str	r0, [r5, #16]
 800a076:	b920      	cbnz	r0, 800a082 <_svfiprintf_r+0x2e>
 800a078:	230c      	movs	r3, #12
 800a07a:	603b      	str	r3, [r7, #0]
 800a07c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a080:	e0d1      	b.n	800a226 <_svfiprintf_r+0x1d2>
 800a082:	2340      	movs	r3, #64	; 0x40
 800a084:	616b      	str	r3, [r5, #20]
 800a086:	2300      	movs	r3, #0
 800a088:	9309      	str	r3, [sp, #36]	; 0x24
 800a08a:	2320      	movs	r3, #32
 800a08c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a090:	f8cd 800c 	str.w	r8, [sp, #12]
 800a094:	2330      	movs	r3, #48	; 0x30
 800a096:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a240 <_svfiprintf_r+0x1ec>
 800a09a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a09e:	f04f 0901 	mov.w	r9, #1
 800a0a2:	4623      	mov	r3, r4
 800a0a4:	469a      	mov	sl, r3
 800a0a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0aa:	b10a      	cbz	r2, 800a0b0 <_svfiprintf_r+0x5c>
 800a0ac:	2a25      	cmp	r2, #37	; 0x25
 800a0ae:	d1f9      	bne.n	800a0a4 <_svfiprintf_r+0x50>
 800a0b0:	ebba 0b04 	subs.w	fp, sl, r4
 800a0b4:	d00b      	beq.n	800a0ce <_svfiprintf_r+0x7a>
 800a0b6:	465b      	mov	r3, fp
 800a0b8:	4622      	mov	r2, r4
 800a0ba:	4629      	mov	r1, r5
 800a0bc:	4638      	mov	r0, r7
 800a0be:	f7ff ff6d 	bl	8009f9c <__ssputs_r>
 800a0c2:	3001      	adds	r0, #1
 800a0c4:	f000 80aa 	beq.w	800a21c <_svfiprintf_r+0x1c8>
 800a0c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0ca:	445a      	add	r2, fp
 800a0cc:	9209      	str	r2, [sp, #36]	; 0x24
 800a0ce:	f89a 3000 	ldrb.w	r3, [sl]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	f000 80a2 	beq.w	800a21c <_svfiprintf_r+0x1c8>
 800a0d8:	2300      	movs	r3, #0
 800a0da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a0de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0e2:	f10a 0a01 	add.w	sl, sl, #1
 800a0e6:	9304      	str	r3, [sp, #16]
 800a0e8:	9307      	str	r3, [sp, #28]
 800a0ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a0ee:	931a      	str	r3, [sp, #104]	; 0x68
 800a0f0:	4654      	mov	r4, sl
 800a0f2:	2205      	movs	r2, #5
 800a0f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0f8:	4851      	ldr	r0, [pc, #324]	; (800a240 <_svfiprintf_r+0x1ec>)
 800a0fa:	f7f6 f8f1 	bl	80002e0 <memchr>
 800a0fe:	9a04      	ldr	r2, [sp, #16]
 800a100:	b9d8      	cbnz	r0, 800a13a <_svfiprintf_r+0xe6>
 800a102:	06d0      	lsls	r0, r2, #27
 800a104:	bf44      	itt	mi
 800a106:	2320      	movmi	r3, #32
 800a108:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a10c:	0711      	lsls	r1, r2, #28
 800a10e:	bf44      	itt	mi
 800a110:	232b      	movmi	r3, #43	; 0x2b
 800a112:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a116:	f89a 3000 	ldrb.w	r3, [sl]
 800a11a:	2b2a      	cmp	r3, #42	; 0x2a
 800a11c:	d015      	beq.n	800a14a <_svfiprintf_r+0xf6>
 800a11e:	9a07      	ldr	r2, [sp, #28]
 800a120:	4654      	mov	r4, sl
 800a122:	2000      	movs	r0, #0
 800a124:	f04f 0c0a 	mov.w	ip, #10
 800a128:	4621      	mov	r1, r4
 800a12a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a12e:	3b30      	subs	r3, #48	; 0x30
 800a130:	2b09      	cmp	r3, #9
 800a132:	d94e      	bls.n	800a1d2 <_svfiprintf_r+0x17e>
 800a134:	b1b0      	cbz	r0, 800a164 <_svfiprintf_r+0x110>
 800a136:	9207      	str	r2, [sp, #28]
 800a138:	e014      	b.n	800a164 <_svfiprintf_r+0x110>
 800a13a:	eba0 0308 	sub.w	r3, r0, r8
 800a13e:	fa09 f303 	lsl.w	r3, r9, r3
 800a142:	4313      	orrs	r3, r2
 800a144:	9304      	str	r3, [sp, #16]
 800a146:	46a2      	mov	sl, r4
 800a148:	e7d2      	b.n	800a0f0 <_svfiprintf_r+0x9c>
 800a14a:	9b03      	ldr	r3, [sp, #12]
 800a14c:	1d19      	adds	r1, r3, #4
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	9103      	str	r1, [sp, #12]
 800a152:	2b00      	cmp	r3, #0
 800a154:	bfbb      	ittet	lt
 800a156:	425b      	neglt	r3, r3
 800a158:	f042 0202 	orrlt.w	r2, r2, #2
 800a15c:	9307      	strge	r3, [sp, #28]
 800a15e:	9307      	strlt	r3, [sp, #28]
 800a160:	bfb8      	it	lt
 800a162:	9204      	strlt	r2, [sp, #16]
 800a164:	7823      	ldrb	r3, [r4, #0]
 800a166:	2b2e      	cmp	r3, #46	; 0x2e
 800a168:	d10c      	bne.n	800a184 <_svfiprintf_r+0x130>
 800a16a:	7863      	ldrb	r3, [r4, #1]
 800a16c:	2b2a      	cmp	r3, #42	; 0x2a
 800a16e:	d135      	bne.n	800a1dc <_svfiprintf_r+0x188>
 800a170:	9b03      	ldr	r3, [sp, #12]
 800a172:	1d1a      	adds	r2, r3, #4
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	9203      	str	r2, [sp, #12]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	bfb8      	it	lt
 800a17c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a180:	3402      	adds	r4, #2
 800a182:	9305      	str	r3, [sp, #20]
 800a184:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a250 <_svfiprintf_r+0x1fc>
 800a188:	7821      	ldrb	r1, [r4, #0]
 800a18a:	2203      	movs	r2, #3
 800a18c:	4650      	mov	r0, sl
 800a18e:	f7f6 f8a7 	bl	80002e0 <memchr>
 800a192:	b140      	cbz	r0, 800a1a6 <_svfiprintf_r+0x152>
 800a194:	2340      	movs	r3, #64	; 0x40
 800a196:	eba0 000a 	sub.w	r0, r0, sl
 800a19a:	fa03 f000 	lsl.w	r0, r3, r0
 800a19e:	9b04      	ldr	r3, [sp, #16]
 800a1a0:	4303      	orrs	r3, r0
 800a1a2:	3401      	adds	r4, #1
 800a1a4:	9304      	str	r3, [sp, #16]
 800a1a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1aa:	4826      	ldr	r0, [pc, #152]	; (800a244 <_svfiprintf_r+0x1f0>)
 800a1ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a1b0:	2206      	movs	r2, #6
 800a1b2:	f7f6 f895 	bl	80002e0 <memchr>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d038      	beq.n	800a22c <_svfiprintf_r+0x1d8>
 800a1ba:	4b23      	ldr	r3, [pc, #140]	; (800a248 <_svfiprintf_r+0x1f4>)
 800a1bc:	bb1b      	cbnz	r3, 800a206 <_svfiprintf_r+0x1b2>
 800a1be:	9b03      	ldr	r3, [sp, #12]
 800a1c0:	3307      	adds	r3, #7
 800a1c2:	f023 0307 	bic.w	r3, r3, #7
 800a1c6:	3308      	adds	r3, #8
 800a1c8:	9303      	str	r3, [sp, #12]
 800a1ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1cc:	4433      	add	r3, r6
 800a1ce:	9309      	str	r3, [sp, #36]	; 0x24
 800a1d0:	e767      	b.n	800a0a2 <_svfiprintf_r+0x4e>
 800a1d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1d6:	460c      	mov	r4, r1
 800a1d8:	2001      	movs	r0, #1
 800a1da:	e7a5      	b.n	800a128 <_svfiprintf_r+0xd4>
 800a1dc:	2300      	movs	r3, #0
 800a1de:	3401      	adds	r4, #1
 800a1e0:	9305      	str	r3, [sp, #20]
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	f04f 0c0a 	mov.w	ip, #10
 800a1e8:	4620      	mov	r0, r4
 800a1ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1ee:	3a30      	subs	r2, #48	; 0x30
 800a1f0:	2a09      	cmp	r2, #9
 800a1f2:	d903      	bls.n	800a1fc <_svfiprintf_r+0x1a8>
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d0c5      	beq.n	800a184 <_svfiprintf_r+0x130>
 800a1f8:	9105      	str	r1, [sp, #20]
 800a1fa:	e7c3      	b.n	800a184 <_svfiprintf_r+0x130>
 800a1fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a200:	4604      	mov	r4, r0
 800a202:	2301      	movs	r3, #1
 800a204:	e7f0      	b.n	800a1e8 <_svfiprintf_r+0x194>
 800a206:	ab03      	add	r3, sp, #12
 800a208:	9300      	str	r3, [sp, #0]
 800a20a:	462a      	mov	r2, r5
 800a20c:	4b0f      	ldr	r3, [pc, #60]	; (800a24c <_svfiprintf_r+0x1f8>)
 800a20e:	a904      	add	r1, sp, #16
 800a210:	4638      	mov	r0, r7
 800a212:	f3af 8000 	nop.w
 800a216:	1c42      	adds	r2, r0, #1
 800a218:	4606      	mov	r6, r0
 800a21a:	d1d6      	bne.n	800a1ca <_svfiprintf_r+0x176>
 800a21c:	89ab      	ldrh	r3, [r5, #12]
 800a21e:	065b      	lsls	r3, r3, #25
 800a220:	f53f af2c 	bmi.w	800a07c <_svfiprintf_r+0x28>
 800a224:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a226:	b01d      	add	sp, #116	; 0x74
 800a228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22c:	ab03      	add	r3, sp, #12
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	462a      	mov	r2, r5
 800a232:	4b06      	ldr	r3, [pc, #24]	; (800a24c <_svfiprintf_r+0x1f8>)
 800a234:	a904      	add	r1, sp, #16
 800a236:	4638      	mov	r0, r7
 800a238:	f000 f87a 	bl	800a330 <_printf_i>
 800a23c:	e7eb      	b.n	800a216 <_svfiprintf_r+0x1c2>
 800a23e:	bf00      	nop
 800a240:	0800a92c 	.word	0x0800a92c
 800a244:	0800a936 	.word	0x0800a936
 800a248:	00000000 	.word	0x00000000
 800a24c:	08009f9d 	.word	0x08009f9d
 800a250:	0800a932 	.word	0x0800a932

0800a254 <_printf_common>:
 800a254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a258:	4616      	mov	r6, r2
 800a25a:	4699      	mov	r9, r3
 800a25c:	688a      	ldr	r2, [r1, #8]
 800a25e:	690b      	ldr	r3, [r1, #16]
 800a260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a264:	4293      	cmp	r3, r2
 800a266:	bfb8      	it	lt
 800a268:	4613      	movlt	r3, r2
 800a26a:	6033      	str	r3, [r6, #0]
 800a26c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a270:	4607      	mov	r7, r0
 800a272:	460c      	mov	r4, r1
 800a274:	b10a      	cbz	r2, 800a27a <_printf_common+0x26>
 800a276:	3301      	adds	r3, #1
 800a278:	6033      	str	r3, [r6, #0]
 800a27a:	6823      	ldr	r3, [r4, #0]
 800a27c:	0699      	lsls	r1, r3, #26
 800a27e:	bf42      	ittt	mi
 800a280:	6833      	ldrmi	r3, [r6, #0]
 800a282:	3302      	addmi	r3, #2
 800a284:	6033      	strmi	r3, [r6, #0]
 800a286:	6825      	ldr	r5, [r4, #0]
 800a288:	f015 0506 	ands.w	r5, r5, #6
 800a28c:	d106      	bne.n	800a29c <_printf_common+0x48>
 800a28e:	f104 0a19 	add.w	sl, r4, #25
 800a292:	68e3      	ldr	r3, [r4, #12]
 800a294:	6832      	ldr	r2, [r6, #0]
 800a296:	1a9b      	subs	r3, r3, r2
 800a298:	42ab      	cmp	r3, r5
 800a29a:	dc26      	bgt.n	800a2ea <_printf_common+0x96>
 800a29c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a2a0:	1e13      	subs	r3, r2, #0
 800a2a2:	6822      	ldr	r2, [r4, #0]
 800a2a4:	bf18      	it	ne
 800a2a6:	2301      	movne	r3, #1
 800a2a8:	0692      	lsls	r2, r2, #26
 800a2aa:	d42b      	bmi.n	800a304 <_printf_common+0xb0>
 800a2ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a2b0:	4649      	mov	r1, r9
 800a2b2:	4638      	mov	r0, r7
 800a2b4:	47c0      	blx	r8
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	d01e      	beq.n	800a2f8 <_printf_common+0xa4>
 800a2ba:	6823      	ldr	r3, [r4, #0]
 800a2bc:	68e5      	ldr	r5, [r4, #12]
 800a2be:	6832      	ldr	r2, [r6, #0]
 800a2c0:	f003 0306 	and.w	r3, r3, #6
 800a2c4:	2b04      	cmp	r3, #4
 800a2c6:	bf08      	it	eq
 800a2c8:	1aad      	subeq	r5, r5, r2
 800a2ca:	68a3      	ldr	r3, [r4, #8]
 800a2cc:	6922      	ldr	r2, [r4, #16]
 800a2ce:	bf0c      	ite	eq
 800a2d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a2d4:	2500      	movne	r5, #0
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	bfc4      	itt	gt
 800a2da:	1a9b      	subgt	r3, r3, r2
 800a2dc:	18ed      	addgt	r5, r5, r3
 800a2de:	2600      	movs	r6, #0
 800a2e0:	341a      	adds	r4, #26
 800a2e2:	42b5      	cmp	r5, r6
 800a2e4:	d11a      	bne.n	800a31c <_printf_common+0xc8>
 800a2e6:	2000      	movs	r0, #0
 800a2e8:	e008      	b.n	800a2fc <_printf_common+0xa8>
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	4652      	mov	r2, sl
 800a2ee:	4649      	mov	r1, r9
 800a2f0:	4638      	mov	r0, r7
 800a2f2:	47c0      	blx	r8
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	d103      	bne.n	800a300 <_printf_common+0xac>
 800a2f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a300:	3501      	adds	r5, #1
 800a302:	e7c6      	b.n	800a292 <_printf_common+0x3e>
 800a304:	18e1      	adds	r1, r4, r3
 800a306:	1c5a      	adds	r2, r3, #1
 800a308:	2030      	movs	r0, #48	; 0x30
 800a30a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a30e:	4422      	add	r2, r4
 800a310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a318:	3302      	adds	r3, #2
 800a31a:	e7c7      	b.n	800a2ac <_printf_common+0x58>
 800a31c:	2301      	movs	r3, #1
 800a31e:	4622      	mov	r2, r4
 800a320:	4649      	mov	r1, r9
 800a322:	4638      	mov	r0, r7
 800a324:	47c0      	blx	r8
 800a326:	3001      	adds	r0, #1
 800a328:	d0e6      	beq.n	800a2f8 <_printf_common+0xa4>
 800a32a:	3601      	adds	r6, #1
 800a32c:	e7d9      	b.n	800a2e2 <_printf_common+0x8e>
	...

0800a330 <_printf_i>:
 800a330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a334:	460c      	mov	r4, r1
 800a336:	4691      	mov	r9, r2
 800a338:	7e27      	ldrb	r7, [r4, #24]
 800a33a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a33c:	2f78      	cmp	r7, #120	; 0x78
 800a33e:	4680      	mov	r8, r0
 800a340:	469a      	mov	sl, r3
 800a342:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a346:	d807      	bhi.n	800a358 <_printf_i+0x28>
 800a348:	2f62      	cmp	r7, #98	; 0x62
 800a34a:	d80a      	bhi.n	800a362 <_printf_i+0x32>
 800a34c:	2f00      	cmp	r7, #0
 800a34e:	f000 80d8 	beq.w	800a502 <_printf_i+0x1d2>
 800a352:	2f58      	cmp	r7, #88	; 0x58
 800a354:	f000 80a3 	beq.w	800a49e <_printf_i+0x16e>
 800a358:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a35c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a360:	e03a      	b.n	800a3d8 <_printf_i+0xa8>
 800a362:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a366:	2b15      	cmp	r3, #21
 800a368:	d8f6      	bhi.n	800a358 <_printf_i+0x28>
 800a36a:	a001      	add	r0, pc, #4	; (adr r0, 800a370 <_printf_i+0x40>)
 800a36c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a370:	0800a3c9 	.word	0x0800a3c9
 800a374:	0800a3dd 	.word	0x0800a3dd
 800a378:	0800a359 	.word	0x0800a359
 800a37c:	0800a359 	.word	0x0800a359
 800a380:	0800a359 	.word	0x0800a359
 800a384:	0800a359 	.word	0x0800a359
 800a388:	0800a3dd 	.word	0x0800a3dd
 800a38c:	0800a359 	.word	0x0800a359
 800a390:	0800a359 	.word	0x0800a359
 800a394:	0800a359 	.word	0x0800a359
 800a398:	0800a359 	.word	0x0800a359
 800a39c:	0800a4e9 	.word	0x0800a4e9
 800a3a0:	0800a40d 	.word	0x0800a40d
 800a3a4:	0800a4cb 	.word	0x0800a4cb
 800a3a8:	0800a359 	.word	0x0800a359
 800a3ac:	0800a359 	.word	0x0800a359
 800a3b0:	0800a50b 	.word	0x0800a50b
 800a3b4:	0800a359 	.word	0x0800a359
 800a3b8:	0800a40d 	.word	0x0800a40d
 800a3bc:	0800a359 	.word	0x0800a359
 800a3c0:	0800a359 	.word	0x0800a359
 800a3c4:	0800a4d3 	.word	0x0800a4d3
 800a3c8:	680b      	ldr	r3, [r1, #0]
 800a3ca:	1d1a      	adds	r2, r3, #4
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	600a      	str	r2, [r1, #0]
 800a3d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a3d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e0a3      	b.n	800a524 <_printf_i+0x1f4>
 800a3dc:	6825      	ldr	r5, [r4, #0]
 800a3de:	6808      	ldr	r0, [r1, #0]
 800a3e0:	062e      	lsls	r6, r5, #24
 800a3e2:	f100 0304 	add.w	r3, r0, #4
 800a3e6:	d50a      	bpl.n	800a3fe <_printf_i+0xce>
 800a3e8:	6805      	ldr	r5, [r0, #0]
 800a3ea:	600b      	str	r3, [r1, #0]
 800a3ec:	2d00      	cmp	r5, #0
 800a3ee:	da03      	bge.n	800a3f8 <_printf_i+0xc8>
 800a3f0:	232d      	movs	r3, #45	; 0x2d
 800a3f2:	426d      	negs	r5, r5
 800a3f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3f8:	485e      	ldr	r0, [pc, #376]	; (800a574 <_printf_i+0x244>)
 800a3fa:	230a      	movs	r3, #10
 800a3fc:	e019      	b.n	800a432 <_printf_i+0x102>
 800a3fe:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a402:	6805      	ldr	r5, [r0, #0]
 800a404:	600b      	str	r3, [r1, #0]
 800a406:	bf18      	it	ne
 800a408:	b22d      	sxthne	r5, r5
 800a40a:	e7ef      	b.n	800a3ec <_printf_i+0xbc>
 800a40c:	680b      	ldr	r3, [r1, #0]
 800a40e:	6825      	ldr	r5, [r4, #0]
 800a410:	1d18      	adds	r0, r3, #4
 800a412:	6008      	str	r0, [r1, #0]
 800a414:	0628      	lsls	r0, r5, #24
 800a416:	d501      	bpl.n	800a41c <_printf_i+0xec>
 800a418:	681d      	ldr	r5, [r3, #0]
 800a41a:	e002      	b.n	800a422 <_printf_i+0xf2>
 800a41c:	0669      	lsls	r1, r5, #25
 800a41e:	d5fb      	bpl.n	800a418 <_printf_i+0xe8>
 800a420:	881d      	ldrh	r5, [r3, #0]
 800a422:	4854      	ldr	r0, [pc, #336]	; (800a574 <_printf_i+0x244>)
 800a424:	2f6f      	cmp	r7, #111	; 0x6f
 800a426:	bf0c      	ite	eq
 800a428:	2308      	moveq	r3, #8
 800a42a:	230a      	movne	r3, #10
 800a42c:	2100      	movs	r1, #0
 800a42e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a432:	6866      	ldr	r6, [r4, #4]
 800a434:	60a6      	str	r6, [r4, #8]
 800a436:	2e00      	cmp	r6, #0
 800a438:	bfa2      	ittt	ge
 800a43a:	6821      	ldrge	r1, [r4, #0]
 800a43c:	f021 0104 	bicge.w	r1, r1, #4
 800a440:	6021      	strge	r1, [r4, #0]
 800a442:	b90d      	cbnz	r5, 800a448 <_printf_i+0x118>
 800a444:	2e00      	cmp	r6, #0
 800a446:	d04d      	beq.n	800a4e4 <_printf_i+0x1b4>
 800a448:	4616      	mov	r6, r2
 800a44a:	fbb5 f1f3 	udiv	r1, r5, r3
 800a44e:	fb03 5711 	mls	r7, r3, r1, r5
 800a452:	5dc7      	ldrb	r7, [r0, r7]
 800a454:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a458:	462f      	mov	r7, r5
 800a45a:	42bb      	cmp	r3, r7
 800a45c:	460d      	mov	r5, r1
 800a45e:	d9f4      	bls.n	800a44a <_printf_i+0x11a>
 800a460:	2b08      	cmp	r3, #8
 800a462:	d10b      	bne.n	800a47c <_printf_i+0x14c>
 800a464:	6823      	ldr	r3, [r4, #0]
 800a466:	07df      	lsls	r7, r3, #31
 800a468:	d508      	bpl.n	800a47c <_printf_i+0x14c>
 800a46a:	6923      	ldr	r3, [r4, #16]
 800a46c:	6861      	ldr	r1, [r4, #4]
 800a46e:	4299      	cmp	r1, r3
 800a470:	bfde      	ittt	le
 800a472:	2330      	movle	r3, #48	; 0x30
 800a474:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a478:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800a47c:	1b92      	subs	r2, r2, r6
 800a47e:	6122      	str	r2, [r4, #16]
 800a480:	f8cd a000 	str.w	sl, [sp]
 800a484:	464b      	mov	r3, r9
 800a486:	aa03      	add	r2, sp, #12
 800a488:	4621      	mov	r1, r4
 800a48a:	4640      	mov	r0, r8
 800a48c:	f7ff fee2 	bl	800a254 <_printf_common>
 800a490:	3001      	adds	r0, #1
 800a492:	d14c      	bne.n	800a52e <_printf_i+0x1fe>
 800a494:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a498:	b004      	add	sp, #16
 800a49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a49e:	4835      	ldr	r0, [pc, #212]	; (800a574 <_printf_i+0x244>)
 800a4a0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a4a4:	6823      	ldr	r3, [r4, #0]
 800a4a6:	680e      	ldr	r6, [r1, #0]
 800a4a8:	061f      	lsls	r7, r3, #24
 800a4aa:	f856 5b04 	ldr.w	r5, [r6], #4
 800a4ae:	600e      	str	r6, [r1, #0]
 800a4b0:	d514      	bpl.n	800a4dc <_printf_i+0x1ac>
 800a4b2:	07d9      	lsls	r1, r3, #31
 800a4b4:	bf44      	itt	mi
 800a4b6:	f043 0320 	orrmi.w	r3, r3, #32
 800a4ba:	6023      	strmi	r3, [r4, #0]
 800a4bc:	b91d      	cbnz	r5, 800a4c6 <_printf_i+0x196>
 800a4be:	6823      	ldr	r3, [r4, #0]
 800a4c0:	f023 0320 	bic.w	r3, r3, #32
 800a4c4:	6023      	str	r3, [r4, #0]
 800a4c6:	2310      	movs	r3, #16
 800a4c8:	e7b0      	b.n	800a42c <_printf_i+0xfc>
 800a4ca:	6823      	ldr	r3, [r4, #0]
 800a4cc:	f043 0320 	orr.w	r3, r3, #32
 800a4d0:	6023      	str	r3, [r4, #0]
 800a4d2:	2378      	movs	r3, #120	; 0x78
 800a4d4:	4828      	ldr	r0, [pc, #160]	; (800a578 <_printf_i+0x248>)
 800a4d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a4da:	e7e3      	b.n	800a4a4 <_printf_i+0x174>
 800a4dc:	065e      	lsls	r6, r3, #25
 800a4de:	bf48      	it	mi
 800a4e0:	b2ad      	uxthmi	r5, r5
 800a4e2:	e7e6      	b.n	800a4b2 <_printf_i+0x182>
 800a4e4:	4616      	mov	r6, r2
 800a4e6:	e7bb      	b.n	800a460 <_printf_i+0x130>
 800a4e8:	680b      	ldr	r3, [r1, #0]
 800a4ea:	6826      	ldr	r6, [r4, #0]
 800a4ec:	6960      	ldr	r0, [r4, #20]
 800a4ee:	1d1d      	adds	r5, r3, #4
 800a4f0:	600d      	str	r5, [r1, #0]
 800a4f2:	0635      	lsls	r5, r6, #24
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	d501      	bpl.n	800a4fc <_printf_i+0x1cc>
 800a4f8:	6018      	str	r0, [r3, #0]
 800a4fa:	e002      	b.n	800a502 <_printf_i+0x1d2>
 800a4fc:	0671      	lsls	r1, r6, #25
 800a4fe:	d5fb      	bpl.n	800a4f8 <_printf_i+0x1c8>
 800a500:	8018      	strh	r0, [r3, #0]
 800a502:	2300      	movs	r3, #0
 800a504:	6123      	str	r3, [r4, #16]
 800a506:	4616      	mov	r6, r2
 800a508:	e7ba      	b.n	800a480 <_printf_i+0x150>
 800a50a:	680b      	ldr	r3, [r1, #0]
 800a50c:	1d1a      	adds	r2, r3, #4
 800a50e:	600a      	str	r2, [r1, #0]
 800a510:	681e      	ldr	r6, [r3, #0]
 800a512:	6862      	ldr	r2, [r4, #4]
 800a514:	2100      	movs	r1, #0
 800a516:	4630      	mov	r0, r6
 800a518:	f7f5 fee2 	bl	80002e0 <memchr>
 800a51c:	b108      	cbz	r0, 800a522 <_printf_i+0x1f2>
 800a51e:	1b80      	subs	r0, r0, r6
 800a520:	6060      	str	r0, [r4, #4]
 800a522:	6863      	ldr	r3, [r4, #4]
 800a524:	6123      	str	r3, [r4, #16]
 800a526:	2300      	movs	r3, #0
 800a528:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a52c:	e7a8      	b.n	800a480 <_printf_i+0x150>
 800a52e:	6923      	ldr	r3, [r4, #16]
 800a530:	4632      	mov	r2, r6
 800a532:	4649      	mov	r1, r9
 800a534:	4640      	mov	r0, r8
 800a536:	47d0      	blx	sl
 800a538:	3001      	adds	r0, #1
 800a53a:	d0ab      	beq.n	800a494 <_printf_i+0x164>
 800a53c:	6823      	ldr	r3, [r4, #0]
 800a53e:	079b      	lsls	r3, r3, #30
 800a540:	d413      	bmi.n	800a56a <_printf_i+0x23a>
 800a542:	68e0      	ldr	r0, [r4, #12]
 800a544:	9b03      	ldr	r3, [sp, #12]
 800a546:	4298      	cmp	r0, r3
 800a548:	bfb8      	it	lt
 800a54a:	4618      	movlt	r0, r3
 800a54c:	e7a4      	b.n	800a498 <_printf_i+0x168>
 800a54e:	2301      	movs	r3, #1
 800a550:	4632      	mov	r2, r6
 800a552:	4649      	mov	r1, r9
 800a554:	4640      	mov	r0, r8
 800a556:	47d0      	blx	sl
 800a558:	3001      	adds	r0, #1
 800a55a:	d09b      	beq.n	800a494 <_printf_i+0x164>
 800a55c:	3501      	adds	r5, #1
 800a55e:	68e3      	ldr	r3, [r4, #12]
 800a560:	9903      	ldr	r1, [sp, #12]
 800a562:	1a5b      	subs	r3, r3, r1
 800a564:	42ab      	cmp	r3, r5
 800a566:	dcf2      	bgt.n	800a54e <_printf_i+0x21e>
 800a568:	e7eb      	b.n	800a542 <_printf_i+0x212>
 800a56a:	2500      	movs	r5, #0
 800a56c:	f104 0619 	add.w	r6, r4, #25
 800a570:	e7f5      	b.n	800a55e <_printf_i+0x22e>
 800a572:	bf00      	nop
 800a574:	0800a93d 	.word	0x0800a93d
 800a578:	0800a94e 	.word	0x0800a94e

0800a57c <memmove>:
 800a57c:	4288      	cmp	r0, r1
 800a57e:	b510      	push	{r4, lr}
 800a580:	eb01 0402 	add.w	r4, r1, r2
 800a584:	d902      	bls.n	800a58c <memmove+0x10>
 800a586:	4284      	cmp	r4, r0
 800a588:	4623      	mov	r3, r4
 800a58a:	d807      	bhi.n	800a59c <memmove+0x20>
 800a58c:	1e43      	subs	r3, r0, #1
 800a58e:	42a1      	cmp	r1, r4
 800a590:	d008      	beq.n	800a5a4 <memmove+0x28>
 800a592:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a596:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a59a:	e7f8      	b.n	800a58e <memmove+0x12>
 800a59c:	4402      	add	r2, r0
 800a59e:	4601      	mov	r1, r0
 800a5a0:	428a      	cmp	r2, r1
 800a5a2:	d100      	bne.n	800a5a6 <memmove+0x2a>
 800a5a4:	bd10      	pop	{r4, pc}
 800a5a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5ae:	e7f7      	b.n	800a5a0 <memmove+0x24>

0800a5b0 <_free_r>:
 800a5b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a5b2:	2900      	cmp	r1, #0
 800a5b4:	d048      	beq.n	800a648 <_free_r+0x98>
 800a5b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5ba:	9001      	str	r0, [sp, #4]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	f1a1 0404 	sub.w	r4, r1, #4
 800a5c2:	bfb8      	it	lt
 800a5c4:	18e4      	addlt	r4, r4, r3
 800a5c6:	f000 f8d3 	bl	800a770 <__malloc_lock>
 800a5ca:	4a20      	ldr	r2, [pc, #128]	; (800a64c <_free_r+0x9c>)
 800a5cc:	9801      	ldr	r0, [sp, #4]
 800a5ce:	6813      	ldr	r3, [r2, #0]
 800a5d0:	4615      	mov	r5, r2
 800a5d2:	b933      	cbnz	r3, 800a5e2 <_free_r+0x32>
 800a5d4:	6063      	str	r3, [r4, #4]
 800a5d6:	6014      	str	r4, [r2, #0]
 800a5d8:	b003      	add	sp, #12
 800a5da:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a5de:	f000 b8cd 	b.w	800a77c <__malloc_unlock>
 800a5e2:	42a3      	cmp	r3, r4
 800a5e4:	d90b      	bls.n	800a5fe <_free_r+0x4e>
 800a5e6:	6821      	ldr	r1, [r4, #0]
 800a5e8:	1862      	adds	r2, r4, r1
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	bf04      	itt	eq
 800a5ee:	681a      	ldreq	r2, [r3, #0]
 800a5f0:	685b      	ldreq	r3, [r3, #4]
 800a5f2:	6063      	str	r3, [r4, #4]
 800a5f4:	bf04      	itt	eq
 800a5f6:	1852      	addeq	r2, r2, r1
 800a5f8:	6022      	streq	r2, [r4, #0]
 800a5fa:	602c      	str	r4, [r5, #0]
 800a5fc:	e7ec      	b.n	800a5d8 <_free_r+0x28>
 800a5fe:	461a      	mov	r2, r3
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	b10b      	cbz	r3, 800a608 <_free_r+0x58>
 800a604:	42a3      	cmp	r3, r4
 800a606:	d9fa      	bls.n	800a5fe <_free_r+0x4e>
 800a608:	6811      	ldr	r1, [r2, #0]
 800a60a:	1855      	adds	r5, r2, r1
 800a60c:	42a5      	cmp	r5, r4
 800a60e:	d10b      	bne.n	800a628 <_free_r+0x78>
 800a610:	6824      	ldr	r4, [r4, #0]
 800a612:	4421      	add	r1, r4
 800a614:	1854      	adds	r4, r2, r1
 800a616:	42a3      	cmp	r3, r4
 800a618:	6011      	str	r1, [r2, #0]
 800a61a:	d1dd      	bne.n	800a5d8 <_free_r+0x28>
 800a61c:	681c      	ldr	r4, [r3, #0]
 800a61e:	685b      	ldr	r3, [r3, #4]
 800a620:	6053      	str	r3, [r2, #4]
 800a622:	4421      	add	r1, r4
 800a624:	6011      	str	r1, [r2, #0]
 800a626:	e7d7      	b.n	800a5d8 <_free_r+0x28>
 800a628:	d902      	bls.n	800a630 <_free_r+0x80>
 800a62a:	230c      	movs	r3, #12
 800a62c:	6003      	str	r3, [r0, #0]
 800a62e:	e7d3      	b.n	800a5d8 <_free_r+0x28>
 800a630:	6825      	ldr	r5, [r4, #0]
 800a632:	1961      	adds	r1, r4, r5
 800a634:	428b      	cmp	r3, r1
 800a636:	bf04      	itt	eq
 800a638:	6819      	ldreq	r1, [r3, #0]
 800a63a:	685b      	ldreq	r3, [r3, #4]
 800a63c:	6063      	str	r3, [r4, #4]
 800a63e:	bf04      	itt	eq
 800a640:	1949      	addeq	r1, r1, r5
 800a642:	6021      	streq	r1, [r4, #0]
 800a644:	6054      	str	r4, [r2, #4]
 800a646:	e7c7      	b.n	800a5d8 <_free_r+0x28>
 800a648:	b003      	add	sp, #12
 800a64a:	bd30      	pop	{r4, r5, pc}
 800a64c:	24004a70 	.word	0x24004a70

0800a650 <_malloc_r>:
 800a650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a652:	1ccd      	adds	r5, r1, #3
 800a654:	f025 0503 	bic.w	r5, r5, #3
 800a658:	3508      	adds	r5, #8
 800a65a:	2d0c      	cmp	r5, #12
 800a65c:	bf38      	it	cc
 800a65e:	250c      	movcc	r5, #12
 800a660:	2d00      	cmp	r5, #0
 800a662:	4606      	mov	r6, r0
 800a664:	db01      	blt.n	800a66a <_malloc_r+0x1a>
 800a666:	42a9      	cmp	r1, r5
 800a668:	d903      	bls.n	800a672 <_malloc_r+0x22>
 800a66a:	230c      	movs	r3, #12
 800a66c:	6033      	str	r3, [r6, #0]
 800a66e:	2000      	movs	r0, #0
 800a670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a672:	f000 f87d 	bl	800a770 <__malloc_lock>
 800a676:	4921      	ldr	r1, [pc, #132]	; (800a6fc <_malloc_r+0xac>)
 800a678:	680a      	ldr	r2, [r1, #0]
 800a67a:	4614      	mov	r4, r2
 800a67c:	b99c      	cbnz	r4, 800a6a6 <_malloc_r+0x56>
 800a67e:	4f20      	ldr	r7, [pc, #128]	; (800a700 <_malloc_r+0xb0>)
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	b923      	cbnz	r3, 800a68e <_malloc_r+0x3e>
 800a684:	4621      	mov	r1, r4
 800a686:	4630      	mov	r0, r6
 800a688:	f000 f862 	bl	800a750 <_sbrk_r>
 800a68c:	6038      	str	r0, [r7, #0]
 800a68e:	4629      	mov	r1, r5
 800a690:	4630      	mov	r0, r6
 800a692:	f000 f85d 	bl	800a750 <_sbrk_r>
 800a696:	1c43      	adds	r3, r0, #1
 800a698:	d123      	bne.n	800a6e2 <_malloc_r+0x92>
 800a69a:	230c      	movs	r3, #12
 800a69c:	6033      	str	r3, [r6, #0]
 800a69e:	4630      	mov	r0, r6
 800a6a0:	f000 f86c 	bl	800a77c <__malloc_unlock>
 800a6a4:	e7e3      	b.n	800a66e <_malloc_r+0x1e>
 800a6a6:	6823      	ldr	r3, [r4, #0]
 800a6a8:	1b5b      	subs	r3, r3, r5
 800a6aa:	d417      	bmi.n	800a6dc <_malloc_r+0x8c>
 800a6ac:	2b0b      	cmp	r3, #11
 800a6ae:	d903      	bls.n	800a6b8 <_malloc_r+0x68>
 800a6b0:	6023      	str	r3, [r4, #0]
 800a6b2:	441c      	add	r4, r3
 800a6b4:	6025      	str	r5, [r4, #0]
 800a6b6:	e004      	b.n	800a6c2 <_malloc_r+0x72>
 800a6b8:	6863      	ldr	r3, [r4, #4]
 800a6ba:	42a2      	cmp	r2, r4
 800a6bc:	bf0c      	ite	eq
 800a6be:	600b      	streq	r3, [r1, #0]
 800a6c0:	6053      	strne	r3, [r2, #4]
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f000 f85a 	bl	800a77c <__malloc_unlock>
 800a6c8:	f104 000b 	add.w	r0, r4, #11
 800a6cc:	1d23      	adds	r3, r4, #4
 800a6ce:	f020 0007 	bic.w	r0, r0, #7
 800a6d2:	1ac2      	subs	r2, r0, r3
 800a6d4:	d0cc      	beq.n	800a670 <_malloc_r+0x20>
 800a6d6:	1a1b      	subs	r3, r3, r0
 800a6d8:	50a3      	str	r3, [r4, r2]
 800a6da:	e7c9      	b.n	800a670 <_malloc_r+0x20>
 800a6dc:	4622      	mov	r2, r4
 800a6de:	6864      	ldr	r4, [r4, #4]
 800a6e0:	e7cc      	b.n	800a67c <_malloc_r+0x2c>
 800a6e2:	1cc4      	adds	r4, r0, #3
 800a6e4:	f024 0403 	bic.w	r4, r4, #3
 800a6e8:	42a0      	cmp	r0, r4
 800a6ea:	d0e3      	beq.n	800a6b4 <_malloc_r+0x64>
 800a6ec:	1a21      	subs	r1, r4, r0
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	f000 f82e 	bl	800a750 <_sbrk_r>
 800a6f4:	3001      	adds	r0, #1
 800a6f6:	d1dd      	bne.n	800a6b4 <_malloc_r+0x64>
 800a6f8:	e7cf      	b.n	800a69a <_malloc_r+0x4a>
 800a6fa:	bf00      	nop
 800a6fc:	24004a70 	.word	0x24004a70
 800a700:	24004a74 	.word	0x24004a74

0800a704 <_realloc_r>:
 800a704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a706:	4607      	mov	r7, r0
 800a708:	4614      	mov	r4, r2
 800a70a:	460e      	mov	r6, r1
 800a70c:	b921      	cbnz	r1, 800a718 <_realloc_r+0x14>
 800a70e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a712:	4611      	mov	r1, r2
 800a714:	f7ff bf9c 	b.w	800a650 <_malloc_r>
 800a718:	b922      	cbnz	r2, 800a724 <_realloc_r+0x20>
 800a71a:	f7ff ff49 	bl	800a5b0 <_free_r>
 800a71e:	4625      	mov	r5, r4
 800a720:	4628      	mov	r0, r5
 800a722:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a724:	f000 f830 	bl	800a788 <_malloc_usable_size_r>
 800a728:	42a0      	cmp	r0, r4
 800a72a:	d20f      	bcs.n	800a74c <_realloc_r+0x48>
 800a72c:	4621      	mov	r1, r4
 800a72e:	4638      	mov	r0, r7
 800a730:	f7ff ff8e 	bl	800a650 <_malloc_r>
 800a734:	4605      	mov	r5, r0
 800a736:	2800      	cmp	r0, #0
 800a738:	d0f2      	beq.n	800a720 <_realloc_r+0x1c>
 800a73a:	4631      	mov	r1, r6
 800a73c:	4622      	mov	r2, r4
 800a73e:	f7ff fbf7 	bl	8009f30 <memcpy>
 800a742:	4631      	mov	r1, r6
 800a744:	4638      	mov	r0, r7
 800a746:	f7ff ff33 	bl	800a5b0 <_free_r>
 800a74a:	e7e9      	b.n	800a720 <_realloc_r+0x1c>
 800a74c:	4635      	mov	r5, r6
 800a74e:	e7e7      	b.n	800a720 <_realloc_r+0x1c>

0800a750 <_sbrk_r>:
 800a750:	b538      	push	{r3, r4, r5, lr}
 800a752:	4d06      	ldr	r5, [pc, #24]	; (800a76c <_sbrk_r+0x1c>)
 800a754:	2300      	movs	r3, #0
 800a756:	4604      	mov	r4, r0
 800a758:	4608      	mov	r0, r1
 800a75a:	602b      	str	r3, [r5, #0]
 800a75c:	f7f6 fe8e 	bl	800147c <_sbrk>
 800a760:	1c43      	adds	r3, r0, #1
 800a762:	d102      	bne.n	800a76a <_sbrk_r+0x1a>
 800a764:	682b      	ldr	r3, [r5, #0]
 800a766:	b103      	cbz	r3, 800a76a <_sbrk_r+0x1a>
 800a768:	6023      	str	r3, [r4, #0]
 800a76a:	bd38      	pop	{r3, r4, r5, pc}
 800a76c:	24005100 	.word	0x24005100

0800a770 <__malloc_lock>:
 800a770:	4801      	ldr	r0, [pc, #4]	; (800a778 <__malloc_lock+0x8>)
 800a772:	f000 b811 	b.w	800a798 <__retarget_lock_acquire_recursive>
 800a776:	bf00      	nop
 800a778:	24005108 	.word	0x24005108

0800a77c <__malloc_unlock>:
 800a77c:	4801      	ldr	r0, [pc, #4]	; (800a784 <__malloc_unlock+0x8>)
 800a77e:	f000 b80c 	b.w	800a79a <__retarget_lock_release_recursive>
 800a782:	bf00      	nop
 800a784:	24005108 	.word	0x24005108

0800a788 <_malloc_usable_size_r>:
 800a788:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a78c:	1f18      	subs	r0, r3, #4
 800a78e:	2b00      	cmp	r3, #0
 800a790:	bfbc      	itt	lt
 800a792:	580b      	ldrlt	r3, [r1, r0]
 800a794:	18c0      	addlt	r0, r0, r3
 800a796:	4770      	bx	lr

0800a798 <__retarget_lock_acquire_recursive>:
 800a798:	4770      	bx	lr

0800a79a <__retarget_lock_release_recursive>:
 800a79a:	4770      	bx	lr

0800a79c <_init>:
 800a79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a79e:	bf00      	nop
 800a7a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7a2:	bc08      	pop	{r3}
 800a7a4:	469e      	mov	lr, r3
 800a7a6:	4770      	bx	lr

0800a7a8 <_fini>:
 800a7a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7aa:	bf00      	nop
 800a7ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7ae:	bc08      	pop	{r3}
 800a7b0:	469e      	mov	lr, r3
 800a7b2:	4770      	bx	lr
