
==============================================================================
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:51:53
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.14.354
   Kernels:                sssp_kernel_0
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          5f863d8e-e458-5899-afbd-6f1ca771b588
   UUID (IINTF):           a8880c2311a2a42b5fb76899d385acee
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   gen3x16_xdma_4_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3510589)
   Created:
               Thu Mar 31 09:04:14 2022   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.4
   Board Part:             xilinx.com:au250:part0:1.4
   Platform VBNV:          xilinx_u250_gen3x16_xdma_4_1_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 250 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

System Clocks
------
   Name:           ii_level1_wire_ulp_m_aclk_ctrl_00 
   Type:           FIXED 
   Default Freq:   50 MHz

   Name:           ii_level1_wire_ulp_m_aclk_pcie_user_00 
   Type:           FIXED 
   Default Freq:   250 MHz

   Name:           ii_level1_wire_ulp_m_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

   Name:           ss_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 250 MHz
   Achieved Freq:  250 MHz

   Name:           ss_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    Yes
==============================================================================
Kernel: sssp_kernel_0

Definition
----------
   Signature: sssp_kernel_0 (void* e_src, void* e_dst, void* out_r, unsigned int size, unsigned int vertices, unsigned int active_vertex)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x4C
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        sssp_kernel_0_1
   Base Address: 0xc10000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_2
   Base Address: 0xc20000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_3
   Base Address: 0xc30000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_4
   Base Address: 0xc40000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_5
   Base Address: 0x1010000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_6
   Base Address: 0x1020000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_7
   Base Address: 0x1030000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_8
   Base Address: 0x1430000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_9
   Base Address: 0x1440000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_10
   Base Address: 0x1410000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_11
   Base Address: 0x1420000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_12
   Base Address: 0x1810000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_13
   Base Address: 0x1820000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_14
   Base Address: 0x1830000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        sssp_kernel_0_15
   Base Address: 0x1840000

   Argument:          e_src
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          e_dst
   Register Offset:   0x1C
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          out_r
   Register Offset:   0x28
   Port:              M_AXI_GMEM
   Memory:            HOST[0] (MEM_DRAM)

   Argument:          size
   Register Offset:   0x34
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          vertices
   Register Offset:   0x3C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          active_vertex
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --config /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel/sssp/connectivity_sssp.cfg --connectivity.nk sssp_kernel_0:15:sssp_kernel_0_1.sssp_kernel_0_2.sssp_kernel_0_3.sssp_kernel_0_4.sssp_kernel_0_5.sssp_kernel_0_6.sssp_kernel_0_7.sssp_kernel_0_8.sssp_kernel_0_9.sssp_kernel_0_10.sssp_kernel_0_11.sssp_kernel_0_12.sssp_kernel_0_13.sssp_kernel_0_14.sssp_kernel_0_15 --connectivity.slr sssp_kernel_0_1:SLR0 --connectivity.slr sssp_kernel_0_2:SLR0 --connectivity.slr sssp_kernel_0_3:SLR0 --connectivity.slr sssp_kernel_0_4:SLR0 --connectivity.slr sssp_kernel_0_5:SLR1 --connectivity.slr sssp_kernel_0_6:SLR1 --connectivity.slr sssp_kernel_0_7:SLR1 --connectivity.slr sssp_kernel_0_8:SLR2 --connectivity.slr sssp_kernel_0_9:SLR2 --connectivity.slr sssp_kernel_0_10:SLR2 --connectivity.slr sssp_kernel_0_11:SLR2 --connectivity.slr sssp_kernel_0_12:SLR3 --connectivity.slr sssp_kernel_0_13:SLR3 --connectivity.slr sssp_kernel_0_14:SLR3 --connectivity.slr sssp_kernel_0_15:SLR3 --connectivity.sp sssp_kernel_0_1.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_2.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_3.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_4.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_5.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_6.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_7.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_8.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_9.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_10.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_11.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_12.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_13.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_14.m_axi_gmem:HOST[0] --connectivity.sp sssp_kernel_0_15.m_axi_gmem:HOST[0] --hls.jobs 8 --hls.pre_tcl hls_config.tcl --include /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel --input_files /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel/sssp/sssp_kernel_0.xo --kernel_frequency 250 --link --optimize 0 --output /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel/sssp/hardware/sssp_kernel_0.xclbin --platform xilinx_u250_gen3x16_xdma_4_1_202210_1 --report_level 0 --save-temps --target hw --vivado.impl.jobs 8 --vivado.synth.jobs 8 
   Options:       --config /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel/sssp/connectivity_sssp.cfg
                  --connectivity.nk sssp_kernel_0:15:sssp_kernel_0_1.sssp_kernel_0_2.sssp_kernel_0_3.sssp_kernel_0_4.sssp_kernel_0_5.sssp_kernel_0_6.sssp_kernel_0_7.sssp_kernel_0_8.sssp_kernel_0_9.sssp_kernel_0_10.sssp_kernel_0_11.sssp_kernel_0_12.sssp_kernel_0_13.sssp_kernel_0_14.sssp_kernel_0_15
                  --connectivity.slr sssp_kernel_0_1:SLR0
                  --connectivity.slr sssp_kernel_0_2:SLR0
                  --connectivity.slr sssp_kernel_0_3:SLR0
                  --connectivity.slr sssp_kernel_0_4:SLR0
                  --connectivity.slr sssp_kernel_0_5:SLR1
                  --connectivity.slr sssp_kernel_0_6:SLR1
                  --connectivity.slr sssp_kernel_0_7:SLR1
                  --connectivity.slr sssp_kernel_0_8:SLR2
                  --connectivity.slr sssp_kernel_0_9:SLR2
                  --connectivity.slr sssp_kernel_0_10:SLR2
                  --connectivity.slr sssp_kernel_0_11:SLR2
                  --connectivity.slr sssp_kernel_0_12:SLR3
                  --connectivity.slr sssp_kernel_0_13:SLR3
                  --connectivity.slr sssp_kernel_0_14:SLR3
                  --connectivity.slr sssp_kernel_0_15:SLR3
                  --connectivity.sp sssp_kernel_0_1.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_2.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_3.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_4.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_5.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_6.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_7.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_8.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_9.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_10.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_11.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_12.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_13.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_14.m_axi_gmem:HOST[0]
                  --connectivity.sp sssp_kernel_0_15.m_axi_gmem:HOST[0]
                  --hls.jobs 8
                  --hls.pre_tcl hls_config.tcl
                  --include /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel
                  --input_files /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel/sssp/sssp_kernel_0.xo
                  --kernel_frequency 250
                  --link
                  --optimize 0
                  --output /home/amin/distributed-graph-fpga/hw_src/FPGA/kernel/sssp/hardware/sssp_kernel_0.xclbin
                  --platform xilinx_u250_gen3x16_xdma_4_1_202210_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --vivado.impl.jobs 8
                  --vivado.synth.jobs 8 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
