
*** Running vivado
    with args -log risc16System_risc16_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source risc16System_risc16_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/rootie/.Xilinx/Vivado/Vivado_init.tcl'
source risc16System_risc16_0_0.tcl -notrace
Command: synth_design -top risc16System_risc16_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27855 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1423.988 ; gain = 26.879 ; free physical = 1227 ; free virtual = 8135
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'risc16System_risc16_0_0' [/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_risc16_0_0/synth/risc16System_risc16_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'risc16' [/home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v:1]
	Parameter PROG_START bound to: 16'b0000000000001111 
INFO: [Synth 8-6157] synthesizing module 'gpr' [/home/rootie/devel/homebrew-computer/risc-16/hardware/gpr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gpr' (1#1) [/home/rootie/devel/homebrew-computer/risc-16/hardware/gpr.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/rootie/devel/homebrew-computer/risc-16/hardware/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (2#1) [/home/rootie/devel/homebrew-computer/risc-16/hardware/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:1]
	Parameter ALU bound to: 3'b000 
	Parameter CTRL bound to: 3'b001 
	Parameter MEM bound to: 3'b010 
	Parameter GPR bound to: 3'b000 
INFO: [Synth 8-226] default block is never used [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (3#1) [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:1]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v-43.4 with 1st driver pin 'risc16:/cpu_ctrl/gpr_write_en' [/home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v-43.4 with 2nd driver pin 'VCC' [/home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v:43]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v-43.4 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v:43]
INFO: [Synth 8-6155] done synthesizing module 'risc16' (4#1) [/home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'risc16System_risc16_0_0' (5#1) [/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.srcs/sources_1/bd/risc16System/ip/risc16System_risc16_0_0/synth/risc16System_risc16_0_0.v:58]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[15]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[14]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[13]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[12]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[11]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[10]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[9]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[8]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[7]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[6]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[5]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[4]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[3]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[2]
WARNING: [Synth 8-3331] design risc16 has unconnected port status_reg[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.738 ; gain = 72.629 ; free physical = 1238 ; free virtual = 8147
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.738 ; gain = 72.629 ; free physical = 1238 ; free virtual = 8147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1469.738 ; gain = 72.629 ; free physical = 1238 ; free virtual = 8147
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.594 ; gain = 0.000 ; free physical = 999 ; free virtual = 7895
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.594 ; gain = 0.000 ; free physical = 999 ; free virtual = 7895
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1821.594 ; gain = 2.000 ; free physical = 997 ; free virtual = 7893
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 1068 ; free virtual = 7964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 1068 ; free virtual = 7964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 1070 ; free virtual = 7966
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rootie/devel/homebrew-computer/risc-16/hardware/alu.v:16]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rootie/devel/homebrew-computer/risc-16/hardware/risc16.v:119]
INFO: [Synth 8-5546] ROM "pc" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'gpr_write_addr_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_read_addr_0_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_read_addr_1_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_code_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_write_en_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'rw_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_write_src_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_write_data_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'branch_reg' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:32]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 1062 ; free virtual = 7957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gpr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
Module ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module risc16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design risc16System_risc16_0_0 has port mem_addr[15] driven by constant 0
INFO: [Synth 8-3917] design risc16System_risc16_0_0 has port mem_addr[14] driven by constant 0
INFO: [Synth 8-3917] design risc16System_risc16_0_0 has port mem_addr[13] driven by constant 0
INFO: [Synth 8-3917] design risc16System_risc16_0_0 has port mem_addr[12] driven by constant 0
INFO: [Synth 8-3917] design risc16System_risc16_0_0 has port mem_addr[11] driven by constant 0
INFO: [Synth 8-3917] design risc16System_risc16_0_0 has port mem_addr[10] driven by constant 0
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[15]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[14]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[13]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[12]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[11]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[10]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[9]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[8]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[7]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[6]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[5]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[4]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[3]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[2]
WARNING: [Synth 8-3331] design risc16System_risc16_0_0 has unconnected port status_reg[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_ctrl/gpr_write_src_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/cpu_ctrl/imm_reg[9]' (LD) to 'inst/cpu_ctrl/imm_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cpu_ctrl/imm_reg[8]' (LD) to 'inst/cpu_ctrl/imm_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_ctrl/imm_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_ctrl/alu_op_code_reg[2] )
INFO: [Synth 8-3332] Sequential element (inst/cpu_ctrl/alu_op_code_reg[2]) is unused and will be removed from module risc16System_risc16_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cpu_ctrl/gpr_write_en_reg) is unused and will be removed from module risc16System_risc16_0_0.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpr_write_en with 1st driver pin 'inst/cpu_ctrl/gpr_write_en_reg/Q' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:34]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin gpr_write_en with 2nd driver pin 'VCC' [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:34]
CRITICAL WARNING: [Synth 8-6858] multi-driven net gpr_write_en is connected to at least one constant driver which has been preserved, other driver is ignored [/home/rootie/devel/homebrew-computer/risc-16/hardware/ctrl.v:34]
INFO: [Synth 8-3332] Sequential element (inst/cpu_ctrl/imm_reg[7]) is unused and will be removed from module risc16System_risc16_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cpu_ctrl/gpr_write_src_reg[2]) is unused and will be removed from module risc16System_risc16_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cpu_gpr/r_reg[0][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 1042 ; free virtual = 7941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 923 ; free virtual = 7821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 923 ; free virtual = 7821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 919 ; free virtual = 7817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 920 ; free virtual = 7817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 920 ; free virtual = 7817
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 920 ; free virtual = 7817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 920 ; free virtual = 7817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 920 ; free virtual = 7817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 920 ; free virtual = 7817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |     1|
|3     |LUT2   |    12|
|4     |LUT3   |    60|
|5     |LUT4   |    44|
|6     |LUT5   |    79|
|7     |LUT6   |    45|
|8     |MUXF7  |    17|
|9     |FDRE   |   125|
|10    |FDSE   |     4|
|11    |LD     |    49|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------+------+
|      |Instance     |Module |Cells |
+------+-------------+-------+------+
|1     |top          |       |   450|
|2     |  inst       |risc16 |   450|
|3     |    cpu_alu  |alu    |     6|
|4     |    cpu_ctrl |ctrl   |   183|
|5     |    cpu_gpr  |gpr    |   238|
+------+-------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 920 ; free virtual = 7817
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1821.594 ; gain = 72.629 ; free physical = 974 ; free virtual = 7871
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1821.594 ; gain = 424.484 ; free physical = 986 ; free virtual = 7882
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.594 ; gain = 0.000 ; free physical = 917 ; free virtual = 7814
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  LD => LDCE: 46 instances
  LD => LDCE (inverted pins: G): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 42 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1821.594 ; gain = 424.605 ; free physical = 971 ; free virtual = 7868
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1821.594 ; gain = 0.000 ; free physical = 971 ; free virtual = 7868
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.runs/risc16System_risc16_0_0_synth_1/risc16System_risc16_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.605 ; gain = 0.000 ; free physical = 970 ; free virtual = 7868
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rootie/devel/homebrew-computer/implementation/risc16/risc16.runs/risc16System_risc16_0_0_synth_1/risc16System_risc16_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file risc16System_risc16_0_0_utilization_synth.rpt -pb risc16System_risc16_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 00:10:25 2019...
