

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_VITIS_LOOP_41_6'
================================================================
* Date:           Fri May 24 11:24:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.178 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_6  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    795|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|     393|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     393|    973|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_32_1_1_U24  |mux_3_2_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln317_fu_203_p2               |         +|   0|  0|   14|           9|           8|
    |add_ln41_fu_145_p2                |         +|   0|  0|   38|          31|           1|
    |result_2_fu_299_p2                |         -|   0|  0|   39|           1|          32|
    |sub_ln18_fu_217_p2                |         -|   0|  0|   15|           7|           8|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op25_read_state1     |       and|   0|  0|    2|           1|           1|
    |icmp_ln41_fu_139_p2               |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln42_fu_151_p2               |      icmp|   0|  0|   38|          31|           2|
    |icmp_ln44_fu_319_p2               |      icmp|   0|  0|   31|          24|           1|
    |lshr_ln18_fu_260_p2               |      lshr|   0|  0|  242|          79|          79|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state4_io                |        or|   0|  0|    2|           1|           1|
    |or_ln44_fu_345_p2                 |        or|   0|  0|    2|           1|           1|
    |result_fu_304_p3                  |    select|   0|  0|   32|           1|          32|
    |select_ln18_fu_227_p3             |    select|   0|  0|    9|           1|           9|
    |select_ln44_1_fu_337_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln44_fu_351_p3             |    select|   0|  0|    8|           1|           8|
    |val_1_fu_292_p3                   |    select|   0|  0|   32|           1|          32|
    |shl_ln18_fu_266_p2                |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  795|         305|         333|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_ch_1    |   9|          2|   31|         62|
    |ch_fu_86                 |   9|          2|   31|         62|
    |image_r_TDATA_blk_n      |   9|          2|    1|          2|
    |output_r_TDATA           |  14|          3|   32|         96|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   98|        228|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ch_fu_86                          |  31|   0|   31|          0|
    |icmp_ln42_reg_375                 |   1|   0|    1|          0|
    |image_r_read_reg_379              |  32|   0|   32|          0|
    |result_2_reg_410                  |  32|   0|   32|          0|
    |select_ln18_reg_399               |   9|   0|    9|          0|
    |tmp_reg_394                       |   1|   0|    1|          0|
    |trunc_ln342_reg_389               |  23|   0|   23|          0|
    |val_1_reg_404                     |  32|   0|   32|          0|
    |val_1_reg_404_pp0_iter2_reg       |  32|   0|   32|          0|
    |xs_sign_reg_384                   |   1|   0|    1|          0|
    |icmp_ln42_reg_375                 |  64|  32|    1|          0|
    |image_r_read_reg_379              |  64|  32|   32|          0|
    |xs_sign_reg_384                   |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 393|  96|  235|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_41_6|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_41_6|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_41_6|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_41_6|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_41_6|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_VITIS_LOOP_41_6|  return value|
|image_r_TVALID   |   in|    1|        axis|                                    image_r|       pointer|
|image_r_TDATA    |   in|   32|        axis|                                    image_r|       pointer|
|image_r_TREADY   |  out|    1|        axis|                                    image_r|       pointer|
|output_r_TREADY  |   in|    1|        axis|                                   output_r|       pointer|
|output_r_TDATA   |  out|   32|        axis|                                   output_r|       pointer|
|output_r_TVALID  |  out|    1|        axis|                                   output_r|       pointer|
|channels         |   in|   32|     ap_none|                                   channels|        scalar|
|sum_0_5          |   in|   32|     ap_none|                                    sum_0_5|        scalar|
|sum_1_5          |   in|   32|     ap_none|                                    sum_1_5|        scalar|
|sum_2_5          |   in|   32|     ap_none|                                    sum_2_5|        scalar|
+-----------------+-----+-----+------------+-------------------------------------------+--------------+

