<profile>

<section name = "Vivado HLS Report for 'sobel_filter'" level="0">
<item name = "Date">Wed Mar 28 13:02:24 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">SobelLab4</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">6.51</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2073603, 2073603, 2073604, 2073604, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- IMG">2073601, 2073601, 3, 1, 1, 2073600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 68, 43</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 48</column>
<column name="Register">-, -, 49, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_81_p2">+, 0, 68, 26, 21, 1</column>
<column name="exitcond1_fu_75_p2">icmp, 0, 0, 13, 21, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_reg_64">9, 2, 21, 42</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="exitcond1_reg_105">1, 0, 1, 0</column>
<column name="i_cast_reg_114">21, 0, 32, 11</column>
<column name="i_reg_64">21, 0, 21, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sobel_filter, return value</column>
<column name="inter_pix_address0">out, 21, ap_memory, inter_pix, array</column>
<column name="inter_pix_ce0">out, 1, ap_memory, inter_pix, array</column>
<column name="inter_pix_q0">in, 8, ap_memory, inter_pix, array</column>
<column name="out_pix_address0">out, 21, ap_memory, out_pix, array</column>
<column name="out_pix_ce0">out, 1, ap_memory, out_pix, array</column>
<column name="out_pix_we0">out, 1, ap_memory, out_pix, array</column>
<column name="out_pix_d0">out, 32, ap_memory, out_pix, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'val', SobelLab4/Sobel.cpp:47">load, 3.25, 3.25, -, -, -, -, -, -, &apos;inter_pix&apos;, -, -, -, -</column>
<column name="'fourWide', SobelLab4/Sobel.cpp:50">bitconcatenate, 0.00, 3.25, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="SobelLab4/Sobel.cpp:51">store, 3.25, 6.51, &apos;fourWide&apos;, SobelLab4/Sobel.cpp:50, -, -, -, -, -, &apos;out_pix&apos;, -, -, -, -</column>
</table>
</item>
</section>
</profile>
