INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:27:51 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 buffer11/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        8.500ns  (logic 1.587ns (18.671%)  route 6.913ns (81.329%))
  Logic Levels:           15  (CARRY4=2 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3008, unset)         0.508     0.508    buffer11/clk
    SLICE_X12Y66         FDRE                                         r  buffer11/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer11/outs_reg[0]/Q
                         net (fo=8, routed)           0.528     1.268    buffer12/control/Q[0]
    SLICE_X12Y66         LUT3 (Prop_lut3_I2_O)        0.124     1.392 r  buffer12/control/dataReg[0]_i_1__23/O
                         net (fo=5, routed)           0.437     1.829    buffer12/control/dataReg_reg[0]
    SLICE_X12Y67         LUT5 (Prop_lut5_I2_O)        0.132     1.961 r  buffer12/control/outputValid_i_2__8/O
                         net (fo=38, routed)          0.541     2.502    buffer25/control/outs_reg[0]_0
    SLICE_X18Y74         LUT6 (Prop_lut6_I1_O)        0.043     2.545 r  buffer25/control/fullReg_i_7__8/O
                         net (fo=3, routed)           0.499     3.044    control_merge5/tehb/control/fullReg_reg_12
    SLICE_X26Y76         LUT6 (Prop_lut6_I3_O)        0.043     3.087 r  control_merge5/tehb/control/fullReg_i_4__17/O
                         net (fo=8, routed)           0.314     3.401    control_merge5/tehb/control/fullReg_reg_5
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.043     3.444 r  control_merge5/tehb/control/transmitValue_i_2__61/O
                         net (fo=13, routed)          0.349     3.793    control_merge6/tehb/control/transmitValue_reg_29
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.043     3.836 r  control_merge6/tehb/control/fullReg_i_4__12/O
                         net (fo=17, routed)          0.489     4.324    control_merge6/tehb/control/control_merge6_index
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.043     4.367 f  control_merge6/tehb/control/C_loadEn_INST_0_i_6/O
                         net (fo=15, routed)          0.183     4.550    control_merge7/tehb/control/transmitValue_reg_41
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.043     4.593 f  control_merge7/tehb/control/C_loadEn_INST_0_i_2/O
                         net (fo=15, routed)          0.550     5.143    control_merge7/tehb/control/transmitValue_reg_10
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.050     5.193 f  control_merge7/tehb/control/dataReg[6]_i_3__3/O
                         net (fo=4, routed)           0.435     5.628    control_merge7/tehb/control/transmitValue_reg
    SLICE_X48Y83         LUT3 (Prop_lut3_I0_O)        0.126     5.754 r  control_merge7/tehb/control/fullReg_i_2__5/O
                         net (fo=33, routed)          1.114     6.868    lsq2/handshake_lsq_lsq2_core/load6_addrOut_valid
    SLICE_X36Y101        LUT4 (Prop_lut4_I3_O)        0.053     6.921 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_5_q[6]_i_3/O
                         net (fo=3, routed)           0.284     7.205    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_5_1
    SLICE_X37Y99         LUT4 (Prop_lut4_I0_O)        0.131     7.336 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_13__0/O
                         net (fo=1, routed)           0.000     7.336    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_13__0_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     7.593 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.594    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_3_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.698 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[6]_i_6/O[0]
                         net (fo=2, routed)           0.537     8.235    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_110_out[8]
    SLICE_X38Y97         LUT6 (Prop_lut6_I3_O)        0.120     8.355 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[6]_i_1/O
                         net (fo=7, routed)           0.652     9.008    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_0
    SLICE_X48Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=3008, unset)         0.483    12.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X48Y104        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[1]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X48Y104        FDRE (Setup_fdre_C_CE)      -0.194    12.453    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  3.446    




