#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ae4d7a6a490 .scope module, "lab01_tb" "lab01_tb" 2 18;
 .timescale -9 -12;
v0x5ae4d7adbf40_0 .var "clk", 0 0;
v0x5ae4d7adbfe0_0 .var/i "count", 31 0;
v0x5ae4d7adc0c0_0 .var/i "failedTests", 31 0;
v0x5ae4d7adc180_0 .var/i "high_count", 31 0;
v0x5ae4d7adc260_0 .var "last_tick", 0 0;
v0x5ae4d7adc370_0 .var "reset", 0 0;
v0x5ae4d7adc430_0 .net "tick_100_2", 0 0, L_0x5ae4d7adc7a0;  1 drivers
v0x5ae4d7adc4d0_0 .net "tick_100_5", 0 0, L_0x5ae4d7adc870;  1 drivers
v0x5ae4d7adc570_0 .net "tick_100_50", 0 0, L_0x5ae4d7adc990;  1 drivers
v0x5ae4d7adc640_0 .var/i "totalTests", 31 0;
v0x5ae4d7adc6e0_0 .var/i "transition_count", 31 0;
E_0x5ae4d7ab4220 .event negedge, v0x5ae4d7adc370_0;
S_0x5ae4d7a6a620 .scope module, "uut_100_2" "gen_tick" 2 43, 3 16 0, S_0x5ae4d7a6a490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src_clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5ae4d7a98440 .param/l "SRC_FREQ" 0 3 16, +C4<00000000000000000000000001100100>;
P_0x5ae4d7a98480 .param/l "TICK_FREQ" 0 3 16, +C4<00000000000000000000000000000010>;
v0x5ae4d7a9bfb0_0 .var/i "MAX_COUNT", 31 0;
v0x5ae4d7a9cb10_0 .var/i "count", 31 0;
L_0x73e375b63018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ae4d7aa0030_0 .net "enable", 0 0, L_0x73e375b63018;  1 drivers
v0x5ae4d7ab8ba0_0 .net "src_clk", 0 0, v0x5ae4d7adbf40_0;  1 drivers
v0x5ae4d7a99b60_0 .net "tick", 0 0, L_0x5ae4d7adc7a0;  alias, 1 drivers
v0x5ae4d7a97720_0 .var/i "tick_cnt", 31 0;
E_0x5ae4d7ab3f90 .event posedge, v0x5ae4d7ab8ba0_0;
L_0x5ae4d7adc7a0 .part v0x5ae4d7a97720_0, 0, 1;
S_0x5ae4d7adac90 .scope module, "uut_100_5" "gen_tick" 2 52, 3 16 0, S_0x5ae4d7a6a490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src_clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5ae4d7a6a800 .param/l "SRC_FREQ" 0 3 16, +C4<00000000000000000000000001100100>;
P_0x5ae4d7a6a840 .param/l "TICK_FREQ" 0 3 16, +C4<00000000000000000000000000000101>;
v0x5ae4d7adaff0_0 .var/i "MAX_COUNT", 31 0;
v0x5ae4d7adb0f0_0 .var/i "count", 31 0;
L_0x73e375b63060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ae4d7adb1d0_0 .net "enable", 0 0, L_0x73e375b63060;  1 drivers
v0x5ae4d7adb270_0 .net "src_clk", 0 0, v0x5ae4d7adbf40_0;  alias, 1 drivers
v0x5ae4d7adb340_0 .net "tick", 0 0, L_0x5ae4d7adc870;  alias, 1 drivers
v0x5ae4d7adb430_0 .var/i "tick_cnt", 31 0;
L_0x5ae4d7adc870 .part v0x5ae4d7adb430_0, 0, 1;
S_0x5ae4d7adb590 .scope module, "uut_100_50" "gen_tick" 2 58, 3 16 0, S_0x5ae4d7a6a490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src_clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tick";
P_0x5ae4d7adaec0 .param/l "SRC_FREQ" 0 3 16, +C4<00000000000000000000000001100100>;
P_0x5ae4d7adaf00 .param/l "TICK_FREQ" 0 3 16, +C4<00000000000000000000000000110010>;
v0x5ae4d7adb950_0 .var/i "MAX_COUNT", 31 0;
v0x5ae4d7adba30_0 .var/i "count", 31 0;
L_0x73e375b630a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5ae4d7adbb10_0 .net "enable", 0 0, L_0x73e375b630a8;  1 drivers
v0x5ae4d7adbbe0_0 .net "src_clk", 0 0, v0x5ae4d7adbf40_0;  alias, 1 drivers
v0x5ae4d7adbcd0_0 .net "tick", 0 0, L_0x5ae4d7adc990;  alias, 1 drivers
v0x5ae4d7adbde0_0 .var/i "tick_cnt", 31 0;
L_0x5ae4d7adc990 .part v0x5ae4d7adbde0_0, 0, 1;
    .scope S_0x5ae4d7a6a620;
T_0 ;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v0x5ae4d7a9bfb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7a9cb10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7a97720_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5ae4d7a6a620;
T_1 ;
    %wait E_0x5ae4d7ab3f90;
    %load/vec4 v0x5ae4d7aa0030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5ae4d7a9cb10_0;
    %load/vec4 v0x5ae4d7a9bfb0_0;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0x5ae4d7a97720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7a9cb10_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5ae4d7a97720_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5ae4d7a9cb10_0;
    %load/vec4 v0x5ae4d7a9bfb0_0;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.7, 4;
    %load/vec4 v0x5ae4d7a97720_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7a9cb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7a97720_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x5ae4d7a9cb10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7a9cb10_0, 0;
T_1.6 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7a9cb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7a97720_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ae4d7adac90;
T_2 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x5ae4d7adaff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adb0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adb430_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x5ae4d7adac90;
T_3 ;
    %wait E_0x5ae4d7ab3f90;
    %load/vec4 v0x5ae4d7adb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5ae4d7adb0f0_0;
    %load/vec4 v0x5ae4d7adaff0_0;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v0x5ae4d7adb430_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adb0f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5ae4d7adb430_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5ae4d7adb0f0_0;
    %load/vec4 v0x5ae4d7adaff0_0;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.7, 4;
    %load/vec4 v0x5ae4d7adb430_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adb0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adb430_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x5ae4d7adb0f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adb0f0_0, 0;
T_3.6 ;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adb0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adb430_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ae4d7adb590;
T_4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5ae4d7adb950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adba30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adbde0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5ae4d7adb590;
T_5 ;
    %wait E_0x5ae4d7ab3f90;
    %load/vec4 v0x5ae4d7adbb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5ae4d7adba30_0;
    %load/vec4 v0x5ae4d7adb950_0;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.4, 4;
    %load/vec4 v0x5ae4d7adbde0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adba30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5ae4d7adbde0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x5ae4d7adba30_0;
    %load/vec4 v0x5ae4d7adb950_0;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v0x5ae4d7adbde0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adba30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adbde0_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x5ae4d7adba30_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adba30_0, 0;
T_5.6 ;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adba30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ae4d7adbde0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ae4d7a6a490;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adbfe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc180_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adc260_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc6e0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x5ae4d7a6a490;
T_7 ;
    %vpi_call 2 31 "$dumpfile", "lab01.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5ae4d7a6a490;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adbf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae4d7adc370_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae4d7adbf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae4d7adc370_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adbf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adc370_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ae4d7adbf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adc370_0, 0, 1;
    %delay 50000, 0;
T_8.0 ;
    %load/vec4 v0x5ae4d7adbf40_0;
    %inv;
    %store/vec4 v0x5ae4d7adbf40_0, 0, 1;
    %delay 50000, 0;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x5ae4d7a6a490;
T_9 ;
    %wait E_0x5ae4d7ab4220;
    %wait E_0x5ae4d7ab3f90;
    %delay 10000, 0;
    %vpi_call 2 94 "$write", "Test Source clock 100Hz, Tick 2Hz ... " {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc640_0, 0;
T_9.0 ;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_9.1, 5;
    %wait E_0x5ae4d7ab3f90;
    %load/vec4 v0x5ae4d7adc260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ae4d7adc430_0;
    %load/vec4 v0x5ae4d7adc260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5ae4d7adc6e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc6e0_0, 0;
T_9.2 ;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae4d7adbfe0_0, 0, 32;
    %load/vec4 v0x5ae4d7adc430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x5ae4d7adc180_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc180_0, 0;
T_9.4 ;
    %load/vec4 v0x5ae4d7adc430_0;
    %assign/vec4 v0x5ae4d7adc260_0, 0;
    %jmp T_9.0;
T_9.1 ;
    %load/vec4 v0x5ae4d7adc180_0;
    %pushi/vec4 500, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ae4d7adc6e0_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %vpi_call 2 109 "$display", "PASSED" {0 0 0};
    %jmp T_9.7;
T_9.6 ;
    %vpi_call 2 111 "$display", "FAILED" {0 0 0};
    %load/vec4 v0x5ae4d7adc0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae4d7adc0c0_0, 0, 32;
T_9.7 ;
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v0x5ae4d7adc180_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 114 "$display", "Load (%d/%d): %0.2f", v0x5ae4d7adc180_0, v0x5ae4d7adbfe0_0, W<0,r> {0 1 0};
    %vpi_call 2 115 "$display", "Transition count: %d", v0x5ae4d7adc6e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adc260_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adbfe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc180_0, 0, 32;
    %vpi_call 2 132 "$write", "Test Source clock 100Hz, Tick 5Hz ... " {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc640_0, 0;
T_9.8 ;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz T_9.9, 5;
    %wait E_0x5ae4d7ab3f90;
    %load/vec4 v0x5ae4d7adc260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ae4d7adc4d0_0;
    %load/vec4 v0x5ae4d7adc260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x5ae4d7adc6e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc6e0_0, 0;
T_9.10 ;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae4d7adbfe0_0, 0, 32;
    %load/vec4 v0x5ae4d7adc4d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x5ae4d7adc180_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc180_0, 0;
T_9.12 ;
    %load/vec4 v0x5ae4d7adc4d0_0;
    %assign/vec4 v0x5ae4d7adc260_0, 0;
    %jmp T_9.8;
T_9.9 ;
    %load/vec4 v0x5ae4d7adc180_0;
    %pushi/vec4 500, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ae4d7adc6e0_0;
    %pushi/vec4 50, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %vpi_call 2 147 "$display", "PASSED" {0 0 0};
    %jmp T_9.15;
T_9.14 ;
    %vpi_call 2 149 "$display", "FAILED" {0 0 0};
    %load/vec4 v0x5ae4d7adc0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae4d7adc0c0_0, 0, 32;
T_9.15 ;
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v0x5ae4d7adc180_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 152 "$display", "Load (%d/%d): %0.2f", v0x5ae4d7adc180_0, v0x5ae4d7adbfe0_0, W<0,r> {0 1 0};
    %vpi_call 2 153 "$display", "Transition count: %d", v0x5ae4d7adc6e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adc260_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adbfe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc180_0, 0, 32;
    %vpi_call 2 163 "$write", "Test Source clock 100Hz, Tick 50Hz ... " {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc640_0, 0;
T_9.16 ;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %cmpi/s 1001, 0, 32;
    %jmp/0xz T_9.17, 5;
    %wait E_0x5ae4d7ab3f90;
    %load/vec4 v0x5ae4d7adc260_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ae4d7adc570_0;
    %load/vec4 v0x5ae4d7adc260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x5ae4d7adc6e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc6e0_0, 0;
T_9.18 ;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae4d7adbfe0_0, 0, 32;
    %load/vec4 v0x5ae4d7adc430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.20, 4;
    %load/vec4 v0x5ae4d7adc180_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ae4d7adc180_0, 0;
T_9.20 ;
    %load/vec4 v0x5ae4d7adc570_0;
    %assign/vec4 v0x5ae4d7adc260_0, 0;
    %jmp T_9.16;
T_9.17 ;
    %load/vec4 v0x5ae4d7adc180_0;
    %pushi/vec4 500, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ae4d7adc6e0_0;
    %pushi/vec4 500, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %vpi_call 2 178 "$display", "PASSED" {0 0 0};
    %jmp T_9.23;
T_9.22 ;
    %vpi_call 2 180 "$display", "FAILED" {0 0 0};
    %load/vec4 v0x5ae4d7adc0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ae4d7adc0c0_0, 0, 32;
T_9.23 ;
    %pushi/real 1073741824, 4066; load=1.00000
    %load/vec4 v0x5ae4d7adc180_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x5ae4d7adbfe0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 183 "$display", "Load (%d/%d): %0.2f", v0x5ae4d7adc180_0, v0x5ae4d7adbfe0_0, W<0,r> {0 1 0};
    %vpi_call 2 184 "$display", "Transition count: %d", v0x5ae4d7adc6e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ae4d7adc260_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adbfe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ae4d7adc180_0, 0, 32;
    %vpi_call 2 191 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab01_tb.v";
    "gen_tick.v";
