// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/27/2018 11:33:59"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Principal (
	clk,
	nclk,
	switches0,
	switches1,
	switches2,
	SS0,
	SS1,
	SS2,
	SS3,
	EnterButton,
	ledsR,
	ledsV,
	printIns,
	printIO,
	printEntradaMem,
	ResetButton);
input 	clk;
output 	nclk;
input 	[3:0] switches0;
input 	[3:0] switches1;
input 	[1:0] switches2;
output 	[6:0] SS0;
output 	[6:0] SS1;
output 	[6:0] SS2;
output 	[6:0] SS3;
input 	EnterButton;
output 	[9:0] ledsR;
output 	[7:0] ledsV;
output 	[25:0] printIns;
output 	[1:0] printIO;
output 	[13:0] printEntradaMem;
input 	ResetButton;

// Design Ports Information
// nclk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SS3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ledsV[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[0]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[2]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[3]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[4]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[7]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[8]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[9]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[10]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[11]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[12]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[14]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[15]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[16]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[17]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[18]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[19]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[20]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[21]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[22]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[23]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[24]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIns[25]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIO[0]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printIO[1]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[0]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[1]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[2]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[3]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[4]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[5]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[6]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[7]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[8]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[9]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[10]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[12]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// printEntradaMem[13]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResetButton	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches0[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches0[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches0[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches0[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches1[1]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches1[2]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches1[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches1[0]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches2[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// switches2[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EnterButton	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~0_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~4_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~8_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~12_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~14_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~18_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~20_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~22_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~24_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~26_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~28_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~30_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~32_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~34_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~36_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~6_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~8_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~18_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~22_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~24_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~26_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~28_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~30_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~32_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~34_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~36_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~4_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~6_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~12_combout ;
wire \PC|PCact[1]~10_combout ;
wire \PC|PCact[5]~18_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7_combout ;
wire \ranSeg|Mux0~0_combout ;
wire \ranSeg|Mux6~0_combout ;
wire \ranSeg|ganador[0]~13_combout ;
wire \ranSeg|ganador[0]~16_combout ;
wire \ranSeg|ganador[0]~17_combout ;
wire \ranSeg|ganador[0]~18_combout ;
wire \ranSeg|ganador[0]~20_combout ;
wire \ranSeg|ganador[0]~21_combout ;
wire \ranSeg|ganador[0]~22_combout ;
wire \ranSeg|ganador[0]~23_combout ;
wire \ranSeg|ganador[0]~27_combout ;
wire \ranSeg|Mux4~14_combout ;
wire \ranSeg|Mux4~15_combout ;
wire \ranSeg|Mux5~4_combout ;
wire \ranSeg|Mux5~5_combout ;
wire \ranSeg|ganador[0]~31_combout ;
wire \ranSeg|Mux4~16_combout ;
wire \ranSeg|Mux4~17_combout ;
wire \memoriaIns|reg_address[1]~feeder_combout ;
wire \ranSeg|count[0]~3_combout ;
wire \ranSeg|count[1]~2_combout ;
wire \ranSeg|count_i1[2]~feeder_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~1 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~2_combout ;
wire \ranSeg|count[2]~1_combout ;
wire \ranSeg|count[3]~0_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~3 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~5 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~7 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~9 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~11 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~13 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~15 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~17 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~19 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~21 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~23 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~25 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~27 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~29 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~31 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~33 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~35 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~37 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~1_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~3 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~16_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~10_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_9~6_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~5 ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~7_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~9_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~11_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~13_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~15_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~17_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~19_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~21_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~23_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~25_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~27_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~29_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~31_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~33_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~35_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~37_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~39_cout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ;
wire \EnterButton~combout ;
wire \PC|PCact[0]~9 ;
wire \PC|PCact[1]~11 ;
wire \PC|PCact[2]~12_combout ;
wire \UnidadControl|Selector4~0_combout ;
wire \UnidadControl|est_actual.WM~regout ;
wire \UnidadControl|est_actual.Decode~regout ;
wire \UnidadControl|Selector1~0_combout ;
wire \UnidadControl|est_actual.Fetch~regout ;
wire \PC|PCact[2]~13 ;
wire \PC|PCact[3]~14_combout ;
wire \memoriaIns|reg_address[3]~feeder_combout ;
wire \PC|PCact[0]~8_combout ;
wire \memoriaIns|reg_address[0]~feeder_combout ;
wire \memoriaIns|my_rom~0_combout ;
wire \PC|PCact[3]~15 ;
wire \PC|PCact[4]~16_combout ;
wire \PC|PCact[4]~17 ;
wire \PC|PCact[5]~19 ;
wire \PC|PCact[6]~20_combout ;
wire \PC|PCact[6]~21 ;
wire \PC|PCact[7]~22_combout ;
wire \memoriaIns|reg_address[7]~feeder_combout ;
wire \memoriaIns|reg_address[4]~feeder_combout ;
wire \memoriaIns|my_rom~1_combout ;
wire \irP|opcode[0]~0_combout ;
wire \UnidadControl|Selector0~0_combout ;
wire \UnidadControl|est_actual.EstadoRand~regout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ;
wire \MuxSevenSeg|S0[0]~0_combout ;
wire \MuxSevenSeg|S0[3]~1_combout ;
wire \MuxSevenSeg|S0[6]~2_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~1 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~3 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~5 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~7 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~9 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~11 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~13 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~15 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~17 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~19 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~21 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~23 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~25 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~27 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~29 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~31 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~33 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~35 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~37 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~20_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~16_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~14_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~12_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~10_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~4_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~1_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~3 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~5 ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~7_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~9_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~11_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~13_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~15_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~17_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~19_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~21_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~23_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~25_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~27_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~29_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~31_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~33_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~35_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~37_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~39_cout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ;
wire \ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12_combout ;
wire \MuxSevenSeg|S1[0]~0_combout ;
wire \MuxSevenSeg|S1[3]~1_combout ;
wire \MuxSevenSeg|S1[6]~2_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~1 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~3 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~5 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~7 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~9 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~11 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~13 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~15 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~17 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~19 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~21 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~23 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~25 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~27 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~29 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~31 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~33 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~35 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~36_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~34_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~32_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~30_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~28_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~26_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~24_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~22_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~20_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~18_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~16_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~37 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~14_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~10_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~8_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~2_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~1_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~3 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~5 ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~7_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~9_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~11_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~13_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~15_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~17_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~19_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~21_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~23_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~25_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~27_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~29_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~31_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~33_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~35_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~37_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~39_cout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|op_9~0_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ;
wire \ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ;
wire \MuxSevenSeg|S2[0]~0_combout ;
wire \MuxSevenSeg|S2[3]~1_combout ;
wire \MuxSevenSeg|S2[6]~2_combout ;
wire \ranSeg|ganador[0]~14_combout ;
wire \ranSeg|ganador[0]~15_combout ;
wire \ranSeg|Mux6~1_combout ;
wire \ranSeg|Mux6~2_combout ;
wire \ranSeg|Mux0~1_combout ;
wire \ranSeg|Mux0~2_combout ;
wire \ranSeg|ganador[0]~19_combout ;
wire \ranSeg|ganador[0]~12_combout ;
wire \ranSeg|ganador[0]~35_combout ;
wire \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ;
wire \ranSeg|ganador[0]~24_combout ;
wire \ranSeg|ganador[0]~25_combout ;
wire \ranSeg|ganador[0]~26_combout ;
wire \ranSeg|ganador[0]~28_combout ;
wire \ranSeg|ganador[0]~29_combout ;
wire \ranSeg|ganador[0]~30_combout ;
wire \ranSeg|ganador[0]~34_combout ;
wire \ranSeg|ganador[0]~32_combout ;
wire \ranSeg|ganador[0]~33_combout ;
wire \MuxSevenSeg|ledR[0]~0_combout ;
wire \MuxSevenSeg|ledV[0]~0_combout ;
wire \memoriaIns|my_rom~2_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \~GND~combout ;
wire \MuxB|Output[0]~0_combout ;
wire \MuxB|Output[1]~1_combout ;
wire \MuxB|Output[2]~2_combout ;
wire \MuxB|Output[3]~3_combout ;
wire \MuxB|Output[4]~4_combout ;
wire \MuxB|Output[5]~5_combout ;
wire \MuxB|Output[6]~6_combout ;
wire \MuxB|Output[7]~7_combout ;
wire \MuxB|Output[8]~8_combout ;
wire \MuxB|Output[9]~9_combout ;
wire \MuxB|Output[10]~10_combout ;
wire \MuxB|Output[11]~11_combout ;
wire \MuxB|Output[12]~12_combout ;
wire \MuxB|Output[13]~13_combout ;
wire [7:0] \memoriaIns|reg_address ;
wire [3:0] \irP|opcode ;
wire [3:0] \ranSeg|count ;
wire [19:0] \ranSeg|count_i1 ;
wire [13:0] \RegistroA|Output ;
wire [7:0] \PC|PCact ;

wire [13:0] \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \RegistroA|Output [0] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \RegistroA|Output [1] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \RegistroA|Output [2] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \RegistroA|Output [3] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \RegistroA|Output [4] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \RegistroA|Output [5] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \RegistroA|Output [6] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \RegistroA|Output [7] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \RegistroA|Output [8] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \RegistroA|Output [9] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \RegistroA|Output [10] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \RegistroA|Output [11] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \RegistroA|Output [12] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \RegistroA|Output [13] = \RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];

// Location: LCCOMB_X47_Y11_N12
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~0_combout  = \ranSeg|count_i1 [1] $ (VCC)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~1  = CARRY(\ranSeg|count_i1 [1])

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~0_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~1 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~0 .lut_mask = 16'h33CC;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N16
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~4 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~4_combout  = (\ranSeg|count_i1 [3] & ((GND) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~3 ))) # (!\ranSeg|count_i1 [3] & (\ranSeg|Mod0|auto_generated|divider|divider|op_9~3  $ (GND)))
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~5  = CARRY((\ranSeg|count_i1 [3]) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~3 ))

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~3 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~4_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~5 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~4 .lut_mask = 16'h3CCF;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N20
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~8 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~8_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~7  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~9  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~7 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~8_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~9 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~8 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N24
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~12 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~12_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~11  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~13  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~11 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~12_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~13 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~12 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N26
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~14_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~13 
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~15  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~13 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~14_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~15 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~14 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N30
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~18_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~17 
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~19  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~17 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~18_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~19 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~18 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N0
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~20 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~20_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~19  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~21  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~19 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~20_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~21 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~20 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N2
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~22_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~21 
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~23  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~21 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~22_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~23 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~22 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N4
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~24 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~24_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~23  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~25  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~23 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~24_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~25 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~24 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N6
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~26_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~25 
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~27  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~25 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~25 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~26_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~27 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~26 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N8
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~28 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~28_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~27  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~29  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~27 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~28_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~29 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~28 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N10
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~30_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~29 
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~31  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~29 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~29 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~30_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~31 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~30 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N12
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~32 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~32_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~31  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~33  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~31 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~32_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~33 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~32 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N14
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~34_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~33 
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~35  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~33 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~33 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~34_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~35 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~34 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N16
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~36 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~36_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~35  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~37  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~35 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~35 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~36_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~37 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~36 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N18
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~6_combout  = (\ranSeg|count_i1 [4] & (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~5 )) # (!\ranSeg|count_i1 [4] & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~5 ) # (GND)))
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~7  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|op_9~5 ) # (!\ranSeg|count_i1 [4]))

	.dataa(\ranSeg|count_i1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~5 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~6_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~7 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h5A5F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N20
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~8 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~8_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~7  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~9  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~7 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~8_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~9 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~8 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N30
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~18_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~17 
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~19  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~17 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~18_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~19 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~18 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N2
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~22_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~21 
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~23  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~21 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~22_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~23 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N4
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~24 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~24_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~23  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~25  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~23 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~24_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~25 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~24 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N6
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~26_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~25 
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~27  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~25 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~25 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~26_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~27 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~26 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N8
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~28 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~28_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~27  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~29  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~27 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~28_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~29 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~28 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N10
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~30_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~29 
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~31  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~29 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~29 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~30_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~31 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~30 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N12
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~32 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~32_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~31  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~33  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~31 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~32_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~33 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~32 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N14
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~34_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~33 
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~35  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~33 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~33 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~34_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~35 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~34 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N16
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~36 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~36_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~35  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~37  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~35 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~35 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~36_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~37 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~36 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N16
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_10~3  & ((((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout ) # 
// (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ))))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~3  & ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout ) # 
// ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ) # (GND))))
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~5  = CARRY((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout ) # ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~3 )))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~3 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~5 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~4 .lut_mask = 16'h1EEF;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N16
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~4 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~4_combout  = (\ranSeg|count_i1 [3] & ((GND) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~3 ))) # (!\ranSeg|count_i1 [3] & (\ranSeg|Mod2|auto_generated|divider|divider|op_9~3  $ (GND)))
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~5  = CARRY((\ranSeg|count_i1 [3]) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~3 ))

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~3 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~4_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~5 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~4 .lut_mask = 16'h3CCF;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N18
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~6_combout  = (\ranSeg|count_i1 [4] & (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~5 )) # (!\ranSeg|count_i1 [4] & ((\ranSeg|Mod2|auto_generated|divider|divider|op_9~5 ) # (GND)))
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~7  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|op_9~5 ) # (!\ranSeg|count_i1 [4]))

	.dataa(\ranSeg|count_i1 [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~5 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~6_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~7 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h5A5F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N24
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~12 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~12_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~11  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~13  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~11 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~12_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~13 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~12 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y12_N13
cycloneii_lcell_ff \PC|PCact[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[1]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [1]));

// Location: LCFF_X48_Y12_N21
cycloneii_lcell_ff \PC|PCact[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[5]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [5]));

// Location: LCCOMB_X48_Y12_N12
cycloneii_lcell_comb \PC|PCact[1]~10 (
// Equation(s):
// \PC|PCact[1]~10_combout  = (\PC|PCact [1] & (!\PC|PCact[0]~9 )) # (!\PC|PCact [1] & ((\PC|PCact[0]~9 ) # (GND)))
// \PC|PCact[1]~11  = CARRY((!\PC|PCact[0]~9 ) # (!\PC|PCact [1]))

	.dataa(\PC|PCact [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|PCact[0]~9 ),
	.combout(\PC|PCact[1]~10_combout ),
	.cout(\PC|PCact[1]~11 ));
// synopsys translate_off
defparam \PC|PCact[1]~10 .lut_mask = 16'h5A5F;
defparam \PC|PCact[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N20
cycloneii_lcell_comb \PC|PCact[5]~18 (
// Equation(s):
// \PC|PCact[5]~18_combout  = (\PC|PCact [5] & (!\PC|PCact[4]~17 )) # (!\PC|PCact [5] & ((\PC|PCact[4]~17 ) # (GND)))
// \PC|PCact[5]~19  = CARRY((!\PC|PCact[4]~17 ) # (!\PC|PCact [5]))

	.dataa(\PC|PCact [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|PCact[4]~17 ),
	.combout(\PC|PCact[5]~18_combout ),
	.cout(\PC|PCact[5]~19 ));
// synopsys translate_off
defparam \PC|PCact[5]~18 .lut_mask = 16'h5A5F;
defparam \PC|PCact[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N8
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod0|auto_generated|divider|divider|op_9~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_9~14_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N10
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod0|auto_generated|divider|divider|op_9~12_combout )

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1 .lut_mask = 16'h5050;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N2
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod0|auto_generated|divider|divider|op_9~8_combout )

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3 .lut_mask = 16'h5050;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N2
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [4])

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [4]),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4 .lut_mask = 16'hAA00;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N0
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod0|auto_generated|divider|divider|op_9~4_combout )

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7 .lut_mask = 16'h5050;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N26
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod0|auto_generated|divider|divider|op_9~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_9~0_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N2
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod1|auto_generated|divider|divider|op_9~8_combout )

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3 .lut_mask = 16'h3030;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N18
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod1|auto_generated|divider|divider|op_9~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N4
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6_combout  = (\ranSeg|count_i1 [3] & \ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [3]),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6 .lut_mask = 16'hC0C0;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N24
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [1])

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [1]),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10 .lut_mask = 16'hCC00;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N2
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~12_combout )

	.dataa(vcc),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_9~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1 .lut_mask = 16'h3030;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N10
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~6_combout )

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5 .lut_mask = 16'h5500;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N4
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~4_combout )

	.dataa(vcc),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_9~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7 .lut_mask = 16'h3030;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N10
cycloneii_lcell_comb \ranSeg|Mux0~0 (
// Equation(s):
// \ranSeg|Mux0~0_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ) # (\ranSeg|count_i1 [1] $ (((!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout  & 
// !\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ))))

	.dataa(\ranSeg|count_i1 [1]),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux0~0 .lut_mask = 16'hEEED;
defparam \ranSeg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N20
cycloneii_lcell_comb \ranSeg|Mux6~0 (
// Equation(s):
// \ranSeg|Mux6~0_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ) # (\ranSeg|count_i1 [3] $ (((!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout  & 
// !\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datab(\ranSeg|count_i1 [3]),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux6~0 .lut_mask = 16'hEEEB;
defparam \ranSeg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N2
cycloneii_lcell_comb \ranSeg|ganador[0]~13 (
// Equation(s):
// \ranSeg|ganador[0]~13_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ) # ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout )))) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~13 .lut_mask = 16'hEEF0;
defparam \ranSeg|ganador[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N26
cycloneii_lcell_comb \ranSeg|ganador[0]~16 (
// Equation(s):
// \ranSeg|ganador[0]~16_combout  = (\ranSeg|count_i1 [3] & (((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout )))) # (!\ranSeg|count_i1 [3] & (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout  & 
// ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ) # (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datab(\ranSeg|count_i1 [3]),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~16 .lut_mask = 16'hC3C2;
defparam \ranSeg|ganador[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N28
cycloneii_lcell_comb \ranSeg|ganador[0]~17 (
// Equation(s):
// \ranSeg|ganador[0]~17_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout  & (((\ranSeg|count_i1 [3])))) # (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout  & 
// ((\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|ganador[0]~16_combout )) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|count_i1 [3])))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|ganador[0]~16_combout ),
	.datad(\ranSeg|count_i1 [3]),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~17 .lut_mask = 16'hFB40;
defparam \ranSeg|ganador[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N14
cycloneii_lcell_comb \ranSeg|ganador[0]~18 (
// Equation(s):
// \ranSeg|ganador[0]~18_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|ganador[0]~17_combout )))) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & 
// ((\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout  & ((!\ranSeg|ganador[0]~17_combout ))) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout  & (\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout  & 
// \ranSeg|ganador[0]~17_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|ganador[0]~17_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~18 .lut_mask = 16'hCE30;
defparam \ranSeg|ganador[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N8
cycloneii_lcell_comb \ranSeg|ganador[0]~20 (
// Equation(s):
// \ranSeg|ganador[0]~20_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout  & (\ranSeg|count_i1 [3] $ (((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ) # 
// (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout )))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datab(\ranSeg|count_i1 [3]),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~20 .lut_mask = 16'h1114;
defparam \ranSeg|ganador[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N6
cycloneii_lcell_comb \ranSeg|ganador[0]~21 (
// Equation(s):
// \ranSeg|ganador[0]~21_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout  & (\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout  $ (!\ranSeg|count_i1 [3])))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|count_i1 [3]),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~21 .lut_mask = 16'h5005;
defparam \ranSeg|ganador[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N16
cycloneii_lcell_comb \ranSeg|ganador[0]~22 (
// Equation(s):
// \ranSeg|ganador[0]~22_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|ganador[0]~20_combout  & !\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout )))) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|ganador[0]~21_combout ))

	.dataa(\ranSeg|ganador[0]~21_combout ),
	.datab(\ranSeg|ganador[0]~20_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~22 .lut_mask = 16'h0ACA;
defparam \ranSeg|ganador[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N14
cycloneii_lcell_comb \ranSeg|ganador[0]~23 (
// Equation(s):
// \ranSeg|ganador[0]~23_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout  & (\ranSeg|ganador[0]~22_combout  & (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout  $ 
// (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.datac(\ranSeg|ganador[0]~22_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~23 .lut_mask = 16'h2010;
defparam \ranSeg|ganador[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N12
cycloneii_lcell_comb \ranSeg|ganador[0]~27 (
// Equation(s):
// \ranSeg|ganador[0]~27_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ) # (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout )))) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~27 .lut_mask = 16'hEEE2;
defparam \ranSeg|ganador[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N22
cycloneii_lcell_comb \ranSeg|Mux4~14 (
// Equation(s):
// \ranSeg|Mux4~14_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout  & ((\ranSeg|Mux4~16_combout ))) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout  & (\ranSeg|Mux4~17_combout )))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mux4~16_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datab(\ranSeg|Mux4~17_combout ),
	.datac(\ranSeg|Mux4~16_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux4~14 .lut_mask = 16'hF0D8;
defparam \ranSeg|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N6
cycloneii_lcell_comb \ranSeg|Mux4~15 (
// Equation(s):
// \ranSeg|Mux4~15_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mux4~14_combout )))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout  
// & (\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout )) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout  & ((!\ranSeg|Mux4~14_combout ) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout )))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\ranSeg|Mux4~14_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux4~15 .lut_mask = 16'hF90D;
defparam \ranSeg|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N0
cycloneii_lcell_comb \ranSeg|Mux5~4 (
// Equation(s):
// \ranSeg|Mux5~4_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mux4~16_combout )))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout  & 
// ((\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout ) # (!\ranSeg|Mux4~16_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\ranSeg|Mux4~16_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux5~4 .lut_mask = 16'hF80C;
defparam \ranSeg|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N10
cycloneii_lcell_comb \ranSeg|Mux5~5 (
// Equation(s):
// \ranSeg|Mux5~5_combout  = ((\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout ))) # 
// (!\ranSeg|Mux5~4_combout )

	.dataa(\ranSeg|Mux5~4_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux5~5 .lut_mask = 16'h555D;
defparam \ranSeg|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N6
cycloneii_lcell_comb \ranSeg|ganador[0]~31 (
// Equation(s):
// \ranSeg|ganador[0]~31_combout  = (!\ranSeg|Mux5~5_combout  & (\ranSeg|ganador[0]~25_combout  & (\ranSeg|Mux4~15_combout  & \ranSeg|ganador[0]~18_combout )))

	.dataa(\ranSeg|Mux5~5_combout ),
	.datab(\ranSeg|ganador[0]~25_combout ),
	.datac(\ranSeg|Mux4~15_combout ),
	.datad(\ranSeg|ganador[0]~18_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~31 .lut_mask = 16'h4000;
defparam \ranSeg|ganador[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N21
cycloneii_lcell_ff \memoriaIns|reg_address[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\memoriaIns|reg_address[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [1]));

// Location: LCFF_X49_Y12_N13
cycloneii_lcell_ff \memoriaIns|reg_address[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC|PCact [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [5]));

// Location: LCCOMB_X45_Y11_N24
cycloneii_lcell_comb \ranSeg|Mux4~16 (
// Equation(s):
// \ranSeg|Mux4~16_combout  = (\ranSeg|count_i1 [2]) # ((\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout ),
	.datac(\ranSeg|count_i1 [2]),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux4~16 .lut_mask = 16'hF0F8;
defparam \ranSeg|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N26
cycloneii_lcell_comb \ranSeg|Mux4~17 (
// Equation(s):
// \ranSeg|Mux4~17_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & (((!\ranSeg|count_i1 [2])))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout  & 
// ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout ))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout  & ((\ranSeg|count_i1 [2]) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout )))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout ),
	.datac(\ranSeg|count_i1 [2]),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux4~17 .lut_mask = 16'h5E1B;
defparam \ranSeg|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N20
cycloneii_lcell_comb \memoriaIns|reg_address[1]~feeder (
// Equation(s):
// \memoriaIns|reg_address[1]~feeder_combout  = \PC|PCact [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|PCact [1]),
	.cin(gnd),
	.combout(\memoriaIns|reg_address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|reg_address[1]~feeder .lut_mask = 16'hFF00;
defparam \memoriaIns|reg_address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N14
cycloneii_lcell_comb \ranSeg|count[0]~3 (
// Equation(s):
// \ranSeg|count[0]~3_combout  = !\ranSeg|count [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|count [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|count[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|count[0]~3 .lut_mask = 16'h0F0F;
defparam \ranSeg|count[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N15
cycloneii_lcell_ff \ranSeg|count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ranSeg|count[0]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count [0]));

// Location: LCCOMB_X49_Y11_N18
cycloneii_lcell_comb \ranSeg|count[1]~2 (
// Equation(s):
// \ranSeg|count[1]~2_combout  = \ranSeg|count [1] $ (\ranSeg|count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|count [1]),
	.datad(\ranSeg|count [0]),
	.cin(gnd),
	.combout(\ranSeg|count[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|count[1]~2 .lut_mask = 16'h0FF0;
defparam \ranSeg|count[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N19
cycloneii_lcell_ff \ranSeg|count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ranSeg|count[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count [1]));

// Location: LCCOMB_X49_Y11_N12
cycloneii_lcell_comb \ranSeg|count_i1[2]~feeder (
// Equation(s):
// \ranSeg|count_i1[2]~feeder_combout  = \ranSeg|count [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|count [1]),
	.cin(gnd),
	.combout(\ranSeg|count_i1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|count_i1[2]~feeder .lut_mask = 16'hFF00;
defparam \ranSeg|count_i1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N13
cycloneii_lcell_ff \ranSeg|count_i1[2] (
	.clk(\EnterButton~combout ),
	.datain(\ranSeg|count_i1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count_i1 [2]));

// Location: LCFF_X49_Y11_N3
cycloneii_lcell_ff \ranSeg|count_i1[1] (
	.clk(\EnterButton~combout ),
	.datain(gnd),
	.sdata(\ranSeg|count [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count_i1 [1]));

// Location: LCCOMB_X47_Y11_N14
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~2_combout  = (\ranSeg|count_i1 [2] & (\ranSeg|Mod0|auto_generated|divider|divider|op_9~1  & VCC)) # (!\ranSeg|count_i1 [2] & (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~1 ))
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~3  = CARRY((!\ranSeg|count_i1 [2] & !\ranSeg|Mod0|auto_generated|divider|divider|op_9~1 ))

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~1 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~2 .lut_mask = 16'hC303;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N4
cycloneii_lcell_comb \ranSeg|count[2]~1 (
// Equation(s):
// \ranSeg|count[2]~1_combout  = \ranSeg|count [2] $ (((\ranSeg|count [0] & \ranSeg|count [1])))

	.dataa(vcc),
	.datab(\ranSeg|count [0]),
	.datac(\ranSeg|count [2]),
	.datad(\ranSeg|count [1]),
	.cin(gnd),
	.combout(\ranSeg|count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|count[2]~1 .lut_mask = 16'h3CF0;
defparam \ranSeg|count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N5
cycloneii_lcell_ff \ranSeg|count[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ranSeg|count[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count [2]));

// Location: LCCOMB_X49_Y11_N20
cycloneii_lcell_comb \ranSeg|count[3]~0 (
// Equation(s):
// \ranSeg|count[3]~0_combout  = \ranSeg|count [3] $ (((\ranSeg|count [1] & (\ranSeg|count [0] & \ranSeg|count [2]))))

	.dataa(\ranSeg|count [1]),
	.datab(\ranSeg|count [0]),
	.datac(\ranSeg|count [3]),
	.datad(\ranSeg|count [2]),
	.cin(gnd),
	.combout(\ranSeg|count[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|count[3]~0 .lut_mask = 16'h78F0;
defparam \ranSeg|count[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y11_N21
cycloneii_lcell_ff \ranSeg|count[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ranSeg|count[3]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count [3]));

// Location: LCFF_X49_Y11_N23
cycloneii_lcell_ff \ranSeg|count_i1[4] (
	.clk(\EnterButton~combout ),
	.datain(gnd),
	.sdata(\ranSeg|count [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count_i1 [4]));

// Location: LCFF_X49_Y11_N17
cycloneii_lcell_ff \ranSeg|count_i1[3] (
	.clk(\EnterButton~combout ),
	.datain(gnd),
	.sdata(\ranSeg|count [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ranSeg|count_i1 [3]));

// Location: LCCOMB_X47_Y11_N18
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~6_combout  = (\ranSeg|count_i1 [4] & (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~5 )) # (!\ranSeg|count_i1 [4] & ((\ranSeg|Mod0|auto_generated|divider|divider|op_9~5 ) # (GND)))
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~7  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|op_9~5 ) # (!\ranSeg|count_i1 [4]))

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~5 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~6_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~7 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~6 .lut_mask = 16'h3C3F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N22
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~10_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~9 
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~11  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~9 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~10_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~11 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~10 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N28
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~16 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~16_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_9~15  $ (GND)
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~17  = CARRY(!\ranSeg|Mod0|auto_generated|divider|divider|op_9~15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~15 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~16_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~17 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~16 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N18
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  = !\ranSeg|Mod0|auto_generated|divider|divider|op_9~37 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_9~37 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~38 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N30
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_9~2_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~2_combout ),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9 .lut_mask = 16'h0C0C;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N22
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [1])

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [1]),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10 .lut_mask = 16'hAA00;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N12
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~1_cout  = CARRY(!\ranSeg|count_i1 [1])

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~1_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~1 .lut_mask = 16'h0033;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N14
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~1_cout  & (((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ) # 
// (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout )))) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~1_cout  & (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout  & 
// (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout )))
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~3  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout  & (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout  & 
// !\ranSeg|Mod0|auto_generated|divider|divider|op_10~1_cout )))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~1_cout ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~2 .lut_mask = 16'hE101;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N16
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~3  & ((((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ) # 
// (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ))))) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~3  & ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ) # 
// ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ) # (GND))))
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~5  = CARRY((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ) # ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~3 )))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~3 ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~5 ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~4 .lut_mask = 16'h1EEF;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N4
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod0|auto_generated|divider|divider|op_9~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_9~10_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N8
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5_combout  = (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod0|auto_generated|divider|divider|op_9~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_9~6_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N8
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6_combout  = (\ranSeg|count_i1 [3] & \ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout )

	.dataa(\ranSeg|count_i1 [3]),
	.datab(vcc),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6 .lut_mask = 16'hA0A0;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N18
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~7 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~7_cout  = CARRY(((!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6_combout )) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~5 ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~7_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[362]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~5 ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~7_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~7 .lut_mask = 16'h001F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N20
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~9_cout  = CARRY((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4_combout ) # ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~7_cout )))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~4_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[363]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~7_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~9_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~9 .lut_mask = 16'h00EF;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N22
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~11 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~11_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_10~9_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[364]~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~9_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~11_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~11 .lut_mask = 16'h0005;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N24
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~13_cout  = CARRY((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2_combout ) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~11_cout ))

	.dataa(vcc),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[365]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~11_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~13_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~13 .lut_mask = 16'h00CF;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N26
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~15 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~15_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_10~13_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[366]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~13_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~15_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~15 .lut_mask = 16'h0005;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N28
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~17_cout  = CARRY((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0_combout ) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~15_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[367]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~15_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~17_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~17 .lut_mask = 16'h00AF;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N30
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~19 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~19_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|op_10~17_cout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~16_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~17_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~19_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~19 .lut_mask = 16'h000B;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N0
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~21_cout  = CARRY(((\ranSeg|Mod0|auto_generated|divider|divider|op_9~18_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~19_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~18_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~19_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~21_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~21 .lut_mask = 16'h002F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N2
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~23 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~23_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|op_10~21_cout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~20_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~20_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~21_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~23_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~23 .lut_mask = 16'h000D;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N4
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~25_cout  = CARRY(((\ranSeg|Mod0|auto_generated|divider|divider|op_9~22_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~23_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~22_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~23_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~25_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~25 .lut_mask = 16'h002F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N6
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~27 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~27_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|op_10~25_cout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~24_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~24_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~25_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~27_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~27 .lut_mask = 16'h000D;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N8
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~29_cout  = CARRY(((\ranSeg|Mod0|auto_generated|divider|divider|op_9~26_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~27_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~26_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~27_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~29_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~29 .lut_mask = 16'h002F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N10
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~31 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~31_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|op_10~29_cout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~28_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~28_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~29_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~31_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~31 .lut_mask = 16'h000D;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N12
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~33_cout  = CARRY(((\ranSeg|Mod0|auto_generated|divider|divider|op_9~30_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~31_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~30_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~31_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~33_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~33 .lut_mask = 16'h002F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N14
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~35 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~35_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|op_10~33_cout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~32_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~32_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~33_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~35_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~35 .lut_mask = 16'h000D;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N16
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~37_cout  = CARRY(((\ranSeg|Mod0|auto_generated|divider|divider|op_9~34_combout  & !\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~35_cout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~34_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~35_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~37_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~37 .lut_mask = 16'h002F;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N18
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~39 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~39_cout  = CARRY((!\ranSeg|Mod0|auto_generated|divider|divider|op_10~37_cout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~36_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~36_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~37_cout ),
	.combout(),
	.cout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~39_cout ));
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~39 .lut_mask = 16'h000D;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N20
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|op_10~40 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_10~39_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod0|auto_generated|divider|divider|op_10~39_cout ),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~40 .lut_mask = 16'hF0F0;
defparam \ranSeg|Mod0|auto_generated|divider|divider|op_10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N10
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ) # 
// ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout )))) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13 .lut_mask = 16'hEEF0;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N28
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout  = \ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  $ (\ranSeg|count_i1 [1])

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [1]),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12 .lut_mask = 16'h55AA;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \EnterButton~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\EnterButton~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EnterButton));
// synopsys translate_off
defparam \EnterButton~I .input_async_reset = "none";
defparam \EnterButton~I .input_power_up = "low";
defparam \EnterButton~I .input_register_mode = "none";
defparam \EnterButton~I .input_sync_reset = "none";
defparam \EnterButton~I .oe_async_reset = "none";
defparam \EnterButton~I .oe_power_up = "low";
defparam \EnterButton~I .oe_register_mode = "none";
defparam \EnterButton~I .oe_sync_reset = "none";
defparam \EnterButton~I .operation_mode = "input";
defparam \EnterButton~I .output_async_reset = "none";
defparam \EnterButton~I .output_power_up = "low";
defparam \EnterButton~I .output_register_mode = "none";
defparam \EnterButton~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N10
cycloneii_lcell_comb \PC|PCact[0]~8 (
// Equation(s):
// \PC|PCact[0]~8_combout  = \PC|PCact [0] $ (VCC)
// \PC|PCact[0]~9  = CARRY(\PC|PCact [0])

	.dataa(\PC|PCact [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|PCact[0]~8_combout ),
	.cout(\PC|PCact[0]~9 ));
// synopsys translate_off
defparam \PC|PCact[0]~8 .lut_mask = 16'h55AA;
defparam \PC|PCact[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N14
cycloneii_lcell_comb \PC|PCact[2]~12 (
// Equation(s):
// \PC|PCact[2]~12_combout  = (\PC|PCact [2] & (\PC|PCact[1]~11  $ (GND))) # (!\PC|PCact [2] & (!\PC|PCact[1]~11  & VCC))
// \PC|PCact[2]~13  = CARRY((\PC|PCact [2] & !\PC|PCact[1]~11 ))

	.dataa(vcc),
	.datab(\PC|PCact [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|PCact[1]~11 ),
	.combout(\PC|PCact[2]~12_combout ),
	.cout(\PC|PCact[2]~13 ));
// synopsys translate_off
defparam \PC|PCact[2]~12 .lut_mask = 16'hC30C;
defparam \PC|PCact[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N18
cycloneii_lcell_comb \UnidadControl|Selector4~0 (
// Equation(s):
// \UnidadControl|Selector4~0_combout  = (!\EnterButton~combout  & !\UnidadControl|est_actual.EstadoRand~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EnterButton~combout ),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\UnidadControl|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadControl|Selector4~0 .lut_mask = 16'h000F;
defparam \UnidadControl|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N19
cycloneii_lcell_ff \UnidadControl|est_actual.WM (
	.clk(\clk~clkctrl_outclk ),
	.datain(\UnidadControl|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UnidadControl|est_actual.WM~regout ));

// Location: LCFF_X49_Y12_N25
cycloneii_lcell_ff \UnidadControl|est_actual.Decode (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UnidadControl|est_actual.Fetch~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UnidadControl|est_actual.Decode~regout ));

// Location: LCCOMB_X49_Y12_N8
cycloneii_lcell_comb \UnidadControl|Selector1~0 (
// Equation(s):
// \UnidadControl|Selector1~0_combout  = (\UnidadControl|est_actual.WM~regout ) # ((\UnidadControl|est_actual.Decode~regout  & \irP|opcode [0]))

	.dataa(vcc),
	.datab(\UnidadControl|est_actual.WM~regout ),
	.datac(\UnidadControl|est_actual.Decode~regout ),
	.datad(\irP|opcode [0]),
	.cin(gnd),
	.combout(\UnidadControl|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadControl|Selector1~0 .lut_mask = 16'hFCCC;
defparam \UnidadControl|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N9
cycloneii_lcell_ff \UnidadControl|est_actual.Fetch (
	.clk(\clk~clkctrl_outclk ),
	.datain(\UnidadControl|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UnidadControl|est_actual.Fetch~regout ));

// Location: LCFF_X48_Y12_N15
cycloneii_lcell_ff \PC|PCact[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[2]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [2]));

// Location: LCCOMB_X48_Y12_N16
cycloneii_lcell_comb \PC|PCact[3]~14 (
// Equation(s):
// \PC|PCact[3]~14_combout  = (\PC|PCact [3] & (!\PC|PCact[2]~13 )) # (!\PC|PCact [3] & ((\PC|PCact[2]~13 ) # (GND)))
// \PC|PCact[3]~15  = CARRY((!\PC|PCact[2]~13 ) # (!\PC|PCact [3]))

	.dataa(\PC|PCact [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|PCact[2]~13 ),
	.combout(\PC|PCact[3]~14_combout ),
	.cout(\PC|PCact[3]~15 ));
// synopsys translate_off
defparam \PC|PCact[3]~14 .lut_mask = 16'h5A5F;
defparam \PC|PCact[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y12_N17
cycloneii_lcell_ff \PC|PCact[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[3]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [3]));

// Location: LCCOMB_X49_Y12_N4
cycloneii_lcell_comb \memoriaIns|reg_address[3]~feeder (
// Equation(s):
// \memoriaIns|reg_address[3]~feeder_combout  = \PC|PCact [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|PCact [3]),
	.cin(gnd),
	.combout(\memoriaIns|reg_address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|reg_address[3]~feeder .lut_mask = 16'hFF00;
defparam \memoriaIns|reg_address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N5
cycloneii_lcell_ff \memoriaIns|reg_address[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\memoriaIns|reg_address[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [3]));

// Location: LCFF_X49_Y12_N31
cycloneii_lcell_ff \memoriaIns|reg_address[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC|PCact [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [2]));

// Location: LCFF_X48_Y12_N11
cycloneii_lcell_ff \PC|PCact[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[0]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [0]));

// Location: LCCOMB_X49_Y12_N22
cycloneii_lcell_comb \memoriaIns|reg_address[0]~feeder (
// Equation(s):
// \memoriaIns|reg_address[0]~feeder_combout  = \PC|PCact [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|PCact [0]),
	.cin(gnd),
	.combout(\memoriaIns|reg_address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|reg_address[0]~feeder .lut_mask = 16'hFF00;
defparam \memoriaIns|reg_address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N23
cycloneii_lcell_ff \memoriaIns|reg_address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\memoriaIns|reg_address[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [0]));

// Location: LCCOMB_X49_Y12_N30
cycloneii_lcell_comb \memoriaIns|my_rom~0 (
// Equation(s):
// \memoriaIns|my_rom~0_combout  = (!\memoriaIns|reg_address [1] & (!\memoriaIns|reg_address [3] & (!\memoriaIns|reg_address [2] & !\memoriaIns|reg_address [0])))

	.dataa(\memoriaIns|reg_address [1]),
	.datab(\memoriaIns|reg_address [3]),
	.datac(\memoriaIns|reg_address [2]),
	.datad(\memoriaIns|reg_address [0]),
	.cin(gnd),
	.combout(\memoriaIns|my_rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|my_rom~0 .lut_mask = 16'h0001;
defparam \memoriaIns|my_rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y12_N18
cycloneii_lcell_comb \PC|PCact[4]~16 (
// Equation(s):
// \PC|PCact[4]~16_combout  = (\PC|PCact [4] & (\PC|PCact[3]~15  $ (GND))) # (!\PC|PCact [4] & (!\PC|PCact[3]~15  & VCC))
// \PC|PCact[4]~17  = CARRY((\PC|PCact [4] & !\PC|PCact[3]~15 ))

	.dataa(vcc),
	.datab(\PC|PCact [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|PCact[3]~15 ),
	.combout(\PC|PCact[4]~16_combout ),
	.cout(\PC|PCact[4]~17 ));
// synopsys translate_off
defparam \PC|PCact[4]~16 .lut_mask = 16'hC30C;
defparam \PC|PCact[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y12_N19
cycloneii_lcell_ff \PC|PCact[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[4]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [4]));

// Location: LCCOMB_X48_Y12_N22
cycloneii_lcell_comb \PC|PCact[6]~20 (
// Equation(s):
// \PC|PCact[6]~20_combout  = (\PC|PCact [6] & (\PC|PCact[5]~19  $ (GND))) # (!\PC|PCact [6] & (!\PC|PCact[5]~19  & VCC))
// \PC|PCact[6]~21  = CARRY((\PC|PCact [6] & !\PC|PCact[5]~19 ))

	.dataa(vcc),
	.datab(\PC|PCact [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|PCact[5]~19 ),
	.combout(\PC|PCact[6]~20_combout ),
	.cout(\PC|PCact[6]~21 ));
// synopsys translate_off
defparam \PC|PCact[6]~20 .lut_mask = 16'hC30C;
defparam \PC|PCact[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y12_N23
cycloneii_lcell_ff \PC|PCact[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[6]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [6]));

// Location: LCCOMB_X48_Y12_N24
cycloneii_lcell_comb \PC|PCact[7]~22 (
// Equation(s):
// \PC|PCact[7]~22_combout  = \PC|PCact [7] $ (\PC|PCact[6]~21 )

	.dataa(\PC|PCact [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\PC|PCact[6]~21 ),
	.combout(\PC|PCact[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PCact[7]~22 .lut_mask = 16'h5A5A;
defparam \PC|PCact[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y12_N25
cycloneii_lcell_ff \PC|PCact[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\PC|PCact[7]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UnidadControl|est_actual.Fetch~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC|PCact [7]));

// Location: LCCOMB_X49_Y12_N0
cycloneii_lcell_comb \memoriaIns|reg_address[7]~feeder (
// Equation(s):
// \memoriaIns|reg_address[7]~feeder_combout  = \PC|PCact [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|PCact [7]),
	.cin(gnd),
	.combout(\memoriaIns|reg_address[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|reg_address[7]~feeder .lut_mask = 16'hFF00;
defparam \memoriaIns|reg_address[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N1
cycloneii_lcell_ff \memoriaIns|reg_address[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\memoriaIns|reg_address[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [7]));

// Location: LCFF_X49_Y12_N11
cycloneii_lcell_ff \memoriaIns|reg_address[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\PC|PCact [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [6]));

// Location: LCCOMB_X49_Y12_N26
cycloneii_lcell_comb \memoriaIns|reg_address[4]~feeder (
// Equation(s):
// \memoriaIns|reg_address[4]~feeder_combout  = \PC|PCact [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PC|PCact [4]),
	.cin(gnd),
	.combout(\memoriaIns|reg_address[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|reg_address[4]~feeder .lut_mask = 16'hFF00;
defparam \memoriaIns|reg_address[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N27
cycloneii_lcell_ff \memoriaIns|reg_address[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\memoriaIns|reg_address[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\memoriaIns|reg_address [4]));

// Location: LCCOMB_X49_Y12_N10
cycloneii_lcell_comb \memoriaIns|my_rom~1 (
// Equation(s):
// \memoriaIns|my_rom~1_combout  = (!\memoriaIns|reg_address [5] & (!\memoriaIns|reg_address [7] & (!\memoriaIns|reg_address [6] & !\memoriaIns|reg_address [4])))

	.dataa(\memoriaIns|reg_address [5]),
	.datab(\memoriaIns|reg_address [7]),
	.datac(\memoriaIns|reg_address [6]),
	.datad(\memoriaIns|reg_address [4]),
	.cin(gnd),
	.combout(\memoriaIns|my_rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|my_rom~1 .lut_mask = 16'h0001;
defparam \memoriaIns|my_rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N2
cycloneii_lcell_comb \irP|opcode[0]~0 (
// Equation(s):
// \irP|opcode[0]~0_combout  = (\UnidadControl|est_actual.Fetch~regout  & (((!\memoriaIns|my_rom~1_combout )) # (!\memoriaIns|my_rom~0_combout ))) # (!\UnidadControl|est_actual.Fetch~regout  & (((\irP|opcode [0]))))

	.dataa(\UnidadControl|est_actual.Fetch~regout ),
	.datab(\memoriaIns|my_rom~0_combout ),
	.datac(\irP|opcode [0]),
	.datad(\memoriaIns|my_rom~1_combout ),
	.cin(gnd),
	.combout(\irP|opcode[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \irP|opcode[0]~0 .lut_mask = 16'h72FA;
defparam \irP|opcode[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N3
cycloneii_lcell_ff \irP|opcode[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\irP|opcode[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\irP|opcode [0]));

// Location: LCCOMB_X49_Y12_N28
cycloneii_lcell_comb \UnidadControl|Selector0~0 (
// Equation(s):
// \UnidadControl|Selector0~0_combout  = (\UnidadControl|est_actual.Decode~regout  & (\irP|opcode [0] & ((\UnidadControl|est_actual.EstadoRand~regout ) # (!\EnterButton~combout )))) # (!\UnidadControl|est_actual.Decode~regout  & 
// (((\UnidadControl|est_actual.EstadoRand~regout )) # (!\EnterButton~combout )))

	.dataa(\UnidadControl|est_actual.Decode~regout ),
	.datab(\EnterButton~combout ),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\irP|opcode [0]),
	.cin(gnd),
	.combout(\UnidadControl|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UnidadControl|Selector0~0 .lut_mask = 16'hF351;
defparam \UnidadControl|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y12_N29
cycloneii_lcell_ff \UnidadControl|est_actual.EstadoRand (
	.clk(\clk~clkctrl_outclk ),
	.datain(\UnidadControl|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UnidadControl|est_actual.EstadoRand~regout ));

// Location: LCCOMB_X48_Y11_N0
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ) # 
// ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout )))) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14 .lut_mask = 16'hFCB8;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N8
cycloneii_lcell_comb \MuxSevenSeg|S0[0]~0 (
// Equation(s):
// \MuxSevenSeg|S0[0]~0_combout  = (\UnidadControl|est_actual.EstadoRand~regout ) # (((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout  & \ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout )) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S0[0]~0 .lut_mask = 16'hF8FF;
defparam \MuxSevenSeg|S0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N26
cycloneii_lcell_comb \MuxSevenSeg|S0[3]~1 (
// Equation(s):
// \MuxSevenSeg|S0[3]~1_combout  = (\UnidadControl|est_actual.EstadoRand~regout ) # ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout  & (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout  $ 
// (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ))) # (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout  & ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S0[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S0[3]~1 .lut_mask = 16'hF7F9;
defparam \MuxSevenSeg|S0[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N20
cycloneii_lcell_comb \MuxSevenSeg|S0[6]~2 (
// Equation(s):
// \MuxSevenSeg|S0[6]~2_combout  = (\UnidadControl|est_actual.EstadoRand~regout ) # ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ) # (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout  $ 
// (\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout )))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S0[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S0[6]~2 .lut_mask = 16'hFFF6;
defparam \MuxSevenSeg|S0[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N12
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout  = \ranSeg|count_i1 [1] $ (VCC)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~1  = CARRY(\ranSeg|count_i1 [1])

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~1 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~0 .lut_mask = 16'h33CC;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N14
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout  = (\ranSeg|count_i1 [2] & (\ranSeg|Mod1|auto_generated|divider|divider|op_9~1  & VCC)) # (!\ranSeg|count_i1 [2] & (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~1 ))
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~3  = CARRY((!\ranSeg|count_i1 [2] & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~1 ))

	.dataa(\ranSeg|count_i1 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~1 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~2 .lut_mask = 16'hA505;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N16
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~4 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~4_combout  = (\ranSeg|count_i1 [3] & ((GND) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~3 ))) # (!\ranSeg|count_i1 [3] & (\ranSeg|Mod1|auto_generated|divider|divider|op_9~3  $ (GND)))
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~5  = CARRY((\ranSeg|count_i1 [3]) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~3 ))

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~3 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~4_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~5 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~4 .lut_mask = 16'h3CCF;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N22
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~10_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~9 
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~11  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~9 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~10_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~11 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~10 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N24
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~12 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~12_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~11  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~13  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~11 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~11 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~12_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~13 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~12 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N26
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~14_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~13 
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~15  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~13 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~14_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~15 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~14 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N28
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~16 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~16_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~15  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~17  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~15 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~16_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~17 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~16 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N0
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~20 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~20_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_9~19  $ (GND)
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~21  = CARRY(!\ranSeg|Mod1|auto_generated|divider|divider|op_9~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~19 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~20_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~21 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~20 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y11_N18
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  = !\ranSeg|Mod1|auto_generated|divider|divider|op_9~37 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_9~37 ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~38 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N8
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod1|auto_generated|divider|divider|op_9~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_9~14_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N6
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod1|auto_generated|divider|divider|op_9~12_combout )

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1 .lut_mask = 16'h3030;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N0
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod1|auto_generated|divider|divider|op_9~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_9~10_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y12_N8
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|count_i1 [4]),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4 .lut_mask = 16'hF000;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y12_N10
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod1|auto_generated|divider|divider|op_9~4_combout )

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7 .lut_mask = 16'h3030;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N8
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [2])

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [2]),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8 .lut_mask = 16'hAA00;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N28
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout )

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_9~0_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11 .lut_mask = 16'h3300;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N12
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~1_cout  = CARRY(!\ranSeg|count_i1 [2])

	.dataa(\ranSeg|count_i1 [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~1_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~1 .lut_mask = 16'h0055;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N14
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_10~1_cout  & (((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ) # 
// (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout )))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~1_cout  & (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout  & 
// (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout )))
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~3  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout  & (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout  & 
// !\ranSeg|Mod1|auto_generated|divider|divider|op_10~1_cout )))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~1_cout ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~2 .lut_mask = 16'hE101;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N18
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~7 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~7_cout  = CARRY(((!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7_combout )) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~5 ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~6_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[362]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~5 ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~7_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~7 .lut_mask = 16'h001F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N20
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~9_cout  = CARRY((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5_combout ) # ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~7_cout )))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~5_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[363]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~7_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~9_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~9 .lut_mask = 16'h00EF;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N22
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~11 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~11_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_10~9_cout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[364]~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~9_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~11_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~11 .lut_mask = 16'h0005;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N24
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~13_cout  = CARRY((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2_combout ) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~11_cout ))

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[365]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~11_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~13_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~13 .lut_mask = 16'h00CF;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N26
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~15 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~15_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_10~13_cout ))

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[366]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~13_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~15_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~15 .lut_mask = 16'h0003;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N28
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~17_cout  = CARRY((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0_combout ) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~15_cout ))

	.dataa(vcc),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[367]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~15_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~17_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~17 .lut_mask = 16'h00CF;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N30
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~19 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~19_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|op_10~17_cout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~16_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~17_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~19_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~19 .lut_mask = 16'h000B;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N0
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~21_cout  = CARRY(((\ranSeg|Mod1|auto_generated|divider|divider|op_9~18_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~19_cout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~18_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~19_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~21_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~21 .lut_mask = 16'h002F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N2
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~23 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~23_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|op_10~21_cout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~20_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~21_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~23_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~23 .lut_mask = 16'h000B;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N4
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~25_cout  = CARRY(((\ranSeg|Mod1|auto_generated|divider|divider|op_9~22_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~23_cout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~22_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~23_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~25_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~25 .lut_mask = 16'h002F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N6
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~27 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~27_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|op_10~25_cout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~24_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~24_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~25_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~27_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~27 .lut_mask = 16'h000D;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N8
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~29_cout  = CARRY(((\ranSeg|Mod1|auto_generated|divider|divider|op_9~26_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~27_cout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~26_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~27_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~29_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~29 .lut_mask = 16'h002F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N10
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~31 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~31_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|op_10~29_cout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~28_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~28_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~29_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~31_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~31 .lut_mask = 16'h000D;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N12
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~33_cout  = CARRY(((\ranSeg|Mod1|auto_generated|divider|divider|op_9~30_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~31_cout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~30_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~31_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~33_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~33 .lut_mask = 16'h002F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N14
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~35 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~35_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|op_10~33_cout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~32_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~32_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~33_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~35_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~35 .lut_mask = 16'h000D;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N16
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~37_cout  = CARRY(((\ranSeg|Mod1|auto_generated|divider|divider|op_9~34_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~35_cout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~34_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~35_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~37_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~37 .lut_mask = 16'h002F;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N18
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~39 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~39_cout  = CARRY((!\ranSeg|Mod1|auto_generated|divider|divider|op_10~37_cout  & ((\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|op_9~36_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_9~36_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~37_cout ),
	.combout(),
	.cout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~39_cout ));
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~39 .lut_mask = 16'h000D;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N20
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|op_10~40 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  = \ranSeg|Mod1|auto_generated|divider|divider|op_10~39_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod1|auto_generated|divider|divider|op_10~39_cout ),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~40 .lut_mask = 16'hF0F0;
defparam \ranSeg|Mod1|auto_generated|divider|divider|op_10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y11_N30
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_9~2_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9 .lut_mask = 16'h00F0;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N2
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ) # 
// (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout )))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13 .lut_mask = 16'hEEE2;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y12_N4
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ) # 
// ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout )))) # (!\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14 .lut_mask = 16'hFCB8;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N0
cycloneii_lcell_comb \ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12 (
// Equation(s):
// \ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12_combout  = \ranSeg|count_i1 [2] $ (\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|count_i1 [2]),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12 .lut_mask = 16'h0FF0;
defparam \ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N22
cycloneii_lcell_comb \MuxSevenSeg|S1[0]~0 (
// Equation(s):
// \MuxSevenSeg|S1[0]~0_combout  = ((\UnidadControl|est_actual.EstadoRand~regout ) # ((!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & \ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12_combout ))) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout )

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S1[0]~0 .lut_mask = 16'hFF73;
defparam \MuxSevenSeg|S1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N0
cycloneii_lcell_comb \MuxSevenSeg|S1[3]~1 (
// Equation(s):
// \MuxSevenSeg|S1[3]~1_combout  = (\UnidadControl|est_actual.EstadoRand~regout ) # ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout )) # 
// (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & ((!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12_combout ) # (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S1[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S1[3]~1 .lut_mask = 16'hFF9D;
defparam \MuxSevenSeg|S1[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N26
cycloneii_lcell_comb \MuxSevenSeg|S1[6]~2 (
// Equation(s):
// \MuxSevenSeg|S1[6]~2_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ) # ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ) # (\UnidadControl|est_actual.EstadoRand~regout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datab(vcc),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S1[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S1[6]~2 .lut_mask = 16'hFFFA;
defparam \MuxSevenSeg|S1[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N12
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~0_combout  = \ranSeg|count_i1 [1] $ (VCC)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~1  = CARRY(\ranSeg|count_i1 [1])

	.dataa(\ranSeg|count_i1 [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~0_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~1 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~0 .lut_mask = 16'h55AA;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N14
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~2 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~2_combout  = (\ranSeg|count_i1 [2] & (\ranSeg|Mod2|auto_generated|divider|divider|op_9~1  & VCC)) # (!\ranSeg|count_i1 [2] & (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~1 ))
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~3  = CARRY((!\ranSeg|count_i1 [2] & !\ranSeg|Mod2|auto_generated|divider|divider|op_9~1 ))

	.dataa(vcc),
	.datab(\ranSeg|count_i1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~1 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~2_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~3 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~2 .lut_mask = 16'hC303;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N20
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~8 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~8_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~7  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~9  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~7 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~8_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~9 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~8 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N22
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~10_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~9 
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~11  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~9 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~10_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~11 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~10 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N26
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~14_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~13 
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~15  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~13 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~13 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~14_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~15 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~14 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N28
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~16 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~16_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~15  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~17  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~15 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~15 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~16_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~17 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~16 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N30
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~18_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~17 
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~19  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~17 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~17 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~18_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~19 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~18 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N0
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~20 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~20_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~19  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~21  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~19 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~19 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~20_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~21 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~20 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N2
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~22_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~21 
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~23  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~21 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~21 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~22_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~23 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~22 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N4
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~24 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~24_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~23  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~25  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~23 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~23 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~24_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~25 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~24 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N6
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~26_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~25 
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~27  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~25 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~25 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~26_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~27 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~26 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N8
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~28 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~28_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~27  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~29  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~27 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~28_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~29 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~28 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N10
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~30_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~29 
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~31  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~29 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~29 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~30_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~31 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~30 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N12
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~32 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~32_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~31  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~33  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~31 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~31 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~32_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~33 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~32 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N14
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~34_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~33 
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~35  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~33 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~33 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~34_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~35 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~34 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N16
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~36 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~36_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_9~35  $ (GND)
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~37  = CARRY(!\ranSeg|Mod2|auto_generated|divider|divider|op_9~35 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~35 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~36_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~37 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~36 .lut_mask = 16'hF00F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N18
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  = !\ranSeg|Mod2|auto_generated|divider|divider|op_9~37 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_9~37 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~38 .lut_mask = 16'h0F0F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_9~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N8
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|op_9~14_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N0
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|op_9~10_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2 .lut_mask = 16'h0F00;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N8
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3_combout  = (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~8_combout )

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|op_9~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3 .lut_mask = 16'h5500;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N10
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [4])

	.dataa(vcc),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [4]),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4 .lut_mask = 16'hCC00;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N0
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [3])

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(\ranSeg|count_i1 [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6 .lut_mask = 16'hA0A0;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N4
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_9~2_combout  & !\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_9~2_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9 .lut_mask = 16'h00F0;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N4
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|count_i1 [1]),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10 .lut_mask = 16'hF000;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N12
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~1_cout  = CARRY(!\ranSeg|count_i1 [3])

	.dataa(\ranSeg|count_i1 [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~1_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~1 .lut_mask = 16'h0055;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N14
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~2 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~1_cout  & (((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ) # 
// (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout )))) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~1_cout  & (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout  & 
// (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout )))
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~3  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout  & (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout  & 
// !\ranSeg|Mod2|auto_generated|divider|divider|op_10~1_cout )))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~1_cout ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~3 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~2 .lut_mask = 16'hE101;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N16
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~4 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~3  & ((((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ) # 
// (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ))))) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~3  & ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ) # 
// ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ) # (GND))))
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~5  = CARRY((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ) # ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~3 )))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~3 ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~5 ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~4 .lut_mask = 16'h1EEF;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N18
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~7 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~7_cout  = CARRY(((!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7_combout  & !\ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6_combout )) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~5 ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~7_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[362]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~5 ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~7_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~7 .lut_mask = 16'h001F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N20
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~9_cout  = CARRY((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5_combout ) # ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~7_cout )))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~5_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[363]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~7_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~9_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~9 .lut_mask = 16'h00EF;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N22
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~11 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~11_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3_combout  & !\ranSeg|Mod2|auto_generated|divider|divider|op_10~9_cout ))

	.dataa(vcc),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[364]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~9_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~11_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~11 .lut_mask = 16'h0003;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N24
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~13_cout  = CARRY((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2_combout ) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~11_cout ))

	.dataa(vcc),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[365]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~11_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~13_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~13 .lut_mask = 16'h00CF;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N26
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~15 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~15_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1_combout  & !\ranSeg|Mod2|auto_generated|divider|divider|op_10~13_cout ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[366]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~13_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~15_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~15 .lut_mask = 16'h0005;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N28
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~17_cout  = CARRY((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0_combout ) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~15_cout ))

	.dataa(vcc),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[367]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~15_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~17_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~17 .lut_mask = 16'h00CF;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N30
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~19 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~19_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|op_10~17_cout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~16_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~17_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~19_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~19 .lut_mask = 16'h000B;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N0
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~21_cout  = CARRY(((!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~18_combout )) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~19_cout ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~19_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~21_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~21 .lut_mask = 16'h004F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N2
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~23 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~23_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|op_10~21_cout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~20_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~21_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~23_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~23 .lut_mask = 16'h000B;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N4
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~25_cout  = CARRY(((!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~22_combout )) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~23_cout ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~23_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~25_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~25 .lut_mask = 16'h004F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N6
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~27 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~27_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|op_10~25_cout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~24_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~25_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~27_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~27 .lut_mask = 16'h000B;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N8
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~29 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~29_cout  = CARRY(((!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~26_combout )) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~27_cout ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~27_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~29_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~29 .lut_mask = 16'h004F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N10
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~31 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~31_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|op_10~29_cout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~28_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~29_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~31_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~31 .lut_mask = 16'h000B;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N12
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~33 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~33_cout  = CARRY(((!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~30_combout )) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~31_cout ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~31_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~33_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~33 .lut_mask = 16'h004F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N14
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~35 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~35_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|op_10~33_cout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~32_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~33_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~35_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~35 .lut_mask = 16'h000B;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N16
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~37 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~37_cout  = CARRY(((!\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|Mod2|auto_generated|divider|divider|op_9~34_combout )) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~35_cout ))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~35_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~37_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~37 .lut_mask = 16'h004F;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N18
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~39 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~39_cout  = CARRY((!\ranSeg|Mod2|auto_generated|divider|divider|op_10~37_cout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_9~36_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_9~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~37_cout ),
	.combout(),
	.cout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~39_cout ));
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~39 .lut_mask = 16'h000B;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N20
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|op_10~40 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_10~39_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\ranSeg|Mod2|auto_generated|divider|divider|op_10~39_cout ),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~40 .lut_mask = 16'hF0F0;
defparam \ranSeg|Mod2|auto_generated|divider|divider|op_10~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N2
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [2])

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [2]),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8 .lut_mask = 16'hAA00;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N10
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ) # 
// ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout )))) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14 .lut_mask = 16'hFCB8;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N18
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout  = \ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  $ (\ranSeg|count_i1 [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\ranSeg|count_i1 [3]),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12 .lut_mask = 16'h0FF0;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N6
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_9~0_combout  & !\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_9~0_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|op_9~38_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11 .lut_mask = 16'h00F0;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N24
cycloneii_lcell_comb \ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13 (
// Equation(s):
// \ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ) # 
// ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout )))) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13 .lut_mask = 16'hFCB8;
defparam \ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N24
cycloneii_lcell_comb \MuxSevenSeg|S2[0]~0 (
// Equation(s):
// \MuxSevenSeg|S2[0]~0_combout  = (\UnidadControl|est_actual.EstadoRand~regout ) # ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout  & ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout ))) # (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout  & ((!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S2[0]~0 .lut_mask = 16'hFFC7;
defparam \MuxSevenSeg|S2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N10
cycloneii_lcell_comb \MuxSevenSeg|S2[3]~1 (
// Equation(s):
// \MuxSevenSeg|S2[3]~1_combout  = (\UnidadControl|est_actual.EstadoRand~regout ) # ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout  & (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout  $ 
// (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ))) # (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout  & ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S2[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S2[3]~1 .lut_mask = 16'hFF79;
defparam \MuxSevenSeg|S2[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N16
cycloneii_lcell_comb \MuxSevenSeg|S2[6]~2 (
// Equation(s):
// \MuxSevenSeg|S2[6]~2_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout ) # ((\UnidadControl|est_actual.EstadoRand~regout ) # (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout  $ 
// (\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout )))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[382]~14_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[380]~12_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[381]~13_combout ),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|S2[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|S2[6]~2 .lut_mask = 16'hFFBE;
defparam \MuxSevenSeg|S2[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N4
cycloneii_lcell_comb \ranSeg|ganador[0]~14 (
// Equation(s):
// \ranSeg|ganador[0]~14_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ) # ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout )))) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~11_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~14 .lut_mask = 16'hFCB8;
defparam \ranSeg|ganador[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y11_N6
cycloneii_lcell_comb \ranSeg|ganador[0]~15 (
// Equation(s):
// \ranSeg|ganador[0]~15_combout  = (\ranSeg|ganador[0]~13_combout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|count_i1 [1] $ (\ranSeg|ganador[0]~14_combout ))) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|count_i1 [1] & \ranSeg|ganador[0]~14_combout )))) # (!\ranSeg|ganador[0]~13_combout  & ((\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (!\ranSeg|count_i1 [1] & 
// !\ranSeg|ganador[0]~14_combout )) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|count_i1 [1] $ (\ranSeg|ganador[0]~14_combout )))))

	.dataa(\ranSeg|ganador[0]~13_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|count_i1 [1]),
	.datad(\ranSeg|ganador[0]~14_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~15 .lut_mask = 16'h2994;
defparam \ranSeg|ganador[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N2
cycloneii_lcell_comb \ranSeg|Mux6~1 (
// Equation(s):
// \ranSeg|Mux6~1_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ) # (\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout  $ (\ranSeg|count_i1 [3]))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|op_10~4_combout ),
	.datab(vcc),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|count_i1 [3]),
	.cin(gnd),
	.combout(\ranSeg|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux6~1 .lut_mask = 16'hAFFA;
defparam \ranSeg|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N0
cycloneii_lcell_comb \ranSeg|Mux6~2 (
// Equation(s):
// \ranSeg|Mux6~2_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mux6~0_combout ) # ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout )))) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mux6~1_combout ))))

	.dataa(\ranSeg|Mux6~0_combout ),
	.datab(\ranSeg|Mux6~1_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux6~2 .lut_mask = 16'hFCAC;
defparam \ranSeg|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N6
cycloneii_lcell_comb \ranSeg|Mux0~1 (
// Equation(s):
// \ranSeg|Mux0~1_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ) # (\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout  $ (\ranSeg|count_i1 [1]))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [1]),
	.cin(gnd),
	.combout(\ranSeg|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux0~1 .lut_mask = 16'hBBEE;
defparam \ranSeg|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N0
cycloneii_lcell_comb \ranSeg|Mux0~2 (
// Equation(s):
// \ranSeg|Mux0~2_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mux0~0_combout ) # ((\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout )))) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mux0~1_combout ))))

	.dataa(\ranSeg|Mux0~0_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[360]~10_combout ),
	.datac(\ranSeg|Mux0~1_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.cin(gnd),
	.combout(\ranSeg|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mux0~2 .lut_mask = 16'hEEF0;
defparam \ranSeg|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N30
cycloneii_lcell_comb \ranSeg|ganador[0]~19 (
// Equation(s):
// \ranSeg|ganador[0]~19_combout  = (\ranSeg|ganador[0]~18_combout  & (\ranSeg|ganador[0]~15_combout  & (\ranSeg|Mux6~2_combout  & \ranSeg|Mux0~2_combout )))

	.dataa(\ranSeg|ganador[0]~18_combout ),
	.datab(\ranSeg|ganador[0]~15_combout ),
	.datac(\ranSeg|Mux6~2_combout ),
	.datad(\ranSeg|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~19 .lut_mask = 16'h8000;
defparam \ranSeg|ganador[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N14
cycloneii_lcell_comb \ranSeg|ganador[0]~12 (
// Equation(s):
// \ranSeg|ganador[0]~12_combout  = (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout  & !\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~12 .lut_mask = 16'h000F;
defparam \ranSeg|ganador[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N24
cycloneii_lcell_comb \ranSeg|ganador[0]~35 (
// Equation(s):
// \ranSeg|ganador[0]~35_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & (((\ranSeg|count_i1 [1])))) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & (\ranSeg|Mod0|auto_generated|divider|divider|op_9~0_combout  & 
// ((\ranSeg|count_i1 [1]) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_9~2_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~0_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_9~2_combout ),
	.datac(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datad(\ranSeg|count_i1 [1]),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~35 .lut_mask = 16'hFA02;
defparam \ranSeg|ganador[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N16
cycloneii_lcell_comb \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8 (
// Equation(s):
// \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout  & \ranSeg|count_i1 [2])

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_9~38_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ranSeg|count_i1 [2]),
	.cin(gnd),
	.combout(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8 .lut_mask = 16'hAA00;
defparam \ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y11_N28
cycloneii_lcell_comb \ranSeg|ganador[0]~24 (
// Equation(s):
// \ranSeg|ganador[0]~24_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|ganador[0]~35_combout  & ((\ranSeg|count_i1 [1]) # (!\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout )))) # 
// (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|count_i1 [1]))

	.dataa(\ranSeg|count_i1 [1]),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|ganador[0]~35_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~24 .lut_mask = 16'hA2E2;
defparam \ranSeg|ganador[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y11_N6
cycloneii_lcell_comb \ranSeg|ganador[0]~25 (
// Equation(s):
// \ranSeg|ganador[0]~25_combout  = (\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|ganador[0]~24_combout )))) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout  & 
// (\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout  & ((!\ranSeg|ganador[0]~24_combout ) # (!\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ))))

	.dataa(\ranSeg|Mod0|auto_generated|divider|divider|op_10~4_combout ),
	.datab(\ranSeg|Mod0|auto_generated|divider|divider|op_10~2_combout ),
	.datac(\ranSeg|ganador[0]~24_combout ),
	.datad(\ranSeg|Mod0|auto_generated|divider|divider|op_10~40_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~25 .lut_mask = 16'hF04C;
defparam \ranSeg|ganador[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N30
cycloneii_lcell_comb \ranSeg|ganador[0]~26 (
// Equation(s):
// \ranSeg|ganador[0]~26_combout  = (\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ) # ((\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout )))) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (((\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ))))

	.dataa(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~9_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|Mod2|auto_generated|divider|divider|op_10~2_combout ),
	.datad(\ranSeg|Mod2|auto_generated|divider|divider|StageOut[361]~8_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~26 .lut_mask = 16'hFCB8;
defparam \ranSeg|ganador[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N22
cycloneii_lcell_comb \ranSeg|ganador[0]~28 (
// Equation(s):
// \ranSeg|ganador[0]~28_combout  = (\ranSeg|ganador[0]~27_combout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|ganador[0]~26_combout  & !\ranSeg|count_i1 [3])) # (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout 
//  & (\ranSeg|ganador[0]~26_combout  $ (!\ranSeg|count_i1 [3]))))) # (!\ranSeg|ganador[0]~27_combout  & ((\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (\ranSeg|ganador[0]~26_combout  $ (!\ranSeg|count_i1 [3]))) # 
// (!\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout  & (!\ranSeg|ganador[0]~26_combout  & \ranSeg|count_i1 [3]))))

	.dataa(\ranSeg|ganador[0]~27_combout ),
	.datab(\ranSeg|Mod2|auto_generated|divider|divider|op_10~40_combout ),
	.datac(\ranSeg|ganador[0]~26_combout ),
	.datad(\ranSeg|count_i1 [3]),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~28 .lut_mask = 16'h6186;
defparam \ranSeg|ganador[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N24
cycloneii_lcell_comb \ranSeg|ganador[0]~29 (
// Equation(s):
// \ranSeg|ganador[0]~29_combout  = (\ranSeg|Mux0~2_combout  & (\ranSeg|ganador[0]~25_combout  & (\ranSeg|Mux6~2_combout  & \ranSeg|ganador[0]~28_combout )))

	.dataa(\ranSeg|Mux0~2_combout ),
	.datab(\ranSeg|ganador[0]~25_combout ),
	.datac(\ranSeg|Mux6~2_combout ),
	.datad(\ranSeg|ganador[0]~28_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~29 .lut_mask = 16'h8000;
defparam \ranSeg|ganador[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y12_N12
cycloneii_lcell_comb \ranSeg|ganador[0]~30 (
// Equation(s):
// \ranSeg|ganador[0]~30_combout  = (\ranSeg|ganador[0]~12_combout  & ((\ranSeg|ganador[0]~23_combout ) # ((\ranSeg|ganador[0]~19_combout ) # (\ranSeg|ganador[0]~29_combout ))))

	.dataa(\ranSeg|ganador[0]~23_combout ),
	.datab(\ranSeg|ganador[0]~19_combout ),
	.datac(\ranSeg|ganador[0]~12_combout ),
	.datad(\ranSeg|ganador[0]~29_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~30 .lut_mask = 16'hF0E0;
defparam \ranSeg|ganador[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N22
cycloneii_lcell_comb \ranSeg|ganador[0]~34 (
// Equation(s):
// \ranSeg|ganador[0]~34_combout  = (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout  & (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout  & (\ranSeg|count_i1 [2] $ 
// (\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout )))) # (!\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout  & (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datac(\ranSeg|count_i1 [2]),
	.datad(\ranSeg|Mod1|auto_generated|divider|divider|op_10~40_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~34 .lut_mask = 16'h4664;
defparam \ranSeg|ganador[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N4
cycloneii_lcell_comb \ranSeg|ganador[0]~32 (
// Equation(s):
// \ranSeg|ganador[0]~32_combout  = (\ranSeg|ganador[0]~31_combout ) # ((\ranSeg|ganador[0]~34_combout  & (\ranSeg|ganador[0]~15_combout  & \ranSeg|ganador[0]~28_combout )))

	.dataa(\ranSeg|ganador[0]~31_combout ),
	.datab(\ranSeg|ganador[0]~34_combout ),
	.datac(\ranSeg|ganador[0]~15_combout ),
	.datad(\ranSeg|ganador[0]~28_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~32 .lut_mask = 16'hEAAA;
defparam \ranSeg|ganador[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N18
cycloneii_lcell_comb \ranSeg|ganador[0]~33 (
// Equation(s):
// \ranSeg|ganador[0]~33_combout  = (\ranSeg|Mux6~2_combout  & (\ranSeg|Mux0~2_combout  & ((\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ) # (\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ))))

	.dataa(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[381]~14_combout ),
	.datab(\ranSeg|Mod1|auto_generated|divider|divider|StageOut[382]~13_combout ),
	.datac(\ranSeg|Mux6~2_combout ),
	.datad(\ranSeg|Mux0~2_combout ),
	.cin(gnd),
	.combout(\ranSeg|ganador[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ranSeg|ganador[0]~33 .lut_mask = 16'hE000;
defparam \ranSeg|ganador[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N16
cycloneii_lcell_comb \MuxSevenSeg|ledR[0]~0 (
// Equation(s):
// \MuxSevenSeg|ledR[0]~0_combout  = (\ranSeg|ganador[0]~30_combout ) # ((\UnidadControl|est_actual.EstadoRand~regout ) # ((\ranSeg|ganador[0]~32_combout  & \ranSeg|ganador[0]~33_combout )))

	.dataa(\ranSeg|ganador[0]~30_combout ),
	.datab(\ranSeg|ganador[0]~32_combout ),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\ranSeg|ganador[0]~33_combout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|ledR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|ledR[0]~0 .lut_mask = 16'hFEFA;
defparam \MuxSevenSeg|ledR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N2
cycloneii_lcell_comb \MuxSevenSeg|ledV[0]~0 (
// Equation(s):
// \MuxSevenSeg|ledV[0]~0_combout  = (!\UnidadControl|est_actual.EstadoRand~regout  & ((\ranSeg|ganador[0]~30_combout ) # ((\ranSeg|ganador[0]~32_combout  & \ranSeg|ganador[0]~33_combout ))))

	.dataa(\ranSeg|ganador[0]~30_combout ),
	.datab(\ranSeg|ganador[0]~32_combout ),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\ranSeg|ganador[0]~33_combout ),
	.cin(gnd),
	.combout(\MuxSevenSeg|ledV[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxSevenSeg|ledV[0]~0 .lut_mask = 16'h0E0A;
defparam \MuxSevenSeg|ledV[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N14
cycloneii_lcell_comb \memoriaIns|my_rom~2 (
// Equation(s):
// \memoriaIns|my_rom~2_combout  = (\memoriaIns|my_rom~1_combout  & \memoriaIns|my_rom~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\memoriaIns|my_rom~1_combout ),
	.datad(\memoriaIns|my_rom~0_combout ),
	.cin(gnd),
	.combout(\memoriaIns|my_rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaIns|my_rom~2 .lut_mask = 16'hF000;
defparam \memoriaIns|my_rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X41_Y12
cycloneii_ram_block \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\irP|opcode [0],vcc,vcc,vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr({\irP|opcode [0],vcc,vcc,vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RegisterF|registef_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Principal.ram0_registefile_c7691833.hdl.mif";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "registefile:RegisterF|altsyncram:registef_rtl_0|altsyncram_48l1:auto_generated|ALTSYNCRAM";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 14;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 14;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 14;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 14;
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \RegisterF|registef_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 224'h000000000000000000000000000000000000000000000C0022240000;
// synopsys translate_on

// Location: LCCOMB_X44_Y12_N12
cycloneii_lcell_comb \MuxB|Output[0]~0 (
// Equation(s):
// \MuxB|Output[0]~0_combout  = (\MuxSevenSeg|ledV[0]~0_combout ) # ((\UnidadControl|est_actual.EstadoRand~regout  & \RegistroA|Output [0]))

	.dataa(vcc),
	.datab(\MuxSevenSeg|ledV[0]~0_combout ),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\RegistroA|Output [0]),
	.cin(gnd),
	.combout(\MuxB|Output[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[0]~0 .lut_mask = 16'hFCCC;
defparam \MuxB|Output[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N16
cycloneii_lcell_comb \MuxB|Output[1]~1 (
// Equation(s):
// \MuxB|Output[1]~1_combout  = (\RegistroA|Output [1] & \UnidadControl|est_actual.EstadoRand~regout )

	.dataa(\RegistroA|Output [1]),
	.datab(vcc),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[1]~1 .lut_mask = 16'hA0A0;
defparam \MuxB|Output[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N18
cycloneii_lcell_comb \MuxB|Output[2]~2 (
// Equation(s):
// \MuxB|Output[2]~2_combout  = (\RegistroA|Output [2] & \UnidadControl|est_actual.EstadoRand~regout )

	.dataa(\RegistroA|Output [2]),
	.datab(vcc),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[2]~2 .lut_mask = 16'hA0A0;
defparam \MuxB|Output[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N0
cycloneii_lcell_comb \MuxB|Output[3]~3 (
// Equation(s):
// \MuxB|Output[3]~3_combout  = (\UnidadControl|est_actual.EstadoRand~regout  & \RegistroA|Output [3])

	.dataa(vcc),
	.datab(\UnidadControl|est_actual.EstadoRand~regout ),
	.datac(\RegistroA|Output [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[3]~3 .lut_mask = 16'hC0C0;
defparam \MuxB|Output[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N16
cycloneii_lcell_comb \MuxB|Output[4]~4 (
// Equation(s):
// \MuxB|Output[4]~4_combout  = (\RegistroA|Output [4] & \UnidadControl|est_actual.EstadoRand~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RegistroA|Output [4]),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxB|Output[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[4]~4 .lut_mask = 16'hF000;
defparam \MuxB|Output[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N6
cycloneii_lcell_comb \MuxB|Output[5]~5 (
// Equation(s):
// \MuxB|Output[5]~5_combout  = (\RegistroA|Output [5] & \UnidadControl|est_actual.EstadoRand~regout )

	.dataa(\RegistroA|Output [5]),
	.datab(vcc),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[5]~5 .lut_mask = 16'hA0A0;
defparam \MuxB|Output[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N28
cycloneii_lcell_comb \MuxB|Output[6]~6 (
// Equation(s):
// \MuxB|Output[6]~6_combout  = (\UnidadControl|est_actual.EstadoRand~regout  & \RegistroA|Output [6])

	.dataa(vcc),
	.datab(\UnidadControl|est_actual.EstadoRand~regout ),
	.datac(\RegistroA|Output [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[6]~6 .lut_mask = 16'hC0C0;
defparam \MuxB|Output[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N22
cycloneii_lcell_comb \MuxB|Output[7]~7 (
// Equation(s):
// \MuxB|Output[7]~7_combout  = (\RegistroA|Output [7] & \UnidadControl|est_actual.EstadoRand~regout )

	.dataa(vcc),
	.datab(\RegistroA|Output [7]),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[7]~7 .lut_mask = 16'hC0C0;
defparam \MuxB|Output[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N4
cycloneii_lcell_comb \MuxB|Output[8]~8 (
// Equation(s):
// \MuxB|Output[8]~8_combout  = (\UnidadControl|est_actual.EstadoRand~regout  & \RegistroA|Output [8])

	.dataa(vcc),
	.datab(\UnidadControl|est_actual.EstadoRand~regout ),
	.datac(\RegistroA|Output [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[8]~8 .lut_mask = 16'hC0C0;
defparam \MuxB|Output[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N30
cycloneii_lcell_comb \MuxB|Output[9]~9 (
// Equation(s):
// \MuxB|Output[9]~9_combout  = (\UnidadControl|est_actual.EstadoRand~regout  & \RegistroA|Output [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(\RegistroA|Output [9]),
	.cin(gnd),
	.combout(\MuxB|Output[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[9]~9 .lut_mask = 16'hF000;
defparam \MuxB|Output[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N24
cycloneii_lcell_comb \MuxB|Output[10]~10 (
// Equation(s):
// \MuxB|Output[10]~10_combout  = (\UnidadControl|est_actual.EstadoRand~regout  & \RegistroA|Output [10])

	.dataa(vcc),
	.datab(\UnidadControl|est_actual.EstadoRand~regout ),
	.datac(\RegistroA|Output [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[10]~10 .lut_mask = 16'hC0C0;
defparam \MuxB|Output[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N10
cycloneii_lcell_comb \MuxB|Output[11]~11 (
// Equation(s):
// \MuxB|Output[11]~11_combout  = (\UnidadControl|est_actual.EstadoRand~regout  & \RegistroA|Output [11])

	.dataa(vcc),
	.datab(\UnidadControl|est_actual.EstadoRand~regout ),
	.datac(\RegistroA|Output [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[11]~11 .lut_mask = 16'hC0C0;
defparam \MuxB|Output[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N12
cycloneii_lcell_comb \MuxB|Output[12]~12 (
// Equation(s):
// \MuxB|Output[12]~12_combout  = (\RegistroA|Output [12] & \UnidadControl|est_actual.EstadoRand~regout )

	.dataa(\RegistroA|Output [12]),
	.datab(vcc),
	.datac(\UnidadControl|est_actual.EstadoRand~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MuxB|Output[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[12]~12 .lut_mask = 16'hA0A0;
defparam \MuxB|Output[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y12_N6
cycloneii_lcell_comb \MuxB|Output[13]~13 (
// Equation(s):
// \MuxB|Output[13]~13_combout  = (\RegistroA|Output [13] & \UnidadControl|est_actual.EstadoRand~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\RegistroA|Output [13]),
	.datad(\UnidadControl|est_actual.EstadoRand~regout ),
	.cin(gnd),
	.combout(\MuxB|Output[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MuxB|Output[13]~13 .lut_mask = 16'hF000;
defparam \MuxB|Output[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \nclk~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nclk));
// synopsys translate_off
defparam \nclk~I .input_async_reset = "none";
defparam \nclk~I .input_power_up = "low";
defparam \nclk~I .input_register_mode = "none";
defparam \nclk~I .input_sync_reset = "none";
defparam \nclk~I .oe_async_reset = "none";
defparam \nclk~I .oe_power_up = "low";
defparam \nclk~I .oe_register_mode = "none";
defparam \nclk~I .oe_sync_reset = "none";
defparam \nclk~I .operation_mode = "output";
defparam \nclk~I .output_async_reset = "none";
defparam \nclk~I .output_power_up = "low";
defparam \nclk~I .output_register_mode = "none";
defparam \nclk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS0[0]~I (
	.datain(\MuxSevenSeg|S0[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS0[0]));
// synopsys translate_off
defparam \SS0[0]~I .input_async_reset = "none";
defparam \SS0[0]~I .input_power_up = "low";
defparam \SS0[0]~I .input_register_mode = "none";
defparam \SS0[0]~I .input_sync_reset = "none";
defparam \SS0[0]~I .oe_async_reset = "none";
defparam \SS0[0]~I .oe_power_up = "low";
defparam \SS0[0]~I .oe_register_mode = "none";
defparam \SS0[0]~I .oe_sync_reset = "none";
defparam \SS0[0]~I .operation_mode = "output";
defparam \SS0[0]~I .output_async_reset = "none";
defparam \SS0[0]~I .output_power_up = "low";
defparam \SS0[0]~I .output_register_mode = "none";
defparam \SS0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS0[1]));
// synopsys translate_off
defparam \SS0[1]~I .input_async_reset = "none";
defparam \SS0[1]~I .input_power_up = "low";
defparam \SS0[1]~I .input_register_mode = "none";
defparam \SS0[1]~I .input_sync_reset = "none";
defparam \SS0[1]~I .oe_async_reset = "none";
defparam \SS0[1]~I .oe_power_up = "low";
defparam \SS0[1]~I .oe_register_mode = "none";
defparam \SS0[1]~I .oe_sync_reset = "none";
defparam \SS0[1]~I .operation_mode = "output";
defparam \SS0[1]~I .output_async_reset = "none";
defparam \SS0[1]~I .output_power_up = "low";
defparam \SS0[1]~I .output_register_mode = "none";
defparam \SS0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS0[2]));
// synopsys translate_off
defparam \SS0[2]~I .input_async_reset = "none";
defparam \SS0[2]~I .input_power_up = "low";
defparam \SS0[2]~I .input_register_mode = "none";
defparam \SS0[2]~I .input_sync_reset = "none";
defparam \SS0[2]~I .oe_async_reset = "none";
defparam \SS0[2]~I .oe_power_up = "low";
defparam \SS0[2]~I .oe_register_mode = "none";
defparam \SS0[2]~I .oe_sync_reset = "none";
defparam \SS0[2]~I .operation_mode = "output";
defparam \SS0[2]~I .output_async_reset = "none";
defparam \SS0[2]~I .output_power_up = "low";
defparam \SS0[2]~I .output_register_mode = "none";
defparam \SS0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS0[3]~I (
	.datain(\MuxSevenSeg|S0[3]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS0[3]));
// synopsys translate_off
defparam \SS0[3]~I .input_async_reset = "none";
defparam \SS0[3]~I .input_power_up = "low";
defparam \SS0[3]~I .input_register_mode = "none";
defparam \SS0[3]~I .input_sync_reset = "none";
defparam \SS0[3]~I .oe_async_reset = "none";
defparam \SS0[3]~I .oe_power_up = "low";
defparam \SS0[3]~I .oe_register_mode = "none";
defparam \SS0[3]~I .oe_sync_reset = "none";
defparam \SS0[3]~I .operation_mode = "output";
defparam \SS0[3]~I .output_async_reset = "none";
defparam \SS0[3]~I .output_power_up = "low";
defparam \SS0[3]~I .output_register_mode = "none";
defparam \SS0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS0[4]));
// synopsys translate_off
defparam \SS0[4]~I .input_async_reset = "none";
defparam \SS0[4]~I .input_power_up = "low";
defparam \SS0[4]~I .input_register_mode = "none";
defparam \SS0[4]~I .input_sync_reset = "none";
defparam \SS0[4]~I .oe_async_reset = "none";
defparam \SS0[4]~I .oe_power_up = "low";
defparam \SS0[4]~I .oe_register_mode = "none";
defparam \SS0[4]~I .oe_sync_reset = "none";
defparam \SS0[4]~I .operation_mode = "output";
defparam \SS0[4]~I .output_async_reset = "none";
defparam \SS0[4]~I .output_power_up = "low";
defparam \SS0[4]~I .output_register_mode = "none";
defparam \SS0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS0[5]));
// synopsys translate_off
defparam \SS0[5]~I .input_async_reset = "none";
defparam \SS0[5]~I .input_power_up = "low";
defparam \SS0[5]~I .input_register_mode = "none";
defparam \SS0[5]~I .input_sync_reset = "none";
defparam \SS0[5]~I .oe_async_reset = "none";
defparam \SS0[5]~I .oe_power_up = "low";
defparam \SS0[5]~I .oe_register_mode = "none";
defparam \SS0[5]~I .oe_sync_reset = "none";
defparam \SS0[5]~I .operation_mode = "output";
defparam \SS0[5]~I .output_async_reset = "none";
defparam \SS0[5]~I .output_power_up = "low";
defparam \SS0[5]~I .output_register_mode = "none";
defparam \SS0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS0[6]~I (
	.datain(\MuxSevenSeg|S0[6]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS0[6]));
// synopsys translate_off
defparam \SS0[6]~I .input_async_reset = "none";
defparam \SS0[6]~I .input_power_up = "low";
defparam \SS0[6]~I .input_register_mode = "none";
defparam \SS0[6]~I .input_sync_reset = "none";
defparam \SS0[6]~I .oe_async_reset = "none";
defparam \SS0[6]~I .oe_power_up = "low";
defparam \SS0[6]~I .oe_register_mode = "none";
defparam \SS0[6]~I .oe_sync_reset = "none";
defparam \SS0[6]~I .operation_mode = "output";
defparam \SS0[6]~I .output_async_reset = "none";
defparam \SS0[6]~I .output_power_up = "low";
defparam \SS0[6]~I .output_register_mode = "none";
defparam \SS0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS1[0]~I (
	.datain(\MuxSevenSeg|S1[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS1[0]));
// synopsys translate_off
defparam \SS1[0]~I .input_async_reset = "none";
defparam \SS1[0]~I .input_power_up = "low";
defparam \SS1[0]~I .input_register_mode = "none";
defparam \SS1[0]~I .input_sync_reset = "none";
defparam \SS1[0]~I .oe_async_reset = "none";
defparam \SS1[0]~I .oe_power_up = "low";
defparam \SS1[0]~I .oe_register_mode = "none";
defparam \SS1[0]~I .oe_sync_reset = "none";
defparam \SS1[0]~I .operation_mode = "output";
defparam \SS1[0]~I .output_async_reset = "none";
defparam \SS1[0]~I .output_power_up = "low";
defparam \SS1[0]~I .output_register_mode = "none";
defparam \SS1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS1[1]));
// synopsys translate_off
defparam \SS1[1]~I .input_async_reset = "none";
defparam \SS1[1]~I .input_power_up = "low";
defparam \SS1[1]~I .input_register_mode = "none";
defparam \SS1[1]~I .input_sync_reset = "none";
defparam \SS1[1]~I .oe_async_reset = "none";
defparam \SS1[1]~I .oe_power_up = "low";
defparam \SS1[1]~I .oe_register_mode = "none";
defparam \SS1[1]~I .oe_sync_reset = "none";
defparam \SS1[1]~I .operation_mode = "output";
defparam \SS1[1]~I .output_async_reset = "none";
defparam \SS1[1]~I .output_power_up = "low";
defparam \SS1[1]~I .output_register_mode = "none";
defparam \SS1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS1[2]));
// synopsys translate_off
defparam \SS1[2]~I .input_async_reset = "none";
defparam \SS1[2]~I .input_power_up = "low";
defparam \SS1[2]~I .input_register_mode = "none";
defparam \SS1[2]~I .input_sync_reset = "none";
defparam \SS1[2]~I .oe_async_reset = "none";
defparam \SS1[2]~I .oe_power_up = "low";
defparam \SS1[2]~I .oe_register_mode = "none";
defparam \SS1[2]~I .oe_sync_reset = "none";
defparam \SS1[2]~I .operation_mode = "output";
defparam \SS1[2]~I .output_async_reset = "none";
defparam \SS1[2]~I .output_power_up = "low";
defparam \SS1[2]~I .output_register_mode = "none";
defparam \SS1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS1[3]~I (
	.datain(\MuxSevenSeg|S1[3]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS1[3]));
// synopsys translate_off
defparam \SS1[3]~I .input_async_reset = "none";
defparam \SS1[3]~I .input_power_up = "low";
defparam \SS1[3]~I .input_register_mode = "none";
defparam \SS1[3]~I .input_sync_reset = "none";
defparam \SS1[3]~I .oe_async_reset = "none";
defparam \SS1[3]~I .oe_power_up = "low";
defparam \SS1[3]~I .oe_register_mode = "none";
defparam \SS1[3]~I .oe_sync_reset = "none";
defparam \SS1[3]~I .operation_mode = "output";
defparam \SS1[3]~I .output_async_reset = "none";
defparam \SS1[3]~I .output_power_up = "low";
defparam \SS1[3]~I .output_register_mode = "none";
defparam \SS1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS1[4]));
// synopsys translate_off
defparam \SS1[4]~I .input_async_reset = "none";
defparam \SS1[4]~I .input_power_up = "low";
defparam \SS1[4]~I .input_register_mode = "none";
defparam \SS1[4]~I .input_sync_reset = "none";
defparam \SS1[4]~I .oe_async_reset = "none";
defparam \SS1[4]~I .oe_power_up = "low";
defparam \SS1[4]~I .oe_register_mode = "none";
defparam \SS1[4]~I .oe_sync_reset = "none";
defparam \SS1[4]~I .operation_mode = "output";
defparam \SS1[4]~I .output_async_reset = "none";
defparam \SS1[4]~I .output_power_up = "low";
defparam \SS1[4]~I .output_register_mode = "none";
defparam \SS1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS1[5]));
// synopsys translate_off
defparam \SS1[5]~I .input_async_reset = "none";
defparam \SS1[5]~I .input_power_up = "low";
defparam \SS1[5]~I .input_register_mode = "none";
defparam \SS1[5]~I .input_sync_reset = "none";
defparam \SS1[5]~I .oe_async_reset = "none";
defparam \SS1[5]~I .oe_power_up = "low";
defparam \SS1[5]~I .oe_register_mode = "none";
defparam \SS1[5]~I .oe_sync_reset = "none";
defparam \SS1[5]~I .operation_mode = "output";
defparam \SS1[5]~I .output_async_reset = "none";
defparam \SS1[5]~I .output_power_up = "low";
defparam \SS1[5]~I .output_register_mode = "none";
defparam \SS1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS1[6]~I (
	.datain(\MuxSevenSeg|S1[6]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS1[6]));
// synopsys translate_off
defparam \SS1[6]~I .input_async_reset = "none";
defparam \SS1[6]~I .input_power_up = "low";
defparam \SS1[6]~I .input_register_mode = "none";
defparam \SS1[6]~I .input_sync_reset = "none";
defparam \SS1[6]~I .oe_async_reset = "none";
defparam \SS1[6]~I .oe_power_up = "low";
defparam \SS1[6]~I .oe_register_mode = "none";
defparam \SS1[6]~I .oe_sync_reset = "none";
defparam \SS1[6]~I .operation_mode = "output";
defparam \SS1[6]~I .output_async_reset = "none";
defparam \SS1[6]~I .output_power_up = "low";
defparam \SS1[6]~I .output_register_mode = "none";
defparam \SS1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS2[0]~I (
	.datain(\MuxSevenSeg|S2[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS2[0]));
// synopsys translate_off
defparam \SS2[0]~I .input_async_reset = "none";
defparam \SS2[0]~I .input_power_up = "low";
defparam \SS2[0]~I .input_register_mode = "none";
defparam \SS2[0]~I .input_sync_reset = "none";
defparam \SS2[0]~I .oe_async_reset = "none";
defparam \SS2[0]~I .oe_power_up = "low";
defparam \SS2[0]~I .oe_register_mode = "none";
defparam \SS2[0]~I .oe_sync_reset = "none";
defparam \SS2[0]~I .operation_mode = "output";
defparam \SS2[0]~I .output_async_reset = "none";
defparam \SS2[0]~I .output_power_up = "low";
defparam \SS2[0]~I .output_register_mode = "none";
defparam \SS2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS2[1]));
// synopsys translate_off
defparam \SS2[1]~I .input_async_reset = "none";
defparam \SS2[1]~I .input_power_up = "low";
defparam \SS2[1]~I .input_register_mode = "none";
defparam \SS2[1]~I .input_sync_reset = "none";
defparam \SS2[1]~I .oe_async_reset = "none";
defparam \SS2[1]~I .oe_power_up = "low";
defparam \SS2[1]~I .oe_register_mode = "none";
defparam \SS2[1]~I .oe_sync_reset = "none";
defparam \SS2[1]~I .operation_mode = "output";
defparam \SS2[1]~I .output_async_reset = "none";
defparam \SS2[1]~I .output_power_up = "low";
defparam \SS2[1]~I .output_register_mode = "none";
defparam \SS2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS2[2]));
// synopsys translate_off
defparam \SS2[2]~I .input_async_reset = "none";
defparam \SS2[2]~I .input_power_up = "low";
defparam \SS2[2]~I .input_register_mode = "none";
defparam \SS2[2]~I .input_sync_reset = "none";
defparam \SS2[2]~I .oe_async_reset = "none";
defparam \SS2[2]~I .oe_power_up = "low";
defparam \SS2[2]~I .oe_register_mode = "none";
defparam \SS2[2]~I .oe_sync_reset = "none";
defparam \SS2[2]~I .operation_mode = "output";
defparam \SS2[2]~I .output_async_reset = "none";
defparam \SS2[2]~I .output_power_up = "low";
defparam \SS2[2]~I .output_register_mode = "none";
defparam \SS2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS2[3]~I (
	.datain(\MuxSevenSeg|S2[3]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS2[3]));
// synopsys translate_off
defparam \SS2[3]~I .input_async_reset = "none";
defparam \SS2[3]~I .input_power_up = "low";
defparam \SS2[3]~I .input_register_mode = "none";
defparam \SS2[3]~I .input_sync_reset = "none";
defparam \SS2[3]~I .oe_async_reset = "none";
defparam \SS2[3]~I .oe_power_up = "low";
defparam \SS2[3]~I .oe_register_mode = "none";
defparam \SS2[3]~I .oe_sync_reset = "none";
defparam \SS2[3]~I .operation_mode = "output";
defparam \SS2[3]~I .output_async_reset = "none";
defparam \SS2[3]~I .output_power_up = "low";
defparam \SS2[3]~I .output_register_mode = "none";
defparam \SS2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS2[4]));
// synopsys translate_off
defparam \SS2[4]~I .input_async_reset = "none";
defparam \SS2[4]~I .input_power_up = "low";
defparam \SS2[4]~I .input_register_mode = "none";
defparam \SS2[4]~I .input_sync_reset = "none";
defparam \SS2[4]~I .oe_async_reset = "none";
defparam \SS2[4]~I .oe_power_up = "low";
defparam \SS2[4]~I .oe_register_mode = "none";
defparam \SS2[4]~I .oe_sync_reset = "none";
defparam \SS2[4]~I .operation_mode = "output";
defparam \SS2[4]~I .output_async_reset = "none";
defparam \SS2[4]~I .output_power_up = "low";
defparam \SS2[4]~I .output_register_mode = "none";
defparam \SS2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS2[5]));
// synopsys translate_off
defparam \SS2[5]~I .input_async_reset = "none";
defparam \SS2[5]~I .input_power_up = "low";
defparam \SS2[5]~I .input_register_mode = "none";
defparam \SS2[5]~I .input_sync_reset = "none";
defparam \SS2[5]~I .oe_async_reset = "none";
defparam \SS2[5]~I .oe_power_up = "low";
defparam \SS2[5]~I .oe_register_mode = "none";
defparam \SS2[5]~I .oe_sync_reset = "none";
defparam \SS2[5]~I .operation_mode = "output";
defparam \SS2[5]~I .output_async_reset = "none";
defparam \SS2[5]~I .output_power_up = "low";
defparam \SS2[5]~I .output_register_mode = "none";
defparam \SS2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS2[6]~I (
	.datain(\MuxSevenSeg|S2[6]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS2[6]));
// synopsys translate_off
defparam \SS2[6]~I .input_async_reset = "none";
defparam \SS2[6]~I .input_power_up = "low";
defparam \SS2[6]~I .input_register_mode = "none";
defparam \SS2[6]~I .input_sync_reset = "none";
defparam \SS2[6]~I .oe_async_reset = "none";
defparam \SS2[6]~I .oe_power_up = "low";
defparam \SS2[6]~I .oe_register_mode = "none";
defparam \SS2[6]~I .oe_sync_reset = "none";
defparam \SS2[6]~I .operation_mode = "output";
defparam \SS2[6]~I .output_async_reset = "none";
defparam \SS2[6]~I .output_power_up = "low";
defparam \SS2[6]~I .output_register_mode = "none";
defparam \SS2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS3[0]));
// synopsys translate_off
defparam \SS3[0]~I .input_async_reset = "none";
defparam \SS3[0]~I .input_power_up = "low";
defparam \SS3[0]~I .input_register_mode = "none";
defparam \SS3[0]~I .input_sync_reset = "none";
defparam \SS3[0]~I .oe_async_reset = "none";
defparam \SS3[0]~I .oe_power_up = "low";
defparam \SS3[0]~I .oe_register_mode = "none";
defparam \SS3[0]~I .oe_sync_reset = "none";
defparam \SS3[0]~I .operation_mode = "output";
defparam \SS3[0]~I .output_async_reset = "none";
defparam \SS3[0]~I .output_power_up = "low";
defparam \SS3[0]~I .output_register_mode = "none";
defparam \SS3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS3[1]));
// synopsys translate_off
defparam \SS3[1]~I .input_async_reset = "none";
defparam \SS3[1]~I .input_power_up = "low";
defparam \SS3[1]~I .input_register_mode = "none";
defparam \SS3[1]~I .input_sync_reset = "none";
defparam \SS3[1]~I .oe_async_reset = "none";
defparam \SS3[1]~I .oe_power_up = "low";
defparam \SS3[1]~I .oe_register_mode = "none";
defparam \SS3[1]~I .oe_sync_reset = "none";
defparam \SS3[1]~I .operation_mode = "output";
defparam \SS3[1]~I .output_async_reset = "none";
defparam \SS3[1]~I .output_power_up = "low";
defparam \SS3[1]~I .output_register_mode = "none";
defparam \SS3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS3[2]));
// synopsys translate_off
defparam \SS3[2]~I .input_async_reset = "none";
defparam \SS3[2]~I .input_power_up = "low";
defparam \SS3[2]~I .input_register_mode = "none";
defparam \SS3[2]~I .input_sync_reset = "none";
defparam \SS3[2]~I .oe_async_reset = "none";
defparam \SS3[2]~I .oe_power_up = "low";
defparam \SS3[2]~I .oe_register_mode = "none";
defparam \SS3[2]~I .oe_sync_reset = "none";
defparam \SS3[2]~I .operation_mode = "output";
defparam \SS3[2]~I .output_async_reset = "none";
defparam \SS3[2]~I .output_power_up = "low";
defparam \SS3[2]~I .output_register_mode = "none";
defparam \SS3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS3[3]));
// synopsys translate_off
defparam \SS3[3]~I .input_async_reset = "none";
defparam \SS3[3]~I .input_power_up = "low";
defparam \SS3[3]~I .input_register_mode = "none";
defparam \SS3[3]~I .input_sync_reset = "none";
defparam \SS3[3]~I .oe_async_reset = "none";
defparam \SS3[3]~I .oe_power_up = "low";
defparam \SS3[3]~I .oe_register_mode = "none";
defparam \SS3[3]~I .oe_sync_reset = "none";
defparam \SS3[3]~I .operation_mode = "output";
defparam \SS3[3]~I .output_async_reset = "none";
defparam \SS3[3]~I .output_power_up = "low";
defparam \SS3[3]~I .output_register_mode = "none";
defparam \SS3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS3[4]));
// synopsys translate_off
defparam \SS3[4]~I .input_async_reset = "none";
defparam \SS3[4]~I .input_power_up = "low";
defparam \SS3[4]~I .input_register_mode = "none";
defparam \SS3[4]~I .input_sync_reset = "none";
defparam \SS3[4]~I .oe_async_reset = "none";
defparam \SS3[4]~I .oe_power_up = "low";
defparam \SS3[4]~I .oe_register_mode = "none";
defparam \SS3[4]~I .oe_sync_reset = "none";
defparam \SS3[4]~I .operation_mode = "output";
defparam \SS3[4]~I .output_async_reset = "none";
defparam \SS3[4]~I .output_power_up = "low";
defparam \SS3[4]~I .output_register_mode = "none";
defparam \SS3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS3[5]));
// synopsys translate_off
defparam \SS3[5]~I .input_async_reset = "none";
defparam \SS3[5]~I .input_power_up = "low";
defparam \SS3[5]~I .input_register_mode = "none";
defparam \SS3[5]~I .input_sync_reset = "none";
defparam \SS3[5]~I .oe_async_reset = "none";
defparam \SS3[5]~I .oe_power_up = "low";
defparam \SS3[5]~I .oe_register_mode = "none";
defparam \SS3[5]~I .oe_sync_reset = "none";
defparam \SS3[5]~I .operation_mode = "output";
defparam \SS3[5]~I .output_async_reset = "none";
defparam \SS3[5]~I .output_power_up = "low";
defparam \SS3[5]~I .output_register_mode = "none";
defparam \SS3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SS3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SS3[6]));
// synopsys translate_off
defparam \SS3[6]~I .input_async_reset = "none";
defparam \SS3[6]~I .input_power_up = "low";
defparam \SS3[6]~I .input_register_mode = "none";
defparam \SS3[6]~I .input_sync_reset = "none";
defparam \SS3[6]~I .oe_async_reset = "none";
defparam \SS3[6]~I .oe_power_up = "low";
defparam \SS3[6]~I .oe_register_mode = "none";
defparam \SS3[6]~I .oe_sync_reset = "none";
defparam \SS3[6]~I .operation_mode = "output";
defparam \SS3[6]~I .output_async_reset = "none";
defparam \SS3[6]~I .output_power_up = "low";
defparam \SS3[6]~I .output_register_mode = "none";
defparam \SS3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[0]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[0]));
// synopsys translate_off
defparam \ledsR[0]~I .input_async_reset = "none";
defparam \ledsR[0]~I .input_power_up = "low";
defparam \ledsR[0]~I .input_register_mode = "none";
defparam \ledsR[0]~I .input_sync_reset = "none";
defparam \ledsR[0]~I .oe_async_reset = "none";
defparam \ledsR[0]~I .oe_power_up = "low";
defparam \ledsR[0]~I .oe_register_mode = "none";
defparam \ledsR[0]~I .oe_sync_reset = "none";
defparam \ledsR[0]~I .operation_mode = "output";
defparam \ledsR[0]~I .output_async_reset = "none";
defparam \ledsR[0]~I .output_power_up = "low";
defparam \ledsR[0]~I .output_register_mode = "none";
defparam \ledsR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[1]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[1]));
// synopsys translate_off
defparam \ledsR[1]~I .input_async_reset = "none";
defparam \ledsR[1]~I .input_power_up = "low";
defparam \ledsR[1]~I .input_register_mode = "none";
defparam \ledsR[1]~I .input_sync_reset = "none";
defparam \ledsR[1]~I .oe_async_reset = "none";
defparam \ledsR[1]~I .oe_power_up = "low";
defparam \ledsR[1]~I .oe_register_mode = "none";
defparam \ledsR[1]~I .oe_sync_reset = "none";
defparam \ledsR[1]~I .operation_mode = "output";
defparam \ledsR[1]~I .output_async_reset = "none";
defparam \ledsR[1]~I .output_power_up = "low";
defparam \ledsR[1]~I .output_register_mode = "none";
defparam \ledsR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[2]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[2]));
// synopsys translate_off
defparam \ledsR[2]~I .input_async_reset = "none";
defparam \ledsR[2]~I .input_power_up = "low";
defparam \ledsR[2]~I .input_register_mode = "none";
defparam \ledsR[2]~I .input_sync_reset = "none";
defparam \ledsR[2]~I .oe_async_reset = "none";
defparam \ledsR[2]~I .oe_power_up = "low";
defparam \ledsR[2]~I .oe_register_mode = "none";
defparam \ledsR[2]~I .oe_sync_reset = "none";
defparam \ledsR[2]~I .operation_mode = "output";
defparam \ledsR[2]~I .output_async_reset = "none";
defparam \ledsR[2]~I .output_power_up = "low";
defparam \ledsR[2]~I .output_register_mode = "none";
defparam \ledsR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[3]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[3]));
// synopsys translate_off
defparam \ledsR[3]~I .input_async_reset = "none";
defparam \ledsR[3]~I .input_power_up = "low";
defparam \ledsR[3]~I .input_register_mode = "none";
defparam \ledsR[3]~I .input_sync_reset = "none";
defparam \ledsR[3]~I .oe_async_reset = "none";
defparam \ledsR[3]~I .oe_power_up = "low";
defparam \ledsR[3]~I .oe_register_mode = "none";
defparam \ledsR[3]~I .oe_sync_reset = "none";
defparam \ledsR[3]~I .operation_mode = "output";
defparam \ledsR[3]~I .output_async_reset = "none";
defparam \ledsR[3]~I .output_power_up = "low";
defparam \ledsR[3]~I .output_register_mode = "none";
defparam \ledsR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[4]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[4]));
// synopsys translate_off
defparam \ledsR[4]~I .input_async_reset = "none";
defparam \ledsR[4]~I .input_power_up = "low";
defparam \ledsR[4]~I .input_register_mode = "none";
defparam \ledsR[4]~I .input_sync_reset = "none";
defparam \ledsR[4]~I .oe_async_reset = "none";
defparam \ledsR[4]~I .oe_power_up = "low";
defparam \ledsR[4]~I .oe_register_mode = "none";
defparam \ledsR[4]~I .oe_sync_reset = "none";
defparam \ledsR[4]~I .operation_mode = "output";
defparam \ledsR[4]~I .output_async_reset = "none";
defparam \ledsR[4]~I .output_power_up = "low";
defparam \ledsR[4]~I .output_register_mode = "none";
defparam \ledsR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[5]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[5]));
// synopsys translate_off
defparam \ledsR[5]~I .input_async_reset = "none";
defparam \ledsR[5]~I .input_power_up = "low";
defparam \ledsR[5]~I .input_register_mode = "none";
defparam \ledsR[5]~I .input_sync_reset = "none";
defparam \ledsR[5]~I .oe_async_reset = "none";
defparam \ledsR[5]~I .oe_power_up = "low";
defparam \ledsR[5]~I .oe_register_mode = "none";
defparam \ledsR[5]~I .oe_sync_reset = "none";
defparam \ledsR[5]~I .operation_mode = "output";
defparam \ledsR[5]~I .output_async_reset = "none";
defparam \ledsR[5]~I .output_power_up = "low";
defparam \ledsR[5]~I .output_register_mode = "none";
defparam \ledsR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[6]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[6]));
// synopsys translate_off
defparam \ledsR[6]~I .input_async_reset = "none";
defparam \ledsR[6]~I .input_power_up = "low";
defparam \ledsR[6]~I .input_register_mode = "none";
defparam \ledsR[6]~I .input_sync_reset = "none";
defparam \ledsR[6]~I .oe_async_reset = "none";
defparam \ledsR[6]~I .oe_power_up = "low";
defparam \ledsR[6]~I .oe_register_mode = "none";
defparam \ledsR[6]~I .oe_sync_reset = "none";
defparam \ledsR[6]~I .operation_mode = "output";
defparam \ledsR[6]~I .output_async_reset = "none";
defparam \ledsR[6]~I .output_power_up = "low";
defparam \ledsR[6]~I .output_register_mode = "none";
defparam \ledsR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[7]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[7]));
// synopsys translate_off
defparam \ledsR[7]~I .input_async_reset = "none";
defparam \ledsR[7]~I .input_power_up = "low";
defparam \ledsR[7]~I .input_register_mode = "none";
defparam \ledsR[7]~I .input_sync_reset = "none";
defparam \ledsR[7]~I .oe_async_reset = "none";
defparam \ledsR[7]~I .oe_power_up = "low";
defparam \ledsR[7]~I .oe_register_mode = "none";
defparam \ledsR[7]~I .oe_sync_reset = "none";
defparam \ledsR[7]~I .operation_mode = "output";
defparam \ledsR[7]~I .output_async_reset = "none";
defparam \ledsR[7]~I .output_power_up = "low";
defparam \ledsR[7]~I .output_register_mode = "none";
defparam \ledsR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[8]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[8]));
// synopsys translate_off
defparam \ledsR[8]~I .input_async_reset = "none";
defparam \ledsR[8]~I .input_power_up = "low";
defparam \ledsR[8]~I .input_register_mode = "none";
defparam \ledsR[8]~I .input_sync_reset = "none";
defparam \ledsR[8]~I .oe_async_reset = "none";
defparam \ledsR[8]~I .oe_power_up = "low";
defparam \ledsR[8]~I .oe_register_mode = "none";
defparam \ledsR[8]~I .oe_sync_reset = "none";
defparam \ledsR[8]~I .operation_mode = "output";
defparam \ledsR[8]~I .output_async_reset = "none";
defparam \ledsR[8]~I .output_power_up = "low";
defparam \ledsR[8]~I .output_register_mode = "none";
defparam \ledsR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsR[9]~I (
	.datain(!\MuxSevenSeg|ledR[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsR[9]));
// synopsys translate_off
defparam \ledsR[9]~I .input_async_reset = "none";
defparam \ledsR[9]~I .input_power_up = "low";
defparam \ledsR[9]~I .input_register_mode = "none";
defparam \ledsR[9]~I .input_sync_reset = "none";
defparam \ledsR[9]~I .oe_async_reset = "none";
defparam \ledsR[9]~I .oe_power_up = "low";
defparam \ledsR[9]~I .oe_register_mode = "none";
defparam \ledsR[9]~I .oe_sync_reset = "none";
defparam \ledsR[9]~I .operation_mode = "output";
defparam \ledsR[9]~I .output_async_reset = "none";
defparam \ledsR[9]~I .output_power_up = "low";
defparam \ledsR[9]~I .output_register_mode = "none";
defparam \ledsR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[0]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[0]));
// synopsys translate_off
defparam \ledsV[0]~I .input_async_reset = "none";
defparam \ledsV[0]~I .input_power_up = "low";
defparam \ledsV[0]~I .input_register_mode = "none";
defparam \ledsV[0]~I .input_sync_reset = "none";
defparam \ledsV[0]~I .oe_async_reset = "none";
defparam \ledsV[0]~I .oe_power_up = "low";
defparam \ledsV[0]~I .oe_register_mode = "none";
defparam \ledsV[0]~I .oe_sync_reset = "none";
defparam \ledsV[0]~I .operation_mode = "output";
defparam \ledsV[0]~I .output_async_reset = "none";
defparam \ledsV[0]~I .output_power_up = "low";
defparam \ledsV[0]~I .output_register_mode = "none";
defparam \ledsV[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[1]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[1]));
// synopsys translate_off
defparam \ledsV[1]~I .input_async_reset = "none";
defparam \ledsV[1]~I .input_power_up = "low";
defparam \ledsV[1]~I .input_register_mode = "none";
defparam \ledsV[1]~I .input_sync_reset = "none";
defparam \ledsV[1]~I .oe_async_reset = "none";
defparam \ledsV[1]~I .oe_power_up = "low";
defparam \ledsV[1]~I .oe_register_mode = "none";
defparam \ledsV[1]~I .oe_sync_reset = "none";
defparam \ledsV[1]~I .operation_mode = "output";
defparam \ledsV[1]~I .output_async_reset = "none";
defparam \ledsV[1]~I .output_power_up = "low";
defparam \ledsV[1]~I .output_register_mode = "none";
defparam \ledsV[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[2]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[2]));
// synopsys translate_off
defparam \ledsV[2]~I .input_async_reset = "none";
defparam \ledsV[2]~I .input_power_up = "low";
defparam \ledsV[2]~I .input_register_mode = "none";
defparam \ledsV[2]~I .input_sync_reset = "none";
defparam \ledsV[2]~I .oe_async_reset = "none";
defparam \ledsV[2]~I .oe_power_up = "low";
defparam \ledsV[2]~I .oe_register_mode = "none";
defparam \ledsV[2]~I .oe_sync_reset = "none";
defparam \ledsV[2]~I .operation_mode = "output";
defparam \ledsV[2]~I .output_async_reset = "none";
defparam \ledsV[2]~I .output_power_up = "low";
defparam \ledsV[2]~I .output_register_mode = "none";
defparam \ledsV[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[3]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[3]));
// synopsys translate_off
defparam \ledsV[3]~I .input_async_reset = "none";
defparam \ledsV[3]~I .input_power_up = "low";
defparam \ledsV[3]~I .input_register_mode = "none";
defparam \ledsV[3]~I .input_sync_reset = "none";
defparam \ledsV[3]~I .oe_async_reset = "none";
defparam \ledsV[3]~I .oe_power_up = "low";
defparam \ledsV[3]~I .oe_register_mode = "none";
defparam \ledsV[3]~I .oe_sync_reset = "none";
defparam \ledsV[3]~I .operation_mode = "output";
defparam \ledsV[3]~I .output_async_reset = "none";
defparam \ledsV[3]~I .output_power_up = "low";
defparam \ledsV[3]~I .output_register_mode = "none";
defparam \ledsV[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[4]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[4]));
// synopsys translate_off
defparam \ledsV[4]~I .input_async_reset = "none";
defparam \ledsV[4]~I .input_power_up = "low";
defparam \ledsV[4]~I .input_register_mode = "none";
defparam \ledsV[4]~I .input_sync_reset = "none";
defparam \ledsV[4]~I .oe_async_reset = "none";
defparam \ledsV[4]~I .oe_power_up = "low";
defparam \ledsV[4]~I .oe_register_mode = "none";
defparam \ledsV[4]~I .oe_sync_reset = "none";
defparam \ledsV[4]~I .operation_mode = "output";
defparam \ledsV[4]~I .output_async_reset = "none";
defparam \ledsV[4]~I .output_power_up = "low";
defparam \ledsV[4]~I .output_register_mode = "none";
defparam \ledsV[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[5]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[5]));
// synopsys translate_off
defparam \ledsV[5]~I .input_async_reset = "none";
defparam \ledsV[5]~I .input_power_up = "low";
defparam \ledsV[5]~I .input_register_mode = "none";
defparam \ledsV[5]~I .input_sync_reset = "none";
defparam \ledsV[5]~I .oe_async_reset = "none";
defparam \ledsV[5]~I .oe_power_up = "low";
defparam \ledsV[5]~I .oe_register_mode = "none";
defparam \ledsV[5]~I .oe_sync_reset = "none";
defparam \ledsV[5]~I .operation_mode = "output";
defparam \ledsV[5]~I .output_async_reset = "none";
defparam \ledsV[5]~I .output_power_up = "low";
defparam \ledsV[5]~I .output_register_mode = "none";
defparam \ledsV[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[6]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[6]));
// synopsys translate_off
defparam \ledsV[6]~I .input_async_reset = "none";
defparam \ledsV[6]~I .input_power_up = "low";
defparam \ledsV[6]~I .input_register_mode = "none";
defparam \ledsV[6]~I .input_sync_reset = "none";
defparam \ledsV[6]~I .oe_async_reset = "none";
defparam \ledsV[6]~I .oe_power_up = "low";
defparam \ledsV[6]~I .oe_register_mode = "none";
defparam \ledsV[6]~I .oe_sync_reset = "none";
defparam \ledsV[6]~I .operation_mode = "output";
defparam \ledsV[6]~I .output_async_reset = "none";
defparam \ledsV[6]~I .output_power_up = "low";
defparam \ledsV[6]~I .output_register_mode = "none";
defparam \ledsV[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ledsV[7]~I (
	.datain(\MuxSevenSeg|ledV[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ledsV[7]));
// synopsys translate_off
defparam \ledsV[7]~I .input_async_reset = "none";
defparam \ledsV[7]~I .input_power_up = "low";
defparam \ledsV[7]~I .input_register_mode = "none";
defparam \ledsV[7]~I .input_sync_reset = "none";
defparam \ledsV[7]~I .oe_async_reset = "none";
defparam \ledsV[7]~I .oe_power_up = "low";
defparam \ledsV[7]~I .oe_register_mode = "none";
defparam \ledsV[7]~I .oe_sync_reset = "none";
defparam \ledsV[7]~I .operation_mode = "output";
defparam \ledsV[7]~I .output_async_reset = "none";
defparam \ledsV[7]~I .output_power_up = "low";
defparam \ledsV[7]~I .output_register_mode = "none";
defparam \ledsV[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[0]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[0]));
// synopsys translate_off
defparam \printIns[0]~I .input_async_reset = "none";
defparam \printIns[0]~I .input_power_up = "low";
defparam \printIns[0]~I .input_register_mode = "none";
defparam \printIns[0]~I .input_sync_reset = "none";
defparam \printIns[0]~I .oe_async_reset = "none";
defparam \printIns[0]~I .oe_power_up = "low";
defparam \printIns[0]~I .oe_register_mode = "none";
defparam \printIns[0]~I .oe_sync_reset = "none";
defparam \printIns[0]~I .operation_mode = "output";
defparam \printIns[0]~I .output_async_reset = "none";
defparam \printIns[0]~I .output_power_up = "low";
defparam \printIns[0]~I .output_register_mode = "none";
defparam \printIns[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[1]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[1]));
// synopsys translate_off
defparam \printIns[1]~I .input_async_reset = "none";
defparam \printIns[1]~I .input_power_up = "low";
defparam \printIns[1]~I .input_register_mode = "none";
defparam \printIns[1]~I .input_sync_reset = "none";
defparam \printIns[1]~I .oe_async_reset = "none";
defparam \printIns[1]~I .oe_power_up = "low";
defparam \printIns[1]~I .oe_register_mode = "none";
defparam \printIns[1]~I .oe_sync_reset = "none";
defparam \printIns[1]~I .operation_mode = "output";
defparam \printIns[1]~I .output_async_reset = "none";
defparam \printIns[1]~I .output_power_up = "low";
defparam \printIns[1]~I .output_register_mode = "none";
defparam \printIns[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[2]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[2]));
// synopsys translate_off
defparam \printIns[2]~I .input_async_reset = "none";
defparam \printIns[2]~I .input_power_up = "low";
defparam \printIns[2]~I .input_register_mode = "none";
defparam \printIns[2]~I .input_sync_reset = "none";
defparam \printIns[2]~I .oe_async_reset = "none";
defparam \printIns[2]~I .oe_power_up = "low";
defparam \printIns[2]~I .oe_register_mode = "none";
defparam \printIns[2]~I .oe_sync_reset = "none";
defparam \printIns[2]~I .operation_mode = "output";
defparam \printIns[2]~I .output_async_reset = "none";
defparam \printIns[2]~I .output_power_up = "low";
defparam \printIns[2]~I .output_register_mode = "none";
defparam \printIns[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[3]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[3]));
// synopsys translate_off
defparam \printIns[3]~I .input_async_reset = "none";
defparam \printIns[3]~I .input_power_up = "low";
defparam \printIns[3]~I .input_register_mode = "none";
defparam \printIns[3]~I .input_sync_reset = "none";
defparam \printIns[3]~I .oe_async_reset = "none";
defparam \printIns[3]~I .oe_power_up = "low";
defparam \printIns[3]~I .oe_register_mode = "none";
defparam \printIns[3]~I .oe_sync_reset = "none";
defparam \printIns[3]~I .operation_mode = "output";
defparam \printIns[3]~I .output_async_reset = "none";
defparam \printIns[3]~I .output_power_up = "low";
defparam \printIns[3]~I .output_register_mode = "none";
defparam \printIns[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[4]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[4]));
// synopsys translate_off
defparam \printIns[4]~I .input_async_reset = "none";
defparam \printIns[4]~I .input_power_up = "low";
defparam \printIns[4]~I .input_register_mode = "none";
defparam \printIns[4]~I .input_sync_reset = "none";
defparam \printIns[4]~I .oe_async_reset = "none";
defparam \printIns[4]~I .oe_power_up = "low";
defparam \printIns[4]~I .oe_register_mode = "none";
defparam \printIns[4]~I .oe_sync_reset = "none";
defparam \printIns[4]~I .operation_mode = "output";
defparam \printIns[4]~I .output_async_reset = "none";
defparam \printIns[4]~I .output_power_up = "low";
defparam \printIns[4]~I .output_register_mode = "none";
defparam \printIns[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[5]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[5]));
// synopsys translate_off
defparam \printIns[5]~I .input_async_reset = "none";
defparam \printIns[5]~I .input_power_up = "low";
defparam \printIns[5]~I .input_register_mode = "none";
defparam \printIns[5]~I .input_sync_reset = "none";
defparam \printIns[5]~I .oe_async_reset = "none";
defparam \printIns[5]~I .oe_power_up = "low";
defparam \printIns[5]~I .oe_register_mode = "none";
defparam \printIns[5]~I .oe_sync_reset = "none";
defparam \printIns[5]~I .operation_mode = "output";
defparam \printIns[5]~I .output_async_reset = "none";
defparam \printIns[5]~I .output_power_up = "low";
defparam \printIns[5]~I .output_register_mode = "none";
defparam \printIns[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[6]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[6]));
// synopsys translate_off
defparam \printIns[6]~I .input_async_reset = "none";
defparam \printIns[6]~I .input_power_up = "low";
defparam \printIns[6]~I .input_register_mode = "none";
defparam \printIns[6]~I .input_sync_reset = "none";
defparam \printIns[6]~I .oe_async_reset = "none";
defparam \printIns[6]~I .oe_power_up = "low";
defparam \printIns[6]~I .oe_register_mode = "none";
defparam \printIns[6]~I .oe_sync_reset = "none";
defparam \printIns[6]~I .operation_mode = "output";
defparam \printIns[6]~I .output_async_reset = "none";
defparam \printIns[6]~I .output_power_up = "low";
defparam \printIns[6]~I .output_register_mode = "none";
defparam \printIns[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[7]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[7]));
// synopsys translate_off
defparam \printIns[7]~I .input_async_reset = "none";
defparam \printIns[7]~I .input_power_up = "low";
defparam \printIns[7]~I .input_register_mode = "none";
defparam \printIns[7]~I .input_sync_reset = "none";
defparam \printIns[7]~I .oe_async_reset = "none";
defparam \printIns[7]~I .oe_power_up = "low";
defparam \printIns[7]~I .oe_register_mode = "none";
defparam \printIns[7]~I .oe_sync_reset = "none";
defparam \printIns[7]~I .operation_mode = "output";
defparam \printIns[7]~I .output_async_reset = "none";
defparam \printIns[7]~I .output_power_up = "low";
defparam \printIns[7]~I .output_register_mode = "none";
defparam \printIns[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[8]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[8]));
// synopsys translate_off
defparam \printIns[8]~I .input_async_reset = "none";
defparam \printIns[8]~I .input_power_up = "low";
defparam \printIns[8]~I .input_register_mode = "none";
defparam \printIns[8]~I .input_sync_reset = "none";
defparam \printIns[8]~I .oe_async_reset = "none";
defparam \printIns[8]~I .oe_power_up = "low";
defparam \printIns[8]~I .oe_register_mode = "none";
defparam \printIns[8]~I .oe_sync_reset = "none";
defparam \printIns[8]~I .operation_mode = "output";
defparam \printIns[8]~I .output_async_reset = "none";
defparam \printIns[8]~I .output_power_up = "low";
defparam \printIns[8]~I .output_register_mode = "none";
defparam \printIns[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[9]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[9]));
// synopsys translate_off
defparam \printIns[9]~I .input_async_reset = "none";
defparam \printIns[9]~I .input_power_up = "low";
defparam \printIns[9]~I .input_register_mode = "none";
defparam \printIns[9]~I .input_sync_reset = "none";
defparam \printIns[9]~I .oe_async_reset = "none";
defparam \printIns[9]~I .oe_power_up = "low";
defparam \printIns[9]~I .oe_register_mode = "none";
defparam \printIns[9]~I .oe_sync_reset = "none";
defparam \printIns[9]~I .operation_mode = "output";
defparam \printIns[9]~I .output_async_reset = "none";
defparam \printIns[9]~I .output_power_up = "low";
defparam \printIns[9]~I .output_register_mode = "none";
defparam \printIns[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[10]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[10]));
// synopsys translate_off
defparam \printIns[10]~I .input_async_reset = "none";
defparam \printIns[10]~I .input_power_up = "low";
defparam \printIns[10]~I .input_register_mode = "none";
defparam \printIns[10]~I .input_sync_reset = "none";
defparam \printIns[10]~I .oe_async_reset = "none";
defparam \printIns[10]~I .oe_power_up = "low";
defparam \printIns[10]~I .oe_register_mode = "none";
defparam \printIns[10]~I .oe_sync_reset = "none";
defparam \printIns[10]~I .operation_mode = "output";
defparam \printIns[10]~I .output_async_reset = "none";
defparam \printIns[10]~I .output_power_up = "low";
defparam \printIns[10]~I .output_register_mode = "none";
defparam \printIns[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[11]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[11]));
// synopsys translate_off
defparam \printIns[11]~I .input_async_reset = "none";
defparam \printIns[11]~I .input_power_up = "low";
defparam \printIns[11]~I .input_register_mode = "none";
defparam \printIns[11]~I .input_sync_reset = "none";
defparam \printIns[11]~I .oe_async_reset = "none";
defparam \printIns[11]~I .oe_power_up = "low";
defparam \printIns[11]~I .oe_register_mode = "none";
defparam \printIns[11]~I .oe_sync_reset = "none";
defparam \printIns[11]~I .operation_mode = "output";
defparam \printIns[11]~I .output_async_reset = "none";
defparam \printIns[11]~I .output_power_up = "low";
defparam \printIns[11]~I .output_register_mode = "none";
defparam \printIns[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[12]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[12]));
// synopsys translate_off
defparam \printIns[12]~I .input_async_reset = "none";
defparam \printIns[12]~I .input_power_up = "low";
defparam \printIns[12]~I .input_register_mode = "none";
defparam \printIns[12]~I .input_sync_reset = "none";
defparam \printIns[12]~I .oe_async_reset = "none";
defparam \printIns[12]~I .oe_power_up = "low";
defparam \printIns[12]~I .oe_register_mode = "none";
defparam \printIns[12]~I .oe_sync_reset = "none";
defparam \printIns[12]~I .operation_mode = "output";
defparam \printIns[12]~I .output_async_reset = "none";
defparam \printIns[12]~I .output_power_up = "low";
defparam \printIns[12]~I .output_register_mode = "none";
defparam \printIns[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[13]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[13]));
// synopsys translate_off
defparam \printIns[13]~I .input_async_reset = "none";
defparam \printIns[13]~I .input_power_up = "low";
defparam \printIns[13]~I .input_register_mode = "none";
defparam \printIns[13]~I .input_sync_reset = "none";
defparam \printIns[13]~I .oe_async_reset = "none";
defparam \printIns[13]~I .oe_power_up = "low";
defparam \printIns[13]~I .oe_register_mode = "none";
defparam \printIns[13]~I .oe_sync_reset = "none";
defparam \printIns[13]~I .operation_mode = "output";
defparam \printIns[13]~I .output_async_reset = "none";
defparam \printIns[13]~I .output_power_up = "low";
defparam \printIns[13]~I .output_register_mode = "none";
defparam \printIns[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[14]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[14]));
// synopsys translate_off
defparam \printIns[14]~I .input_async_reset = "none";
defparam \printIns[14]~I .input_power_up = "low";
defparam \printIns[14]~I .input_register_mode = "none";
defparam \printIns[14]~I .input_sync_reset = "none";
defparam \printIns[14]~I .oe_async_reset = "none";
defparam \printIns[14]~I .oe_power_up = "low";
defparam \printIns[14]~I .oe_register_mode = "none";
defparam \printIns[14]~I .oe_sync_reset = "none";
defparam \printIns[14]~I .operation_mode = "output";
defparam \printIns[14]~I .output_async_reset = "none";
defparam \printIns[14]~I .output_power_up = "low";
defparam \printIns[14]~I .output_register_mode = "none";
defparam \printIns[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[15]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[15]));
// synopsys translate_off
defparam \printIns[15]~I .input_async_reset = "none";
defparam \printIns[15]~I .input_power_up = "low";
defparam \printIns[15]~I .input_register_mode = "none";
defparam \printIns[15]~I .input_sync_reset = "none";
defparam \printIns[15]~I .oe_async_reset = "none";
defparam \printIns[15]~I .oe_power_up = "low";
defparam \printIns[15]~I .oe_register_mode = "none";
defparam \printIns[15]~I .oe_sync_reset = "none";
defparam \printIns[15]~I .operation_mode = "output";
defparam \printIns[15]~I .output_async_reset = "none";
defparam \printIns[15]~I .output_power_up = "low";
defparam \printIns[15]~I .output_register_mode = "none";
defparam \printIns[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[16]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[16]));
// synopsys translate_off
defparam \printIns[16]~I .input_async_reset = "none";
defparam \printIns[16]~I .input_power_up = "low";
defparam \printIns[16]~I .input_register_mode = "none";
defparam \printIns[16]~I .input_sync_reset = "none";
defparam \printIns[16]~I .oe_async_reset = "none";
defparam \printIns[16]~I .oe_power_up = "low";
defparam \printIns[16]~I .oe_register_mode = "none";
defparam \printIns[16]~I .oe_sync_reset = "none";
defparam \printIns[16]~I .operation_mode = "output";
defparam \printIns[16]~I .output_async_reset = "none";
defparam \printIns[16]~I .output_power_up = "low";
defparam \printIns[16]~I .output_register_mode = "none";
defparam \printIns[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[17]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[17]));
// synopsys translate_off
defparam \printIns[17]~I .input_async_reset = "none";
defparam \printIns[17]~I .input_power_up = "low";
defparam \printIns[17]~I .input_register_mode = "none";
defparam \printIns[17]~I .input_sync_reset = "none";
defparam \printIns[17]~I .oe_async_reset = "none";
defparam \printIns[17]~I .oe_power_up = "low";
defparam \printIns[17]~I .oe_register_mode = "none";
defparam \printIns[17]~I .oe_sync_reset = "none";
defparam \printIns[17]~I .operation_mode = "output";
defparam \printIns[17]~I .output_async_reset = "none";
defparam \printIns[17]~I .output_power_up = "low";
defparam \printIns[17]~I .output_register_mode = "none";
defparam \printIns[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[18]));
// synopsys translate_off
defparam \printIns[18]~I .input_async_reset = "none";
defparam \printIns[18]~I .input_power_up = "low";
defparam \printIns[18]~I .input_register_mode = "none";
defparam \printIns[18]~I .input_sync_reset = "none";
defparam \printIns[18]~I .oe_async_reset = "none";
defparam \printIns[18]~I .oe_power_up = "low";
defparam \printIns[18]~I .oe_register_mode = "none";
defparam \printIns[18]~I .oe_sync_reset = "none";
defparam \printIns[18]~I .operation_mode = "output";
defparam \printIns[18]~I .output_async_reset = "none";
defparam \printIns[18]~I .output_power_up = "low";
defparam \printIns[18]~I .output_register_mode = "none";
defparam \printIns[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[19]));
// synopsys translate_off
defparam \printIns[19]~I .input_async_reset = "none";
defparam \printIns[19]~I .input_power_up = "low";
defparam \printIns[19]~I .input_register_mode = "none";
defparam \printIns[19]~I .input_sync_reset = "none";
defparam \printIns[19]~I .oe_async_reset = "none";
defparam \printIns[19]~I .oe_power_up = "low";
defparam \printIns[19]~I .oe_register_mode = "none";
defparam \printIns[19]~I .oe_sync_reset = "none";
defparam \printIns[19]~I .operation_mode = "output";
defparam \printIns[19]~I .output_async_reset = "none";
defparam \printIns[19]~I .output_power_up = "low";
defparam \printIns[19]~I .output_register_mode = "none";
defparam \printIns[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[20]));
// synopsys translate_off
defparam \printIns[20]~I .input_async_reset = "none";
defparam \printIns[20]~I .input_power_up = "low";
defparam \printIns[20]~I .input_register_mode = "none";
defparam \printIns[20]~I .input_sync_reset = "none";
defparam \printIns[20]~I .oe_async_reset = "none";
defparam \printIns[20]~I .oe_power_up = "low";
defparam \printIns[20]~I .oe_register_mode = "none";
defparam \printIns[20]~I .oe_sync_reset = "none";
defparam \printIns[20]~I .operation_mode = "output";
defparam \printIns[20]~I .output_async_reset = "none";
defparam \printIns[20]~I .output_power_up = "low";
defparam \printIns[20]~I .output_register_mode = "none";
defparam \printIns[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[21]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[21]));
// synopsys translate_off
defparam \printIns[21]~I .input_async_reset = "none";
defparam \printIns[21]~I .input_power_up = "low";
defparam \printIns[21]~I .input_register_mode = "none";
defparam \printIns[21]~I .input_sync_reset = "none";
defparam \printIns[21]~I .oe_async_reset = "none";
defparam \printIns[21]~I .oe_power_up = "low";
defparam \printIns[21]~I .oe_register_mode = "none";
defparam \printIns[21]~I .oe_sync_reset = "none";
defparam \printIns[21]~I .operation_mode = "output";
defparam \printIns[21]~I .output_async_reset = "none";
defparam \printIns[21]~I .output_power_up = "low";
defparam \printIns[21]~I .output_register_mode = "none";
defparam \printIns[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[22]~I (
	.datain(!\memoriaIns|my_rom~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[22]));
// synopsys translate_off
defparam \printIns[22]~I .input_async_reset = "none";
defparam \printIns[22]~I .input_power_up = "low";
defparam \printIns[22]~I .input_register_mode = "none";
defparam \printIns[22]~I .input_sync_reset = "none";
defparam \printIns[22]~I .oe_async_reset = "none";
defparam \printIns[22]~I .oe_power_up = "low";
defparam \printIns[22]~I .oe_register_mode = "none";
defparam \printIns[22]~I .oe_sync_reset = "none";
defparam \printIns[22]~I .operation_mode = "output";
defparam \printIns[22]~I .output_async_reset = "none";
defparam \printIns[22]~I .output_power_up = "low";
defparam \printIns[22]~I .output_register_mode = "none";
defparam \printIns[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[23]));
// synopsys translate_off
defparam \printIns[23]~I .input_async_reset = "none";
defparam \printIns[23]~I .input_power_up = "low";
defparam \printIns[23]~I .input_register_mode = "none";
defparam \printIns[23]~I .input_sync_reset = "none";
defparam \printIns[23]~I .oe_async_reset = "none";
defparam \printIns[23]~I .oe_power_up = "low";
defparam \printIns[23]~I .oe_register_mode = "none";
defparam \printIns[23]~I .oe_sync_reset = "none";
defparam \printIns[23]~I .operation_mode = "output";
defparam \printIns[23]~I .output_async_reset = "none";
defparam \printIns[23]~I .output_power_up = "low";
defparam \printIns[23]~I .output_register_mode = "none";
defparam \printIns[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[24]));
// synopsys translate_off
defparam \printIns[24]~I .input_async_reset = "none";
defparam \printIns[24]~I .input_power_up = "low";
defparam \printIns[24]~I .input_register_mode = "none";
defparam \printIns[24]~I .input_sync_reset = "none";
defparam \printIns[24]~I .oe_async_reset = "none";
defparam \printIns[24]~I .oe_power_up = "low";
defparam \printIns[24]~I .oe_register_mode = "none";
defparam \printIns[24]~I .oe_sync_reset = "none";
defparam \printIns[24]~I .operation_mode = "output";
defparam \printIns[24]~I .output_async_reset = "none";
defparam \printIns[24]~I .output_power_up = "low";
defparam \printIns[24]~I .output_register_mode = "none";
defparam \printIns[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIns[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIns[25]));
// synopsys translate_off
defparam \printIns[25]~I .input_async_reset = "none";
defparam \printIns[25]~I .input_power_up = "low";
defparam \printIns[25]~I .input_register_mode = "none";
defparam \printIns[25]~I .input_sync_reset = "none";
defparam \printIns[25]~I .oe_async_reset = "none";
defparam \printIns[25]~I .oe_power_up = "low";
defparam \printIns[25]~I .oe_register_mode = "none";
defparam \printIns[25]~I .oe_sync_reset = "none";
defparam \printIns[25]~I .operation_mode = "output";
defparam \printIns[25]~I .output_async_reset = "none";
defparam \printIns[25]~I .output_power_up = "low";
defparam \printIns[25]~I .output_register_mode = "none";
defparam \printIns[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIO[0]~I (
	.datain(\UnidadControl|est_actual.EstadoRand~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIO[0]));
// synopsys translate_off
defparam \printIO[0]~I .input_async_reset = "none";
defparam \printIO[0]~I .input_power_up = "low";
defparam \printIO[0]~I .input_register_mode = "none";
defparam \printIO[0]~I .input_sync_reset = "none";
defparam \printIO[0]~I .oe_async_reset = "none";
defparam \printIO[0]~I .oe_power_up = "low";
defparam \printIO[0]~I .oe_register_mode = "none";
defparam \printIO[0]~I .oe_sync_reset = "none";
defparam \printIO[0]~I .operation_mode = "output";
defparam \printIO[0]~I .output_async_reset = "none";
defparam \printIO[0]~I .output_power_up = "low";
defparam \printIO[0]~I .output_register_mode = "none";
defparam \printIO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printIO[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printIO[1]));
// synopsys translate_off
defparam \printIO[1]~I .input_async_reset = "none";
defparam \printIO[1]~I .input_power_up = "low";
defparam \printIO[1]~I .input_register_mode = "none";
defparam \printIO[1]~I .input_sync_reset = "none";
defparam \printIO[1]~I .oe_async_reset = "none";
defparam \printIO[1]~I .oe_power_up = "low";
defparam \printIO[1]~I .oe_register_mode = "none";
defparam \printIO[1]~I .oe_sync_reset = "none";
defparam \printIO[1]~I .operation_mode = "output";
defparam \printIO[1]~I .output_async_reset = "none";
defparam \printIO[1]~I .output_power_up = "low";
defparam \printIO[1]~I .output_register_mode = "none";
defparam \printIO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[0]~I (
	.datain(\MuxB|Output[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[0]));
// synopsys translate_off
defparam \printEntradaMem[0]~I .input_async_reset = "none";
defparam \printEntradaMem[0]~I .input_power_up = "low";
defparam \printEntradaMem[0]~I .input_register_mode = "none";
defparam \printEntradaMem[0]~I .input_sync_reset = "none";
defparam \printEntradaMem[0]~I .oe_async_reset = "none";
defparam \printEntradaMem[0]~I .oe_power_up = "low";
defparam \printEntradaMem[0]~I .oe_register_mode = "none";
defparam \printEntradaMem[0]~I .oe_sync_reset = "none";
defparam \printEntradaMem[0]~I .operation_mode = "output";
defparam \printEntradaMem[0]~I .output_async_reset = "none";
defparam \printEntradaMem[0]~I .output_power_up = "low";
defparam \printEntradaMem[0]~I .output_register_mode = "none";
defparam \printEntradaMem[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[1]~I (
	.datain(\MuxB|Output[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[1]));
// synopsys translate_off
defparam \printEntradaMem[1]~I .input_async_reset = "none";
defparam \printEntradaMem[1]~I .input_power_up = "low";
defparam \printEntradaMem[1]~I .input_register_mode = "none";
defparam \printEntradaMem[1]~I .input_sync_reset = "none";
defparam \printEntradaMem[1]~I .oe_async_reset = "none";
defparam \printEntradaMem[1]~I .oe_power_up = "low";
defparam \printEntradaMem[1]~I .oe_register_mode = "none";
defparam \printEntradaMem[1]~I .oe_sync_reset = "none";
defparam \printEntradaMem[1]~I .operation_mode = "output";
defparam \printEntradaMem[1]~I .output_async_reset = "none";
defparam \printEntradaMem[1]~I .output_power_up = "low";
defparam \printEntradaMem[1]~I .output_register_mode = "none";
defparam \printEntradaMem[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[2]~I (
	.datain(\MuxB|Output[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[2]));
// synopsys translate_off
defparam \printEntradaMem[2]~I .input_async_reset = "none";
defparam \printEntradaMem[2]~I .input_power_up = "low";
defparam \printEntradaMem[2]~I .input_register_mode = "none";
defparam \printEntradaMem[2]~I .input_sync_reset = "none";
defparam \printEntradaMem[2]~I .oe_async_reset = "none";
defparam \printEntradaMem[2]~I .oe_power_up = "low";
defparam \printEntradaMem[2]~I .oe_register_mode = "none";
defparam \printEntradaMem[2]~I .oe_sync_reset = "none";
defparam \printEntradaMem[2]~I .operation_mode = "output";
defparam \printEntradaMem[2]~I .output_async_reset = "none";
defparam \printEntradaMem[2]~I .output_power_up = "low";
defparam \printEntradaMem[2]~I .output_register_mode = "none";
defparam \printEntradaMem[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[3]~I (
	.datain(\MuxB|Output[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[3]));
// synopsys translate_off
defparam \printEntradaMem[3]~I .input_async_reset = "none";
defparam \printEntradaMem[3]~I .input_power_up = "low";
defparam \printEntradaMem[3]~I .input_register_mode = "none";
defparam \printEntradaMem[3]~I .input_sync_reset = "none";
defparam \printEntradaMem[3]~I .oe_async_reset = "none";
defparam \printEntradaMem[3]~I .oe_power_up = "low";
defparam \printEntradaMem[3]~I .oe_register_mode = "none";
defparam \printEntradaMem[3]~I .oe_sync_reset = "none";
defparam \printEntradaMem[3]~I .operation_mode = "output";
defparam \printEntradaMem[3]~I .output_async_reset = "none";
defparam \printEntradaMem[3]~I .output_power_up = "low";
defparam \printEntradaMem[3]~I .output_register_mode = "none";
defparam \printEntradaMem[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[4]~I (
	.datain(\MuxB|Output[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[4]));
// synopsys translate_off
defparam \printEntradaMem[4]~I .input_async_reset = "none";
defparam \printEntradaMem[4]~I .input_power_up = "low";
defparam \printEntradaMem[4]~I .input_register_mode = "none";
defparam \printEntradaMem[4]~I .input_sync_reset = "none";
defparam \printEntradaMem[4]~I .oe_async_reset = "none";
defparam \printEntradaMem[4]~I .oe_power_up = "low";
defparam \printEntradaMem[4]~I .oe_register_mode = "none";
defparam \printEntradaMem[4]~I .oe_sync_reset = "none";
defparam \printEntradaMem[4]~I .operation_mode = "output";
defparam \printEntradaMem[4]~I .output_async_reset = "none";
defparam \printEntradaMem[4]~I .output_power_up = "low";
defparam \printEntradaMem[4]~I .output_register_mode = "none";
defparam \printEntradaMem[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[5]~I (
	.datain(\MuxB|Output[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[5]));
// synopsys translate_off
defparam \printEntradaMem[5]~I .input_async_reset = "none";
defparam \printEntradaMem[5]~I .input_power_up = "low";
defparam \printEntradaMem[5]~I .input_register_mode = "none";
defparam \printEntradaMem[5]~I .input_sync_reset = "none";
defparam \printEntradaMem[5]~I .oe_async_reset = "none";
defparam \printEntradaMem[5]~I .oe_power_up = "low";
defparam \printEntradaMem[5]~I .oe_register_mode = "none";
defparam \printEntradaMem[5]~I .oe_sync_reset = "none";
defparam \printEntradaMem[5]~I .operation_mode = "output";
defparam \printEntradaMem[5]~I .output_async_reset = "none";
defparam \printEntradaMem[5]~I .output_power_up = "low";
defparam \printEntradaMem[5]~I .output_register_mode = "none";
defparam \printEntradaMem[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[6]~I (
	.datain(\MuxB|Output[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[6]));
// synopsys translate_off
defparam \printEntradaMem[6]~I .input_async_reset = "none";
defparam \printEntradaMem[6]~I .input_power_up = "low";
defparam \printEntradaMem[6]~I .input_register_mode = "none";
defparam \printEntradaMem[6]~I .input_sync_reset = "none";
defparam \printEntradaMem[6]~I .oe_async_reset = "none";
defparam \printEntradaMem[6]~I .oe_power_up = "low";
defparam \printEntradaMem[6]~I .oe_register_mode = "none";
defparam \printEntradaMem[6]~I .oe_sync_reset = "none";
defparam \printEntradaMem[6]~I .operation_mode = "output";
defparam \printEntradaMem[6]~I .output_async_reset = "none";
defparam \printEntradaMem[6]~I .output_power_up = "low";
defparam \printEntradaMem[6]~I .output_register_mode = "none";
defparam \printEntradaMem[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[7]~I (
	.datain(\MuxB|Output[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[7]));
// synopsys translate_off
defparam \printEntradaMem[7]~I .input_async_reset = "none";
defparam \printEntradaMem[7]~I .input_power_up = "low";
defparam \printEntradaMem[7]~I .input_register_mode = "none";
defparam \printEntradaMem[7]~I .input_sync_reset = "none";
defparam \printEntradaMem[7]~I .oe_async_reset = "none";
defparam \printEntradaMem[7]~I .oe_power_up = "low";
defparam \printEntradaMem[7]~I .oe_register_mode = "none";
defparam \printEntradaMem[7]~I .oe_sync_reset = "none";
defparam \printEntradaMem[7]~I .operation_mode = "output";
defparam \printEntradaMem[7]~I .output_async_reset = "none";
defparam \printEntradaMem[7]~I .output_power_up = "low";
defparam \printEntradaMem[7]~I .output_register_mode = "none";
defparam \printEntradaMem[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[8]~I (
	.datain(\MuxB|Output[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[8]));
// synopsys translate_off
defparam \printEntradaMem[8]~I .input_async_reset = "none";
defparam \printEntradaMem[8]~I .input_power_up = "low";
defparam \printEntradaMem[8]~I .input_register_mode = "none";
defparam \printEntradaMem[8]~I .input_sync_reset = "none";
defparam \printEntradaMem[8]~I .oe_async_reset = "none";
defparam \printEntradaMem[8]~I .oe_power_up = "low";
defparam \printEntradaMem[8]~I .oe_register_mode = "none";
defparam \printEntradaMem[8]~I .oe_sync_reset = "none";
defparam \printEntradaMem[8]~I .operation_mode = "output";
defparam \printEntradaMem[8]~I .output_async_reset = "none";
defparam \printEntradaMem[8]~I .output_power_up = "low";
defparam \printEntradaMem[8]~I .output_register_mode = "none";
defparam \printEntradaMem[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[9]~I (
	.datain(\MuxB|Output[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[9]));
// synopsys translate_off
defparam \printEntradaMem[9]~I .input_async_reset = "none";
defparam \printEntradaMem[9]~I .input_power_up = "low";
defparam \printEntradaMem[9]~I .input_register_mode = "none";
defparam \printEntradaMem[9]~I .input_sync_reset = "none";
defparam \printEntradaMem[9]~I .oe_async_reset = "none";
defparam \printEntradaMem[9]~I .oe_power_up = "low";
defparam \printEntradaMem[9]~I .oe_register_mode = "none";
defparam \printEntradaMem[9]~I .oe_sync_reset = "none";
defparam \printEntradaMem[9]~I .operation_mode = "output";
defparam \printEntradaMem[9]~I .output_async_reset = "none";
defparam \printEntradaMem[9]~I .output_power_up = "low";
defparam \printEntradaMem[9]~I .output_register_mode = "none";
defparam \printEntradaMem[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[10]~I (
	.datain(\MuxB|Output[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[10]));
// synopsys translate_off
defparam \printEntradaMem[10]~I .input_async_reset = "none";
defparam \printEntradaMem[10]~I .input_power_up = "low";
defparam \printEntradaMem[10]~I .input_register_mode = "none";
defparam \printEntradaMem[10]~I .input_sync_reset = "none";
defparam \printEntradaMem[10]~I .oe_async_reset = "none";
defparam \printEntradaMem[10]~I .oe_power_up = "low";
defparam \printEntradaMem[10]~I .oe_register_mode = "none";
defparam \printEntradaMem[10]~I .oe_sync_reset = "none";
defparam \printEntradaMem[10]~I .operation_mode = "output";
defparam \printEntradaMem[10]~I .output_async_reset = "none";
defparam \printEntradaMem[10]~I .output_power_up = "low";
defparam \printEntradaMem[10]~I .output_register_mode = "none";
defparam \printEntradaMem[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[11]~I (
	.datain(\MuxB|Output[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[11]));
// synopsys translate_off
defparam \printEntradaMem[11]~I .input_async_reset = "none";
defparam \printEntradaMem[11]~I .input_power_up = "low";
defparam \printEntradaMem[11]~I .input_register_mode = "none";
defparam \printEntradaMem[11]~I .input_sync_reset = "none";
defparam \printEntradaMem[11]~I .oe_async_reset = "none";
defparam \printEntradaMem[11]~I .oe_power_up = "low";
defparam \printEntradaMem[11]~I .oe_register_mode = "none";
defparam \printEntradaMem[11]~I .oe_sync_reset = "none";
defparam \printEntradaMem[11]~I .operation_mode = "output";
defparam \printEntradaMem[11]~I .output_async_reset = "none";
defparam \printEntradaMem[11]~I .output_power_up = "low";
defparam \printEntradaMem[11]~I .output_register_mode = "none";
defparam \printEntradaMem[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[12]~I (
	.datain(\MuxB|Output[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[12]));
// synopsys translate_off
defparam \printEntradaMem[12]~I .input_async_reset = "none";
defparam \printEntradaMem[12]~I .input_power_up = "low";
defparam \printEntradaMem[12]~I .input_register_mode = "none";
defparam \printEntradaMem[12]~I .input_sync_reset = "none";
defparam \printEntradaMem[12]~I .oe_async_reset = "none";
defparam \printEntradaMem[12]~I .oe_power_up = "low";
defparam \printEntradaMem[12]~I .oe_register_mode = "none";
defparam \printEntradaMem[12]~I .oe_sync_reset = "none";
defparam \printEntradaMem[12]~I .operation_mode = "output";
defparam \printEntradaMem[12]~I .output_async_reset = "none";
defparam \printEntradaMem[12]~I .output_power_up = "low";
defparam \printEntradaMem[12]~I .output_register_mode = "none";
defparam \printEntradaMem[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \printEntradaMem[13]~I (
	.datain(\MuxB|Output[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(printEntradaMem[13]));
// synopsys translate_off
defparam \printEntradaMem[13]~I .input_async_reset = "none";
defparam \printEntradaMem[13]~I .input_power_up = "low";
defparam \printEntradaMem[13]~I .input_register_mode = "none";
defparam \printEntradaMem[13]~I .input_sync_reset = "none";
defparam \printEntradaMem[13]~I .oe_async_reset = "none";
defparam \printEntradaMem[13]~I .oe_power_up = "low";
defparam \printEntradaMem[13]~I .oe_register_mode = "none";
defparam \printEntradaMem[13]~I .oe_sync_reset = "none";
defparam \printEntradaMem[13]~I .operation_mode = "output";
defparam \printEntradaMem[13]~I .output_async_reset = "none";
defparam \printEntradaMem[13]~I .output_power_up = "low";
defparam \printEntradaMem[13]~I .output_register_mode = "none";
defparam \printEntradaMem[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ResetButton~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResetButton));
// synopsys translate_off
defparam \ResetButton~I .input_async_reset = "none";
defparam \ResetButton~I .input_power_up = "low";
defparam \ResetButton~I .input_register_mode = "none";
defparam \ResetButton~I .input_sync_reset = "none";
defparam \ResetButton~I .oe_async_reset = "none";
defparam \ResetButton~I .oe_power_up = "low";
defparam \ResetButton~I .oe_register_mode = "none";
defparam \ResetButton~I .oe_sync_reset = "none";
defparam \ResetButton~I .operation_mode = "input";
defparam \ResetButton~I .output_async_reset = "none";
defparam \ResetButton~I .output_power_up = "low";
defparam \ResetButton~I .output_register_mode = "none";
defparam \ResetButton~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches0[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches0[1]));
// synopsys translate_off
defparam \switches0[1]~I .input_async_reset = "none";
defparam \switches0[1]~I .input_power_up = "low";
defparam \switches0[1]~I .input_register_mode = "none";
defparam \switches0[1]~I .input_sync_reset = "none";
defparam \switches0[1]~I .oe_async_reset = "none";
defparam \switches0[1]~I .oe_power_up = "low";
defparam \switches0[1]~I .oe_register_mode = "none";
defparam \switches0[1]~I .oe_sync_reset = "none";
defparam \switches0[1]~I .operation_mode = "input";
defparam \switches0[1]~I .output_async_reset = "none";
defparam \switches0[1]~I .output_power_up = "low";
defparam \switches0[1]~I .output_register_mode = "none";
defparam \switches0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches0[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches0[2]));
// synopsys translate_off
defparam \switches0[2]~I .input_async_reset = "none";
defparam \switches0[2]~I .input_power_up = "low";
defparam \switches0[2]~I .input_register_mode = "none";
defparam \switches0[2]~I .input_sync_reset = "none";
defparam \switches0[2]~I .oe_async_reset = "none";
defparam \switches0[2]~I .oe_power_up = "low";
defparam \switches0[2]~I .oe_register_mode = "none";
defparam \switches0[2]~I .oe_sync_reset = "none";
defparam \switches0[2]~I .operation_mode = "input";
defparam \switches0[2]~I .output_async_reset = "none";
defparam \switches0[2]~I .output_power_up = "low";
defparam \switches0[2]~I .output_register_mode = "none";
defparam \switches0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches0[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches0[3]));
// synopsys translate_off
defparam \switches0[3]~I .input_async_reset = "none";
defparam \switches0[3]~I .input_power_up = "low";
defparam \switches0[3]~I .input_register_mode = "none";
defparam \switches0[3]~I .input_sync_reset = "none";
defparam \switches0[3]~I .oe_async_reset = "none";
defparam \switches0[3]~I .oe_power_up = "low";
defparam \switches0[3]~I .oe_register_mode = "none";
defparam \switches0[3]~I .oe_sync_reset = "none";
defparam \switches0[3]~I .operation_mode = "input";
defparam \switches0[3]~I .output_async_reset = "none";
defparam \switches0[3]~I .output_power_up = "low";
defparam \switches0[3]~I .output_register_mode = "none";
defparam \switches0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches0[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches0[0]));
// synopsys translate_off
defparam \switches0[0]~I .input_async_reset = "none";
defparam \switches0[0]~I .input_power_up = "low";
defparam \switches0[0]~I .input_register_mode = "none";
defparam \switches0[0]~I .input_sync_reset = "none";
defparam \switches0[0]~I .oe_async_reset = "none";
defparam \switches0[0]~I .oe_power_up = "low";
defparam \switches0[0]~I .oe_register_mode = "none";
defparam \switches0[0]~I .oe_sync_reset = "none";
defparam \switches0[0]~I .operation_mode = "input";
defparam \switches0[0]~I .output_async_reset = "none";
defparam \switches0[0]~I .output_power_up = "low";
defparam \switches0[0]~I .output_register_mode = "none";
defparam \switches0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches1[1]));
// synopsys translate_off
defparam \switches1[1]~I .input_async_reset = "none";
defparam \switches1[1]~I .input_power_up = "low";
defparam \switches1[1]~I .input_register_mode = "none";
defparam \switches1[1]~I .input_sync_reset = "none";
defparam \switches1[1]~I .oe_async_reset = "none";
defparam \switches1[1]~I .oe_power_up = "low";
defparam \switches1[1]~I .oe_register_mode = "none";
defparam \switches1[1]~I .oe_sync_reset = "none";
defparam \switches1[1]~I .operation_mode = "input";
defparam \switches1[1]~I .output_async_reset = "none";
defparam \switches1[1]~I .output_power_up = "low";
defparam \switches1[1]~I .output_register_mode = "none";
defparam \switches1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches1[2]));
// synopsys translate_off
defparam \switches1[2]~I .input_async_reset = "none";
defparam \switches1[2]~I .input_power_up = "low";
defparam \switches1[2]~I .input_register_mode = "none";
defparam \switches1[2]~I .input_sync_reset = "none";
defparam \switches1[2]~I .oe_async_reset = "none";
defparam \switches1[2]~I .oe_power_up = "low";
defparam \switches1[2]~I .oe_register_mode = "none";
defparam \switches1[2]~I .oe_sync_reset = "none";
defparam \switches1[2]~I .operation_mode = "input";
defparam \switches1[2]~I .output_async_reset = "none";
defparam \switches1[2]~I .output_power_up = "low";
defparam \switches1[2]~I .output_register_mode = "none";
defparam \switches1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches1[3]));
// synopsys translate_off
defparam \switches1[3]~I .input_async_reset = "none";
defparam \switches1[3]~I .input_power_up = "low";
defparam \switches1[3]~I .input_register_mode = "none";
defparam \switches1[3]~I .input_sync_reset = "none";
defparam \switches1[3]~I .oe_async_reset = "none";
defparam \switches1[3]~I .oe_power_up = "low";
defparam \switches1[3]~I .oe_register_mode = "none";
defparam \switches1[3]~I .oe_sync_reset = "none";
defparam \switches1[3]~I .operation_mode = "input";
defparam \switches1[3]~I .output_async_reset = "none";
defparam \switches1[3]~I .output_power_up = "low";
defparam \switches1[3]~I .output_register_mode = "none";
defparam \switches1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches1[0]));
// synopsys translate_off
defparam \switches1[0]~I .input_async_reset = "none";
defparam \switches1[0]~I .input_power_up = "low";
defparam \switches1[0]~I .input_register_mode = "none";
defparam \switches1[0]~I .input_sync_reset = "none";
defparam \switches1[0]~I .oe_async_reset = "none";
defparam \switches1[0]~I .oe_power_up = "low";
defparam \switches1[0]~I .oe_register_mode = "none";
defparam \switches1[0]~I .oe_sync_reset = "none";
defparam \switches1[0]~I .operation_mode = "input";
defparam \switches1[0]~I .output_async_reset = "none";
defparam \switches1[0]~I .output_power_up = "low";
defparam \switches1[0]~I .output_register_mode = "none";
defparam \switches1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches2[0]));
// synopsys translate_off
defparam \switches2[0]~I .input_async_reset = "none";
defparam \switches2[0]~I .input_power_up = "low";
defparam \switches2[0]~I .input_register_mode = "none";
defparam \switches2[0]~I .input_sync_reset = "none";
defparam \switches2[0]~I .oe_async_reset = "none";
defparam \switches2[0]~I .oe_power_up = "low";
defparam \switches2[0]~I .oe_register_mode = "none";
defparam \switches2[0]~I .oe_sync_reset = "none";
defparam \switches2[0]~I .operation_mode = "input";
defparam \switches2[0]~I .output_async_reset = "none";
defparam \switches2[0]~I .output_power_up = "low";
defparam \switches2[0]~I .output_register_mode = "none";
defparam \switches2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \switches2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(switches2[1]));
// synopsys translate_off
defparam \switches2[1]~I .input_async_reset = "none";
defparam \switches2[1]~I .input_power_up = "low";
defparam \switches2[1]~I .input_register_mode = "none";
defparam \switches2[1]~I .input_sync_reset = "none";
defparam \switches2[1]~I .oe_async_reset = "none";
defparam \switches2[1]~I .oe_power_up = "low";
defparam \switches2[1]~I .oe_register_mode = "none";
defparam \switches2[1]~I .oe_sync_reset = "none";
defparam \switches2[1]~I .operation_mode = "input";
defparam \switches2[1]~I .output_async_reset = "none";
defparam \switches2[1]~I .output_power_up = "low";
defparam \switches2[1]~I .output_register_mode = "none";
defparam \switches2[1]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
