#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20cebc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x211c1e0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x20ccef0 .functor NOT 1, L_0x2146520, C4<0>, C4<0>, C4<0>;
L_0x20e7f70 .functor XOR 8, L_0x21460b0, L_0x2146270, C4<00000000>, C4<00000000>;
L_0x211d600 .functor XOR 8, L_0x20e7f70, L_0x21463b0, C4<00000000>, C4<00000000>;
v0x2143c90_0 .net *"_ivl_10", 7 0, L_0x21463b0;  1 drivers
v0x2143d90_0 .net *"_ivl_12", 7 0, L_0x211d600;  1 drivers
v0x2143e70_0 .net *"_ivl_2", 7 0, L_0x2146010;  1 drivers
v0x2143f30_0 .net *"_ivl_4", 7 0, L_0x21460b0;  1 drivers
v0x2144010_0 .net *"_ivl_6", 7 0, L_0x2146270;  1 drivers
v0x2144140_0 .net *"_ivl_8", 7 0, L_0x20e7f70;  1 drivers
v0x2144220_0 .net "areset", 0 0, L_0x20cd300;  1 drivers
v0x21442c0_0 .var "clk", 0 0;
v0x2144360_0 .net "predict_history_dut", 6 0, v0x2143030_0;  1 drivers
v0x21444b0_0 .net "predict_history_ref", 6 0, L_0x2145e80;  1 drivers
v0x2144550_0 .net "predict_pc", 6 0, L_0x2145110;  1 drivers
v0x21445f0_0 .net "predict_taken_dut", 0 0, v0x2143220_0;  1 drivers
v0x2144690_0 .net "predict_taken_ref", 0 0, L_0x2145cc0;  1 drivers
v0x2144730_0 .net "predict_valid", 0 0, v0x21405c0_0;  1 drivers
v0x21447d0_0 .var/2u "stats1", 223 0;
v0x2144870_0 .var/2u "strobe", 0 0;
v0x2144930_0 .net "tb_match", 0 0, L_0x2146520;  1 drivers
v0x2144ae0_0 .net "tb_mismatch", 0 0, L_0x20ccef0;  1 drivers
v0x2144b80_0 .net "train_history", 6 0, L_0x21456c0;  1 drivers
v0x2144c40_0 .net "train_mispredicted", 0 0, L_0x2145560;  1 drivers
v0x2144ce0_0 .net "train_pc", 6 0, L_0x2145850;  1 drivers
v0x2144da0_0 .net "train_taken", 0 0, L_0x2145340;  1 drivers
v0x2144e40_0 .net "train_valid", 0 0, v0x2140f40_0;  1 drivers
v0x2144ee0_0 .net "wavedrom_enable", 0 0, v0x2141010_0;  1 drivers
v0x2144f80_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x21410b0_0;  1 drivers
v0x2145020_0 .net "wavedrom_title", 511 0, v0x2141190_0;  1 drivers
L_0x2146010 .concat [ 7 1 0 0], L_0x2145e80, L_0x2145cc0;
L_0x21460b0 .concat [ 7 1 0 0], L_0x2145e80, L_0x2145cc0;
L_0x2146270 .concat [ 7 1 0 0], v0x2143030_0, v0x2143220_0;
L_0x21463b0 .concat [ 7 1 0 0], L_0x2145e80, L_0x2145cc0;
L_0x2146520 .cmp/eeq 8, L_0x2146010, L_0x211d600;
S_0x20cc270 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x211c1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x211aad0 .param/l "LNT" 0 3 22, C4<01>;
P_0x211ab10 .param/l "LT" 0 3 22, C4<10>;
P_0x211ab50 .param/l "SNT" 0 3 22, C4<00>;
P_0x211ab90 .param/l "ST" 0 3 22, C4<11>;
P_0x211abd0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x20cd7e0 .functor XOR 7, v0x213e760_0, L_0x2145110, C4<0000000>, C4<0000000>;
L_0x20f9200 .functor XOR 7, L_0x21456c0, L_0x2145850, C4<0000000>, C4<0000000>;
v0x210b7b0_0 .net *"_ivl_11", 0 0, L_0x2145bd0;  1 drivers
L_0x7f1bc6b161c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x210ba80_0 .net *"_ivl_12", 0 0, L_0x7f1bc6b161c8;  1 drivers
L_0x7f1bc6b16210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x20ccf60_0 .net *"_ivl_16", 6 0, L_0x7f1bc6b16210;  1 drivers
v0x20cd1a0_0 .net *"_ivl_4", 1 0, L_0x21459e0;  1 drivers
v0x20cd370_0 .net *"_ivl_6", 8 0, L_0x2145ae0;  1 drivers
L_0x7f1bc6b16180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x20cd8d0_0 .net *"_ivl_9", 1 0, L_0x7f1bc6b16180;  1 drivers
v0x213e440_0 .net "areset", 0 0, L_0x20cd300;  alias, 1 drivers
v0x213e500_0 .net "clk", 0 0, v0x21442c0_0;  1 drivers
v0x213e5c0 .array "pht", 0 127, 1 0;
v0x213e680_0 .net "predict_history", 6 0, L_0x2145e80;  alias, 1 drivers
v0x213e760_0 .var "predict_history_r", 6 0;
v0x213e840_0 .net "predict_index", 6 0, L_0x20cd7e0;  1 drivers
v0x213e920_0 .net "predict_pc", 6 0, L_0x2145110;  alias, 1 drivers
v0x213ea00_0 .net "predict_taken", 0 0, L_0x2145cc0;  alias, 1 drivers
v0x213eac0_0 .net "predict_valid", 0 0, v0x21405c0_0;  alias, 1 drivers
v0x213eb80_0 .net "train_history", 6 0, L_0x21456c0;  alias, 1 drivers
v0x213ec60_0 .net "train_index", 6 0, L_0x20f9200;  1 drivers
v0x213ed40_0 .net "train_mispredicted", 0 0, L_0x2145560;  alias, 1 drivers
v0x213ee00_0 .net "train_pc", 6 0, L_0x2145850;  alias, 1 drivers
v0x213eee0_0 .net "train_taken", 0 0, L_0x2145340;  alias, 1 drivers
v0x213efa0_0 .net "train_valid", 0 0, v0x2140f40_0;  alias, 1 drivers
E_0x20debf0 .event posedge, v0x213e440_0, v0x213e500_0;
L_0x21459e0 .array/port v0x213e5c0, L_0x2145ae0;
L_0x2145ae0 .concat [ 7 2 0 0], L_0x20cd7e0, L_0x7f1bc6b16180;
L_0x2145bd0 .part L_0x21459e0, 1, 1;
L_0x2145cc0 .functor MUXZ 1, L_0x7f1bc6b161c8, L_0x2145bd0, v0x21405c0_0, C4<>;
L_0x2145e80 .functor MUXZ 7, L_0x7f1bc6b16210, v0x213e760_0, v0x21405c0_0, C4<>;
S_0x20d2630 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x20cc270;
 .timescale -12 -12;
v0x210b390_0 .var/i "i", 31 0;
S_0x213f1c0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x211c1e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x213f370 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x20cd300 .functor BUFZ 1, v0x2140690_0, C4<0>, C4<0>, C4<0>;
L_0x7f1bc6b160a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x213fe50_0 .net *"_ivl_10", 0 0, L_0x7f1bc6b160a8;  1 drivers
L_0x7f1bc6b160f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x213ff30_0 .net *"_ivl_14", 6 0, L_0x7f1bc6b160f0;  1 drivers
L_0x7f1bc6b16138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2140010_0 .net *"_ivl_18", 6 0, L_0x7f1bc6b16138;  1 drivers
L_0x7f1bc6b16018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x21400d0_0 .net *"_ivl_2", 6 0, L_0x7f1bc6b16018;  1 drivers
L_0x7f1bc6b16060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21401b0_0 .net *"_ivl_6", 0 0, L_0x7f1bc6b16060;  1 drivers
v0x21402e0_0 .net "areset", 0 0, L_0x20cd300;  alias, 1 drivers
v0x2140380_0 .net "clk", 0 0, v0x21442c0_0;  alias, 1 drivers
v0x2140450_0 .net "predict_pc", 6 0, L_0x2145110;  alias, 1 drivers
v0x2140520_0 .var "predict_pc_r", 6 0;
v0x21405c0_0 .var "predict_valid", 0 0;
v0x2140690_0 .var "reset", 0 0;
v0x2140730_0 .net "tb_match", 0 0, L_0x2146520;  alias, 1 drivers
v0x21407f0_0 .net "train_history", 6 0, L_0x21456c0;  alias, 1 drivers
v0x21408e0_0 .var "train_history_r", 6 0;
v0x21409a0_0 .net "train_mispredicted", 0 0, L_0x2145560;  alias, 1 drivers
v0x2140a70_0 .var "train_mispredicted_r", 0 0;
v0x2140b10_0 .net "train_pc", 6 0, L_0x2145850;  alias, 1 drivers
v0x2140d10_0 .var "train_pc_r", 6 0;
v0x2140dd0_0 .net "train_taken", 0 0, L_0x2145340;  alias, 1 drivers
v0x2140ea0_0 .var "train_taken_r", 0 0;
v0x2140f40_0 .var "train_valid", 0 0;
v0x2141010_0 .var "wavedrom_enable", 0 0;
v0x21410b0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2141190_0 .var "wavedrom_title", 511 0;
E_0x20de090/0 .event negedge, v0x213e500_0;
E_0x20de090/1 .event posedge, v0x213e500_0;
E_0x20de090 .event/or E_0x20de090/0, E_0x20de090/1;
L_0x2145110 .functor MUXZ 7, L_0x7f1bc6b16018, v0x2140520_0, v0x21405c0_0, C4<>;
L_0x2145340 .functor MUXZ 1, L_0x7f1bc6b16060, v0x2140ea0_0, v0x2140f40_0, C4<>;
L_0x2145560 .functor MUXZ 1, L_0x7f1bc6b160a8, v0x2140a70_0, v0x2140f40_0, C4<>;
L_0x21456c0 .functor MUXZ 7, L_0x7f1bc6b160f0, v0x21408e0_0, v0x2140f40_0, C4<>;
L_0x2145850 .functor MUXZ 7, L_0x7f1bc6b16138, v0x2140d10_0, v0x2140f40_0, C4<>;
S_0x213f430 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x213f1c0;
 .timescale -12 -12;
v0x213f690_0 .var/2u "arfail", 0 0;
v0x213f770_0 .var "async", 0 0;
v0x213f830_0 .var/2u "datafail", 0 0;
v0x213f8d0_0 .var/2u "srfail", 0 0;
E_0x20dde40 .event posedge, v0x213e500_0;
E_0x20bf9f0 .event negedge, v0x213e500_0;
TD_tb.stim1.reset_test ;
    %wait E_0x20dde40;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20dde40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x20bf9f0;
    %load/vec4 v0x2140730_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x213f830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %wait E_0x20dde40;
    %load/vec4 v0x2140730_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x213f690_0, 0, 1;
    %wait E_0x20dde40;
    %load/vec4 v0x2140730_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x213f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %load/vec4 v0x213f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x213f690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x213f770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x213f830_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x213f770_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x213f990 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x213f1c0;
 .timescale -12 -12;
v0x213fb90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x213fc70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x213f1c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2141410 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x211c1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x2141b80_0 .net "areset", 0 0, L_0x20cd300;  alias, 1 drivers
v0x2141c90_0 .net "clk", 0 0, v0x21442c0_0;  alias, 1 drivers
v0x2141da0_0 .var "global_history_reg", 6 0;
v0x2141e40_0 .var/i "i", 31 0;
v0x2141f20 .array "pattern_history_table", 0 127, 1 0;
v0x2143030_0 .var "predict_history", 6 0;
v0x2143110_0 .net "predict_pc", 6 0, L_0x2145110;  alias, 1 drivers
v0x2143220_0 .var "predict_taken", 0 0;
v0x21432e0_0 .net "predict_valid", 0 0, v0x21405c0_0;  alias, 1 drivers
v0x2143380_0 .net "train_history", 6 0, L_0x21456c0;  alias, 1 drivers
v0x2143490_0 .net "train_mispredicted", 0 0, L_0x2145560;  alias, 1 drivers
v0x2143580_0 .net "train_pc", 6 0, L_0x2145850;  alias, 1 drivers
v0x2143690_0 .net "train_taken", 0 0, L_0x2145340;  alias, 1 drivers
v0x2143780_0 .net "train_valid", 0 0, v0x2140f40_0;  alias, 1 drivers
v0x2141f20_0 .array/port v0x2141f20, 0;
E_0x2124060/0 .event anyedge, v0x213eac0_0, v0x2141da0_0, v0x213e920_0, v0x2141f20_0;
v0x2141f20_1 .array/port v0x2141f20, 1;
v0x2141f20_2 .array/port v0x2141f20, 2;
v0x2141f20_3 .array/port v0x2141f20, 3;
v0x2141f20_4 .array/port v0x2141f20, 4;
E_0x2124060/1 .event anyedge, v0x2141f20_1, v0x2141f20_2, v0x2141f20_3, v0x2141f20_4;
v0x2141f20_5 .array/port v0x2141f20, 5;
v0x2141f20_6 .array/port v0x2141f20, 6;
v0x2141f20_7 .array/port v0x2141f20, 7;
v0x2141f20_8 .array/port v0x2141f20, 8;
E_0x2124060/2 .event anyedge, v0x2141f20_5, v0x2141f20_6, v0x2141f20_7, v0x2141f20_8;
v0x2141f20_9 .array/port v0x2141f20, 9;
v0x2141f20_10 .array/port v0x2141f20, 10;
v0x2141f20_11 .array/port v0x2141f20, 11;
v0x2141f20_12 .array/port v0x2141f20, 12;
E_0x2124060/3 .event anyedge, v0x2141f20_9, v0x2141f20_10, v0x2141f20_11, v0x2141f20_12;
v0x2141f20_13 .array/port v0x2141f20, 13;
v0x2141f20_14 .array/port v0x2141f20, 14;
v0x2141f20_15 .array/port v0x2141f20, 15;
v0x2141f20_16 .array/port v0x2141f20, 16;
E_0x2124060/4 .event anyedge, v0x2141f20_13, v0x2141f20_14, v0x2141f20_15, v0x2141f20_16;
v0x2141f20_17 .array/port v0x2141f20, 17;
v0x2141f20_18 .array/port v0x2141f20, 18;
v0x2141f20_19 .array/port v0x2141f20, 19;
v0x2141f20_20 .array/port v0x2141f20, 20;
E_0x2124060/5 .event anyedge, v0x2141f20_17, v0x2141f20_18, v0x2141f20_19, v0x2141f20_20;
v0x2141f20_21 .array/port v0x2141f20, 21;
v0x2141f20_22 .array/port v0x2141f20, 22;
v0x2141f20_23 .array/port v0x2141f20, 23;
v0x2141f20_24 .array/port v0x2141f20, 24;
E_0x2124060/6 .event anyedge, v0x2141f20_21, v0x2141f20_22, v0x2141f20_23, v0x2141f20_24;
v0x2141f20_25 .array/port v0x2141f20, 25;
v0x2141f20_26 .array/port v0x2141f20, 26;
v0x2141f20_27 .array/port v0x2141f20, 27;
v0x2141f20_28 .array/port v0x2141f20, 28;
E_0x2124060/7 .event anyedge, v0x2141f20_25, v0x2141f20_26, v0x2141f20_27, v0x2141f20_28;
v0x2141f20_29 .array/port v0x2141f20, 29;
v0x2141f20_30 .array/port v0x2141f20, 30;
v0x2141f20_31 .array/port v0x2141f20, 31;
v0x2141f20_32 .array/port v0x2141f20, 32;
E_0x2124060/8 .event anyedge, v0x2141f20_29, v0x2141f20_30, v0x2141f20_31, v0x2141f20_32;
v0x2141f20_33 .array/port v0x2141f20, 33;
v0x2141f20_34 .array/port v0x2141f20, 34;
v0x2141f20_35 .array/port v0x2141f20, 35;
v0x2141f20_36 .array/port v0x2141f20, 36;
E_0x2124060/9 .event anyedge, v0x2141f20_33, v0x2141f20_34, v0x2141f20_35, v0x2141f20_36;
v0x2141f20_37 .array/port v0x2141f20, 37;
v0x2141f20_38 .array/port v0x2141f20, 38;
v0x2141f20_39 .array/port v0x2141f20, 39;
v0x2141f20_40 .array/port v0x2141f20, 40;
E_0x2124060/10 .event anyedge, v0x2141f20_37, v0x2141f20_38, v0x2141f20_39, v0x2141f20_40;
v0x2141f20_41 .array/port v0x2141f20, 41;
v0x2141f20_42 .array/port v0x2141f20, 42;
v0x2141f20_43 .array/port v0x2141f20, 43;
v0x2141f20_44 .array/port v0x2141f20, 44;
E_0x2124060/11 .event anyedge, v0x2141f20_41, v0x2141f20_42, v0x2141f20_43, v0x2141f20_44;
v0x2141f20_45 .array/port v0x2141f20, 45;
v0x2141f20_46 .array/port v0x2141f20, 46;
v0x2141f20_47 .array/port v0x2141f20, 47;
v0x2141f20_48 .array/port v0x2141f20, 48;
E_0x2124060/12 .event anyedge, v0x2141f20_45, v0x2141f20_46, v0x2141f20_47, v0x2141f20_48;
v0x2141f20_49 .array/port v0x2141f20, 49;
v0x2141f20_50 .array/port v0x2141f20, 50;
v0x2141f20_51 .array/port v0x2141f20, 51;
v0x2141f20_52 .array/port v0x2141f20, 52;
E_0x2124060/13 .event anyedge, v0x2141f20_49, v0x2141f20_50, v0x2141f20_51, v0x2141f20_52;
v0x2141f20_53 .array/port v0x2141f20, 53;
v0x2141f20_54 .array/port v0x2141f20, 54;
v0x2141f20_55 .array/port v0x2141f20, 55;
v0x2141f20_56 .array/port v0x2141f20, 56;
E_0x2124060/14 .event anyedge, v0x2141f20_53, v0x2141f20_54, v0x2141f20_55, v0x2141f20_56;
v0x2141f20_57 .array/port v0x2141f20, 57;
v0x2141f20_58 .array/port v0x2141f20, 58;
v0x2141f20_59 .array/port v0x2141f20, 59;
v0x2141f20_60 .array/port v0x2141f20, 60;
E_0x2124060/15 .event anyedge, v0x2141f20_57, v0x2141f20_58, v0x2141f20_59, v0x2141f20_60;
v0x2141f20_61 .array/port v0x2141f20, 61;
v0x2141f20_62 .array/port v0x2141f20, 62;
v0x2141f20_63 .array/port v0x2141f20, 63;
v0x2141f20_64 .array/port v0x2141f20, 64;
E_0x2124060/16 .event anyedge, v0x2141f20_61, v0x2141f20_62, v0x2141f20_63, v0x2141f20_64;
v0x2141f20_65 .array/port v0x2141f20, 65;
v0x2141f20_66 .array/port v0x2141f20, 66;
v0x2141f20_67 .array/port v0x2141f20, 67;
v0x2141f20_68 .array/port v0x2141f20, 68;
E_0x2124060/17 .event anyedge, v0x2141f20_65, v0x2141f20_66, v0x2141f20_67, v0x2141f20_68;
v0x2141f20_69 .array/port v0x2141f20, 69;
v0x2141f20_70 .array/port v0x2141f20, 70;
v0x2141f20_71 .array/port v0x2141f20, 71;
v0x2141f20_72 .array/port v0x2141f20, 72;
E_0x2124060/18 .event anyedge, v0x2141f20_69, v0x2141f20_70, v0x2141f20_71, v0x2141f20_72;
v0x2141f20_73 .array/port v0x2141f20, 73;
v0x2141f20_74 .array/port v0x2141f20, 74;
v0x2141f20_75 .array/port v0x2141f20, 75;
v0x2141f20_76 .array/port v0x2141f20, 76;
E_0x2124060/19 .event anyedge, v0x2141f20_73, v0x2141f20_74, v0x2141f20_75, v0x2141f20_76;
v0x2141f20_77 .array/port v0x2141f20, 77;
v0x2141f20_78 .array/port v0x2141f20, 78;
v0x2141f20_79 .array/port v0x2141f20, 79;
v0x2141f20_80 .array/port v0x2141f20, 80;
E_0x2124060/20 .event anyedge, v0x2141f20_77, v0x2141f20_78, v0x2141f20_79, v0x2141f20_80;
v0x2141f20_81 .array/port v0x2141f20, 81;
v0x2141f20_82 .array/port v0x2141f20, 82;
v0x2141f20_83 .array/port v0x2141f20, 83;
v0x2141f20_84 .array/port v0x2141f20, 84;
E_0x2124060/21 .event anyedge, v0x2141f20_81, v0x2141f20_82, v0x2141f20_83, v0x2141f20_84;
v0x2141f20_85 .array/port v0x2141f20, 85;
v0x2141f20_86 .array/port v0x2141f20, 86;
v0x2141f20_87 .array/port v0x2141f20, 87;
v0x2141f20_88 .array/port v0x2141f20, 88;
E_0x2124060/22 .event anyedge, v0x2141f20_85, v0x2141f20_86, v0x2141f20_87, v0x2141f20_88;
v0x2141f20_89 .array/port v0x2141f20, 89;
v0x2141f20_90 .array/port v0x2141f20, 90;
v0x2141f20_91 .array/port v0x2141f20, 91;
v0x2141f20_92 .array/port v0x2141f20, 92;
E_0x2124060/23 .event anyedge, v0x2141f20_89, v0x2141f20_90, v0x2141f20_91, v0x2141f20_92;
v0x2141f20_93 .array/port v0x2141f20, 93;
v0x2141f20_94 .array/port v0x2141f20, 94;
v0x2141f20_95 .array/port v0x2141f20, 95;
v0x2141f20_96 .array/port v0x2141f20, 96;
E_0x2124060/24 .event anyedge, v0x2141f20_93, v0x2141f20_94, v0x2141f20_95, v0x2141f20_96;
v0x2141f20_97 .array/port v0x2141f20, 97;
v0x2141f20_98 .array/port v0x2141f20, 98;
v0x2141f20_99 .array/port v0x2141f20, 99;
v0x2141f20_100 .array/port v0x2141f20, 100;
E_0x2124060/25 .event anyedge, v0x2141f20_97, v0x2141f20_98, v0x2141f20_99, v0x2141f20_100;
v0x2141f20_101 .array/port v0x2141f20, 101;
v0x2141f20_102 .array/port v0x2141f20, 102;
v0x2141f20_103 .array/port v0x2141f20, 103;
v0x2141f20_104 .array/port v0x2141f20, 104;
E_0x2124060/26 .event anyedge, v0x2141f20_101, v0x2141f20_102, v0x2141f20_103, v0x2141f20_104;
v0x2141f20_105 .array/port v0x2141f20, 105;
v0x2141f20_106 .array/port v0x2141f20, 106;
v0x2141f20_107 .array/port v0x2141f20, 107;
v0x2141f20_108 .array/port v0x2141f20, 108;
E_0x2124060/27 .event anyedge, v0x2141f20_105, v0x2141f20_106, v0x2141f20_107, v0x2141f20_108;
v0x2141f20_109 .array/port v0x2141f20, 109;
v0x2141f20_110 .array/port v0x2141f20, 110;
v0x2141f20_111 .array/port v0x2141f20, 111;
v0x2141f20_112 .array/port v0x2141f20, 112;
E_0x2124060/28 .event anyedge, v0x2141f20_109, v0x2141f20_110, v0x2141f20_111, v0x2141f20_112;
v0x2141f20_113 .array/port v0x2141f20, 113;
v0x2141f20_114 .array/port v0x2141f20, 114;
v0x2141f20_115 .array/port v0x2141f20, 115;
v0x2141f20_116 .array/port v0x2141f20, 116;
E_0x2124060/29 .event anyedge, v0x2141f20_113, v0x2141f20_114, v0x2141f20_115, v0x2141f20_116;
v0x2141f20_117 .array/port v0x2141f20, 117;
v0x2141f20_118 .array/port v0x2141f20, 118;
v0x2141f20_119 .array/port v0x2141f20, 119;
v0x2141f20_120 .array/port v0x2141f20, 120;
E_0x2124060/30 .event anyedge, v0x2141f20_117, v0x2141f20_118, v0x2141f20_119, v0x2141f20_120;
v0x2141f20_121 .array/port v0x2141f20, 121;
v0x2141f20_122 .array/port v0x2141f20, 122;
v0x2141f20_123 .array/port v0x2141f20, 123;
v0x2141f20_124 .array/port v0x2141f20, 124;
E_0x2124060/31 .event anyedge, v0x2141f20_121, v0x2141f20_122, v0x2141f20_123, v0x2141f20_124;
v0x2141f20_125 .array/port v0x2141f20, 125;
v0x2141f20_126 .array/port v0x2141f20, 126;
v0x2141f20_127 .array/port v0x2141f20, 127;
E_0x2124060/32 .event anyedge, v0x2141f20_125, v0x2141f20_126, v0x2141f20_127;
E_0x2124060 .event/or E_0x2124060/0, E_0x2124060/1, E_0x2124060/2, E_0x2124060/3, E_0x2124060/4, E_0x2124060/5, E_0x2124060/6, E_0x2124060/7, E_0x2124060/8, E_0x2124060/9, E_0x2124060/10, E_0x2124060/11, E_0x2124060/12, E_0x2124060/13, E_0x2124060/14, E_0x2124060/15, E_0x2124060/16, E_0x2124060/17, E_0x2124060/18, E_0x2124060/19, E_0x2124060/20, E_0x2124060/21, E_0x2124060/22, E_0x2124060/23, E_0x2124060/24, E_0x2124060/25, E_0x2124060/26, E_0x2124060/27, E_0x2124060/28, E_0x2124060/29, E_0x2124060/30, E_0x2124060/31, E_0x2124060/32;
E_0x2124350 .event posedge, v0x213e440_0;
S_0x2143a30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x211c1e0;
 .timescale -12 -12;
E_0x2143c10 .event anyedge, v0x2144870_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2144870_0;
    %nor/r;
    %assign/vec4 v0x2144870_0, 0;
    %wait E_0x2143c10;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x213f1c0;
T_4 ;
    %wait E_0x20dde40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21405c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140a70_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2140d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21405c0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2140520_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x213f770_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x213f430;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x213fc70;
    %join;
    %wait E_0x20dde40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x21405c0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2140520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21405c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2140d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140a70_0, 0;
    %wait E_0x20bf9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20dde40;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20dde40;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x213fc70;
    %join;
    %wait E_0x20dde40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2140520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x21405c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2140d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140a70_0, 0;
    %wait E_0x20bf9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140690_0, 0;
    %wait E_0x20dde40;
    %wait E_0x20dde40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140ea0_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20dde40;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x21408e0_0, 0;
    %wait E_0x20dde40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2140f40_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20dde40;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x213fc70;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20de090;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2140f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2140ea0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2140d10_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2140520_0, 0;
    %assign/vec4 v0x21405c0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x21408e0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2140a70_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x20cc270;
T_5 ;
    %wait E_0x20debf0;
    %load/vec4 v0x213e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x20d2630;
    %jmp t_0;
    .scope S_0x20d2630;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x210b390_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x210b390_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x210b390_0;
    %store/vec4a v0x213e5c0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x210b390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x210b390_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x20cc270;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x213e760_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x213eac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x213e760_0;
    %load/vec4 v0x213ea00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x213e760_0, 0;
T_5.5 ;
    %load/vec4 v0x213efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x213ec60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x213e5c0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x213eee0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x213ec60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x213e5c0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x213ec60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x213e5c0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x213ec60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x213e5c0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x213eee0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x213ec60_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x213e5c0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x213ec60_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x213e5c0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x213ed40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x213eb80_0;
    %load/vec4 v0x213eee0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x213e760_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2141410;
T_6 ;
    %wait E_0x2124350;
    %load/vec4 v0x2141b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2141da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2141e40_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x2141e40_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x2141e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2141f20, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x2141e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2141e40_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2141410;
T_7 ;
    %wait E_0x2124060;
    %load/vec4 v0x21432e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2141da0_0;
    %store/vec4 v0x2143030_0, 0, 7;
    %load/vec4 v0x2143110_0;
    %load/vec4 v0x2141da0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2141f20, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2143220_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2143220_0, 0, 1;
    %load/vec4 v0x2141da0_0;
    %store/vec4 v0x2143030_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2141410;
T_8 ;
    %wait E_0x20debf0;
    %load/vec4 v0x2141b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2141da0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2143780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x2143690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x2143580_0;
    %load/vec4 v0x2143380_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2141f20, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x2143580_0;
    %load/vec4 v0x2143380_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2141f20, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2143580_0;
    %load/vec4 v0x2143380_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2141f20, 0, 4;
T_8.6 ;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x2143580_0;
    %load/vec4 v0x2143380_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2141f20, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x2143580_0;
    %load/vec4 v0x2143380_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2141f20, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2143580_0;
    %load/vec4 v0x2143380_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2141f20, 0, 4;
T_8.8 ;
T_8.5 ;
    %load/vec4 v0x2143490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x2141da0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2143690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2141da0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x2141da0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2143690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2141da0_0, 0;
T_8.11 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x21432e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0x2141da0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2143220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2141da0_0, 0;
T_8.12 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x211c1e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21442c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2144870_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x211c1e0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x21442c0_0;
    %inv;
    %store/vec4 v0x21442c0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x211c1e0;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2140380_0, v0x2144ae0_0, v0x21442c0_0, v0x2144220_0, v0x2144730_0, v0x2144550_0, v0x2144e40_0, v0x2144da0_0, v0x2144c40_0, v0x2144b80_0, v0x2144ce0_0, v0x2144690_0, v0x21445f0_0, v0x21444b0_0, v0x2144360_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x211c1e0;
T_12 ;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x211c1e0;
T_13 ;
    %wait E_0x20de090;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21447d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21447d0_0, 4, 32;
    %load/vec4 v0x2144930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21447d0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21447d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21447d0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x2144690_0;
    %load/vec4 v0x2144690_0;
    %load/vec4 v0x21445f0_0;
    %xor;
    %load/vec4 v0x2144690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21447d0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21447d0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x21444b0_0;
    %load/vec4 v0x21444b0_0;
    %load/vec4 v0x2144360_0;
    %xor;
    %load/vec4 v0x21444b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21447d0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x21447d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21447d0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/gshare/iter0/response14/top_module.sv";
