
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1840 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 378.527 ; gain = 101.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/TOP.vhd:14]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/bmend/Documents/EDESTA/EDESTA.runs/synth_1/.Xil/Vivado-17400-LAPTOP-583710C4/realtime/blk_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'Unroll_ROM' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/Unroll_ROM.vhd:17]
	Parameter data_width bound to: 8 - type: integer 
	Parameter address_bits bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Unroll_ROM' (1#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/Unroll_ROM.vhd:17]
INFO: [Synth 8-638] synthesizing module 'cnter' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:16]
WARNING: [Synth 8-614] signal 'max_n_of_ones' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'order1' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'bitNum' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'PalavraNum' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'CurrentOne' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'CurrentMax' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'sorting_completed' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'even_odd_switcher' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-614] signal 'counter_order' is read in the process but is not in the sensitivity list [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:87]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element Res_reg was removed.  [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:59]
WARNING: [Synth 8-3848] Net even_odd_switcher in module/entity cnter does not have driver. [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'cnter' (2#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/cnter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'FromVector' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/FromVector.vhd:13]
	Parameter M bound to: 8 - type: integer 
	Parameter L bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FromVector' (3#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/FromVector.vhd:13]
INFO: [Synth 8-638] synthesizing module 'BCD_disp' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/BCD_disp.vhd:11]
INFO: [Synth 8-638] synthesizing module 'DispCont' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/DispCont.vhd:11]
INFO: [Synth 8-638] synthesizing module 'segment_decoder' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'segment_decoder' (4#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/segment_decoder.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'DispCont' (5#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/DispCont.vhd:11]
INFO: [Synth 8-638] synthesizing module 'BinToBCD16' [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/BinToBCD16.vhd:20]
	Parameter size_of_data_to_convert bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinToBCD16' (6#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/BinToBCD16.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'BCD_disp' (7#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/BCD_disp.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/new/TOP.vhd:14]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[127]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[126]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[125]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[124]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[123]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[122]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[121]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[120]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[119]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[118]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[117]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[116]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[115]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[114]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[113]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[112]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[111]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[110]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[109]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[108]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[107]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[106]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[105]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[104]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[103]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[102]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[101]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[100]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[99]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[98]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[97]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[96]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[95]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[94]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[93]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[92]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[91]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[90]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[89]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[88]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[87]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[86]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[85]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[84]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[83]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[82]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[81]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[80]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[79]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[78]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[77]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[76]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[75]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[74]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[73]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[72]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[71]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[70]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[69]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[68]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[67]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[66]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[65]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[64]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[63]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[62]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[61]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[60]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[59]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[58]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[57]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[56]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[55]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[54]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[53]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[52]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[51]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[50]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[49]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[48]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[47]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[46]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[45]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[44]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[43]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[42]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[41]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[40]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[39]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[38]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[37]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[36]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[35]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[34]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[33]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[32]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[31]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[30]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[29]
WARNING: [Synth 8-3331] design cnter has unconnected port dataIN[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 434.988 ; gain = 157.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.988 ; gain = 157.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.988 ; gain = 157.703
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ROM'
Finished Parsing XDC File [c:/Users/bmend/Documents/EDESTA/EDESTA.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ROM'
Parsing XDC File [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'btnR'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc:207]
Finished Parsing XDC File [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bmend/OneDrive/Ambiente de Trabalho/faculdade/4ano/2semestre/CR/CrTemp/Nexys4Alunos.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 788.715 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.715 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 788.715 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ROM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.230 ; gain = 512.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 790.230 ; gain = 512.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 790.230 ; gain = 512.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_in_N" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'C_S_reg' in module 'cnter'
INFO: [Synth 8-5546] ROM "N_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NextCurrentMax" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "n_order1_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bitNum_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_s_reg' in module 'BinToBCD16'
INFO: [Synth 8-5546] ROM "n_s" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           initial_state |                              000 |                              000
                 counter |                              001 |                              001
                     odd |                              010 |                              100
                    even |                              011 |                              011
             final_state |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'C_S_reg' using encoding 'sequential' in module 'cnter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                      op |                               01 |                               01
                    done |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_s_reg' using encoding 'sequential' in module 'BinToBCD16'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 790.230 ; gain = 512.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 16    
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Unroll_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module cnter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 16    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 22    
Module DispCont 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module BinToBCD16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "N_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "n_order1_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 790.230 ; gain = 512.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 790.230 ; gain = 512.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 801.816 ; gain = 524.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sort/bitNum_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     5|
|4     |LUT1          |     4|
|5     |LUT2          |    18|
|6     |LUT3          |    48|
|7     |LUT4          |    23|
|8     |LUT5          |   208|
|9     |LUT6          |   125|
|10    |MUXF7         |    17|
|11    |FDRE          |   298|
|12    |IBUF          |     6|
|13    |OBUF          |    15|
+------+--------------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |   776|
|2     |  BCD_disp |BCD_disp   |   161|
|3     |    conv   |BinToBCD16 |   119|
|4     |    disp   |DispCont   |    42|
|5     |  Unroll   |Unroll_ROM |    14|
|6     |  sort     |cnter      |   571|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 811.480 ; gain = 178.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 811.480 ; gain = 534.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 811.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 811.480 ; gain = 545.664
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 811.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bmend/Documents/EDESTA/EDESTA.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 00:34:17 2019...
