{
    "hands_on_practices": [
        {
            "introduction": "The quest for higher performance historically led to increasing clock frequencies, but the fundamental relationship for dynamic power, $P_{\\text{dyn}} = C_{\\text{eff}} V^2 f$, reveals this comes at a steep cost. This practice demonstrates how an attempt to double the frequency through an aggressive microarchitectural change can push a processor beyond its Thermal Design Power (TDP). By calculating the power impact of this redesign, you will gain a quantitative understanding of how quickly a design can hit the power wall. ",
            "id": "3667321",
            "problem": "A microarchitectural redesign is proposed for a processor implemented in Complementary Metal-Oxide-Semiconductor (CMOS) technology. The baseline design operates at frequency $f_{0}$, supply voltage $V$, and exhibits an effective switched capacitance per cycle $C_{\\text{eff},0}$, defined as the product of the average activity factor and the total capacitance being switched each cycle. The baseline dynamic power is the product of the energy switched per cycle and the number of cycles per unit time, and the total power is the sum of dynamic power and leakage power. The proposed pipeline deepening halves the logic per stage, enabling the operating frequency to be doubled without changing $V$. However, due to additional pipeline registers and control logic, the effective switching per cycle increases by $20\\%$.\n\nYou are given:\n- Baseline frequency $f_{0} = 3.0\\ \\text{GHz}$,\n- Supply voltage $V = 1.0\\ \\text{V}$,\n- Baseline effective switched capacitance per cycle $C_{\\text{eff},0} = 12 \\times 10^{-9}\\ \\text{F}$,\n- Baseline leakage power $P_{\\text{leak}} = 18\\ \\text{W}$,\n- Maximum allowable package power $P_{\\max}$ (Thermal Design Power (TDP)) $= 95\\ \\text{W}$,\n- The pipeline sustains an average of one instruction retired per cycle in both designs.\n\nAssume the supply voltage does not change with the redesign, the leakage power remains the same, and the new effective switched capacitance per cycle is $C_{\\text{eff},1} = 1.2\\,C_{\\text{eff},0}$ while the new frequency is $f_{1} = 2\\,f_{0}$. Using well-tested relationships between dynamic energy, dynamic power, and throughput, determine whether the redesigned processor’s total power exceeds $P_{\\max}$ and compute the energy per instruction for the redesigned processor.\n\nExpress the final energy per instruction in nanojoules and round your answer to three significant figures.",
            "solution": "The problem provides a set of parameters for a baseline processor and a proposed redesign, and asks us to evaluate the total power consumption and energy per instruction of the redesigned processor.\n\nFirst, we must validate the problem statement.\n\n**Step 1: Extract Givens**\n- Baseline frequency: $f_{0} = 3.0\\ \\text{GHz} = 3.0 \\times 10^9\\ \\text{Hz}$\n- Supply voltage: $V = 1.0\\ \\text{V}$\n- Baseline effective switched capacitance per cycle: $C_{\\text{eff},0} = 12 \\times 10^{-9}\\ \\text{F}$\n- Baseline leakage power: $P_{\\text{leak}} = 18\\ \\text{W}$\n- Maximum allowable package power (TDP): $P_{\\max} = 95\\ \\text{W}$\n- Average instructions per cycle (IPC) for both designs: $\\text{IPC} = 1$\n- Supply voltage is constant: $V_{1} = V_{0} = V = 1.0\\ \\text{V}$\n- Leakage power is constant: $P_{\\text{leak},1} = P_{\\text{leak},0} = P_{\\text{leak}} = 18\\ \\text{W}$\n- Redesigned effective switched capacitance: $C_{\\text{eff},1} = 1.2\\,C_{\\text{eff},0}$\n- Redesigned frequency: $f_{1} = 2\\,f_{0}$\n\n**Step 2: Validate Using Extracted Givens**\nThe problem is scientifically grounded, utilizing the standard model for power consumption in CMOS digital circuits, where total power is the sum of dynamic and leakage power, and dynamic power is proportional to capacitance, the square of the voltage, and frequency. The scenario described—pipeline deepening to increase frequency at the cost of increased logic overhead (capacitance)—is a classic trade-off in processor design. The provided values for voltage, frequency, and power are within realistic ranges for modern microprocessors. The problem is well-posed, providing all necessary information to calculate the requested quantities. The language is objective and unambiguous. Therefore, the problem is deemed valid.\n\nWe proceed with the solution.\n\nThe total power consumption $P_{\\text{total}}$ of a CMOS processor is the sum of its dynamic power $P_{\\text{dyn}}$ and its static (leakage) power $P_{\\text{leak}}$.\n$$P_{\\text{total}} = P_{\\text{dyn}} + P_{\\text{leak}}$$\nThe dynamic power is the energy consumed per switching event multiplied by the number of switching events per second. It is given by the formula:\n$$P_{\\text{dyn}} = C_{\\text{eff}} V^2 f$$\nwhere $C_{\\text{eff}}$ is the effective switched capacitance per cycle, $V$ is the supply voltage, and $f$ is the operating frequency.\n\nLet's first calculate the dynamic power of the baseline design, $P_{\\text{dyn},0}$.\n$$P_{\\text{dyn},0} = C_{\\text{eff},0} V^2 f_{0}$$\nSubstituting the given values:\n$$C_{\\text{eff},0} = 12 \\times 10^{-9}\\ \\text{F}$$\n$$V = 1.0\\ \\text{V}$$\n$$f_{0} = 3.0 \\times 10^9\\ \\text{Hz}$$\n$$P_{\\text{dyn},0} = (12 \\times 10^{-9}\\ \\text{F}) \\times (1.0\\ \\text{V})^2 \\times (3.0 \\times 10^9\\ \\text{s}^{-1}) = 36\\ \\text{W}$$\nThe total power of the baseline design, $P_{\\text{total},0}$, is:\n$$P_{\\text{total},0} = P_{\\text{dyn},0} + P_{\\text{leak}} = 36\\ \\text{W} + 18\\ \\text{W} = 54\\ \\text{W}$$\nThis is below the maximum allowable power $P_{\\max} = 95\\ \\text{W}$, as expected.\n\nNow, we analyze the redesigned processor. The new parameters are:\n$$f_{1} = 2\\,f_{0} = 2 \\times (3.0 \\times 10^9\\ \\text{Hz}) = 6.0 \\times 10^9\\ \\text{Hz}$$\n$$C_{\\text{eff},1} = 1.2\\,C_{\\text{eff},0} = 1.2 \\times (12 \\times 10^{-9}\\ \\text{F}) = 14.4 \\times 10^{-9}\\ \\text{F}$$\nThe voltage $V$ and leakage power $P_{\\text{leak}}$ remain unchanged.\n\nThe dynamic power of the redesigned processor, $P_{\\text{dyn},1}$, is:\n$$P_{\\text{dyn},1} = C_{\\text{eff},1} V^2 f_{1}$$\nSubstituting the new parameters:\n$$P_{\\text{dyn},1} = (14.4 \\times 10^{-9}\\ \\text{F}) \\times (1.0\\ \\text{V})^2 \\times (6.0 \\times 10^9\\ \\text{s}^{-1}) = 86.4\\ \\text{W}$$\nAlternatively, we can express $P_{\\text{dyn},1}$ in terms of $P_{\\text{dyn},0}$:\n$$P_{\\text{dyn},1} = (1.2\\,C_{\\text{eff},0}) V^2 (2\\,f_{0}) = 2.4 \\times (C_{\\text{eff},0} V^2 f_{0}) = 2.4 \\times P_{\\text{dyn},0}$$\n$$P_{\\text{dyn},1} = 2.4 \\times 36\\ \\text{W} = 86.4\\ \\text{W}$$\n\nThe total power of the redesigned processor, $P_{\\text{total},1}$, is:\n$$P_{\\text{total},1} = P_{\\text{dyn},1} + P_{\\text{leak}}$$\n$$P_{\\text{total},1} = 86.4\\ \\text{W} + 18\\ \\text{W} = 104.4\\ \\text{W}$$\n\nThe first part of the question is to determine if the redesigned processor’s total power exceeds $P_{\\max}$.\nWe compare $P_{\\text{total},1}$ with $P_{\\max}$:\n$$104.4\\ \\text{W} > 95\\ \\text{W}$$\nThus, the redesigned processor's total power exceeds the maximum allowable package power.\n\nThe second part of the question is to compute the energy per instruction, $E_{\\text{inst}}$, for the redesigned processor. The number of instructions per second (IPS) is the product of the frequency and the instructions per cycle (IPC).\n$$\\text{IPS} = f \\times \\text{IPC}$$\nThe energy per instruction is the total power divided by the instructions per second.\n$$E_{\\text{inst}} = \\frac{P_{\\text{total}}}{\\text{IPS}} = \\frac{P_{\\text{total}}}{f \\times \\text{IPC}}$$\nFor the redesigned processor:\n$$\\text{IPS}_{1} = f_{1} \\times \\text{IPC} = (6.0 \\times 10^9\\ \\text{s}^{-1}) \\times (1\\ \\text{instruction/cycle}) = 6.0 \\times 10^9\\ \\text{instructions/s}$$\n$$E_{\\text{inst},1} = \\frac{P_{\\text{total},1}}{\\text{IPS}_{1}} = \\frac{104.4\\ \\text{W}}{6.0 \\times 10^9\\ \\text{instructions/s}} = \\frac{104.4\\ \\text{J/s}}{6.0 \\times 10^9\\ \\text{instructions/s}}$$\n$$E_{\\text{inst},1} = 17.4 \\times 10^{-9}\\ \\text{J/instruction}$$\nThe problem asks for the answer in nanojoules ($1\\ \\text{nJ} = 10^{-9}\\ \\text{J}$).\n$$E_{\\text{inst},1} = 17.4\\ \\text{nJ/instruction}$$\nThe value $17.4$ already has three significant figures, so no further rounding is needed.",
            "answer": "$$\\boxed{17.4}$$"
        },
        {
            "introduction": "When a processor's power consumption generates heat faster than it can be dissipated, its temperature can rise to damaging levels, forcing the system to protect itself. This practice models thermal throttling, a dynamic safety mechanism that manages processor temperature. Using a first-order RC thermal model, you will analyze how a hysteretic controller creates temperature oscillations, providing a tangible look at how systems operate at the edge of their thermal limits. ",
            "id": "3667295",
            "problem": "A laptop processor implements thermal throttling to avoid exceeding a maximum junction temperature. The control logic of the Central Processing Unit (CPU) uses hysteresis around a specified upper bound temperature: when the die temperature reaches a high threshold $T_{\\mathrm{hi}}$, the CPU immediately reduces its performance to a low-power operating point; when the die cools to a lower threshold $T_{\\mathrm{lo}}$, the CPU immediately restores performance to a high-power operating point. Assume a lumped Resistive-Capacitive (RC) thermal model for the die and its cooling path, with thermal resistance $R_{\\mathrm{th}}$ and thermal capacitance $C_{\\mathrm{th}}$, driven by an input power $P(t)$ that is piecewise constant, switching between $P_{\\mathrm{H}}$ in the high-power state and $P_{\\mathrm{L}}$ in the low-power state. The ambient temperature is $T_{\\mathrm{amb}}$. The high-power steady-state temperature $T_{\\infty,\\mathrm{H}}$ satisfies $T_{\\infty,\\mathrm{H}} = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P_{\\mathrm{H}}$, and the low-power steady-state temperature $T_{\\infty,\\mathrm{L}}$ satisfies $T_{\\infty,\\mathrm{L}} = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P_{\\mathrm{L}}$. The evolution of the die temperature $T(t)$ under constant $P$ follows energy conservation with a single-pole thermal dynamic.\n\nStarting from the fundamental energy balance for a lumped thermal system and without invoking any shortcut formulas, derive the oscillation period $T_{\\mathrm{osc}}$ of the temperature under this hysteretic control, defined as the time to go from $T_{\\mathrm{lo}}$ to $T_{\\mathrm{hi}}$ at input power $P_{\\mathrm{H}}$ plus the time to go from $T_{\\mathrm{hi}}$ to $T_{\\mathrm{lo}}$ at input power $P_{\\mathrm{L}}$. Then compute $T_{\\mathrm{osc}}$ for the following physically plausible parameters:\n- $T_{\\mathrm{amb}} = 300 \\ \\mathrm{K}$\n- $T_{\\mathrm{hi}} = 340 \\ \\mathrm{K}$\n- $T_{\\mathrm{lo}} = 336 \\ \\mathrm{K}$\n- $R_{\\mathrm{th}} = 0.5 \\ \\mathrm{K/W}$\n- $C_{\\mathrm{th}} = 100 \\ \\mathrm{J/K}$\n- $P_{\\mathrm{H}} = 90 \\ \\mathrm{W}$\n- $P_{\\mathrm{L}} = 30 \\ \\mathrm{W}$\n\nExpress your final answer for the oscillation period in seconds. Round your answer to four significant figures.",
            "solution": "The problem is well-posed and scientifically grounded in the principles of thermal dynamics and control systems. It provides a complete and consistent set of parameters for a standard lumped-element RC thermal model. The physical conditions for oscillation are met, as the high-power steady-state temperature is above the high threshold and the low-power steady-state temperature is below the low threshold, ensuring the system will cycle between the two. Therefore, the problem is valid and a solution can be derived.\n\nThe fundamental principle governing the temperature $T(t)$ of the lumped thermal mass is the conservation of energy. The rate of change of stored thermal energy is equal to the net power flowing into the system. The stored thermal energy is $U(t) = C_{\\mathrm{th}} T(t)$, so its rate of change is $C_{\\mathrm{th}} \\frac{dT}{dt}$. The power input is the electrical power dissipated by the processor, $P(t)$. The power output is the heat conducted away to the ambient environment, which according to the thermal resistance model is $\\frac{T(t) - T_{\\mathrm{amb}}}{R_{\\mathrm{th}}}$.\n\nThe energy balance equation is therefore:\n$$\nC_{\\mathrm{th}} \\frac{dT(t)}{dt} = P(t) - \\frac{T(t) - T_{\\mathrm{amb}}}{R_{\\mathrm{th}}}\n$$\nThis is a first-order linear ordinary differential equation. We can rearrange it into a standard form. Multiplying by $R_{\\mathrm{th}}$ gives:\n$$\nR_{\\mathrm{th}} C_{\\mathrm{th}} \\frac{dT}{dt} = R_{\\mathrm{th}} P(t) - (T(t) - T_{\\mathrm{amb}})\n$$\nLet the thermal time constant be $\\tau_{\\mathrm{th}} = R_{\\mathrm{th}} C_{\\mathrm{th}}$. The equation becomes:\n$$\n\\tau_{\\mathrm{th}} \\frac{dT}{dt} + T(t) = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P(t)\n$$\nThe right-hand side represents the steady-state temperature, $T_{\\infty}$, that would be reached if the power $P(t)$ were held constant indefinitely. Let $T_{\\infty}(P) = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P$. The differential equation is:\n$$\n\\tau_{\\mathrm{th}} \\frac{dT}{dt} + T(t) = T_{\\infty}\n$$\nThe general solution to this equation for a constant power input (and thus a constant $T_{\\infty}$) is:\n$$\nT(t) = T_{\\infty} + (T(0) - T_{\\infty}) \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{th}}}\\right)\n$$\nwhere $T(0)$ is the initial temperature at the beginning of the interval.\n\nThe total oscillation period $T_{\\mathrm{osc}}$ is the sum of the heating-up time, $\\Delta t_{\\mathrm{H}}$, and the cooling-down time, $\\Delta t_{\\mathrm{L}}$.\n\nFirst, we analyze the heating phase. The processor operates at high power $P_{\\mathrm{H}}$. The temperature rises from the low threshold $T_{\\mathrm{lo}}$ to the high threshold $T_{\\mathrm{hi}}$.\nThe initial temperature is $T(0) = T_{\\mathrm{lo}}$.\nThe power is $P(t) = P_{\\mathrm{H}}$.\nThe corresponding steady-state temperature is $T_{\\infty,\\mathrm{H}} = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P_{\\mathrm{H}}$.\nThe temperature evolution during this phase is:\n$$\nT(t) = T_{\\infty,\\mathrm{H}} + (T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{H}}) \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{th}}}\\right)\n$$\nWe need to find the time $\\Delta t_{\\mathrm{H}}$ at which $T(\\Delta t_{\\mathrm{H}}) = T_{\\mathrm{hi}}$.\n$$\nT_{\\mathrm{hi}} = T_{\\infty,\\mathrm{H}} + (T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{H}}) \\exp\\left(-\\frac{\\Delta t_{\\mathrm{H}}}{\\tau_{\\mathrm{th}}}\\right)\n$$\nSolving for $\\Delta t_{\\mathrm{H}}$:\n$$\n\\frac{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{H}}}{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{H}}} = \\exp\\left(-\\frac{\\Delta t_{\\mathrm{H}}}{\\tau_{\\mathrm{th}}}\\right)\n$$\nTaking the natural logarithm of both sides:\n$$\n\\ln\\left(\\frac{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{H}}}{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{H}}}\\right) = -\\frac{\\Delta t_{\\mathrm{H}}}{\\tau_{\\mathrm{th}}}\n$$\nTo make the argument of the logarithm greater than $1$, we can multiply the numerator and denominator by $-1$:\n$$\n\\ln\\left(\\frac{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{hi}}}{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{lo}}}\\right) = -\\frac{\\Delta t_{\\mathrm{H}}}{\\tau_{\\mathrm{th}}}\n$$\nThus, the heating time is:\n$$\n\\Delta t_{\\mathrm{H}} = \\tau_{\\mathrm{th}} \\ln\\left(\\frac{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{lo}}}{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{hi}}}\\right)\n$$\n\nNext, we analyze the cooling phase. The processor operates at low power $P_{\\mathrm{L}}$. The temperature falls from the high threshold $T_{\\mathrm{hi}}$ to the low threshold $T_{\\mathrm{lo}}$.\nThe initial temperature is $T(0) = T_{\\mathrm{hi}}$.\nThe power is $P(t) = P_{\\mathrm{L}}$.\nThe corresponding steady-state temperature is $T_{\\infty,\\mathrm{L}} = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P_{\\mathrm{L}}$.\nThe temperature evolution during this phase is:\n$$\nT(t) = T_{\\infty,\\mathrm{L}} + (T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}) \\exp\\left(-\\frac{t}{\\tau_{\\mathrm{th}}}\\right)\n$$\nWe need to find the time $\\Delta t_{\\mathrm{L}}$ at which $T(\\Delta t_{\\mathrm{L}}) = T_{\\mathrm{lo}}$.\n$$\nT_{\\mathrm{lo}} = T_{\\infty,\\mathrm{L}} + (T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}) \\exp\\left(-\\frac{\\Delta t_{\\mathrm{L}}}{\\tau_{\\mathrm{th}}}\\right)\n$$\nSolving for $\\Delta t_{\\mathrm{L}}$:\n$$\n\\frac{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{L}}}{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}} = \\exp\\left(-\\frac{\\Delta t_{\\mathrm{L}}}{\\tau_{\\mathrm{th}}}\\right)\n$$\nTaking the natural logarithm:\n$$\n\\ln\\left(\\frac{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{L}}}{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}}\\right) = -\\frac{\\Delta t_{\\mathrm{L}}}{\\tau_{\\mathrm{th}}}\n$$\nThus, the cooling time is:\n$$\n\\Delta t_{\\mathrm{L}} = -\\tau_{\\mathrm{th}} \\ln\\left(\\frac{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{L}}}{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}}\\right) = \\tau_{\\mathrm{th}} \\ln\\left(\\frac{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}}{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{L}}}\\right)\n$$\n\nThe total oscillation period $T_{\\mathrm{osc}}$ is the sum of these two intervals:\n$$\nT_{\\mathrm{osc}} = \\Delta t_{\\mathrm{H}} + \\Delta t_{\\mathrm{L}} = \\tau_{\\mathrm{th}} \\left[ \\ln\\left(\\frac{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{lo}}}{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{hi}}}\\right) + \\ln\\left(\\frac{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}}{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{L}}}\\right) \\right]\n$$\nNow, we substitute the given numerical values:\n$T_{\\mathrm{amb}} = 300 \\ \\mathrm{K}$\n$T_{\\mathrm{hi}} = 340 \\ \\mathrm{K}$\n$T_{\\mathrm{lo}} = 336 \\ \\mathrm{K}$\n$R_{\\mathrm{th}} = 0.5 \\ \\mathrm{K/W}$\n$C_{\\mathrm{th}} = 100 \\ \\mathrm{J/K}$\n$P_{\\mathrm{H}} = 90 \\ \\mathrm{W}$\n$P_{\\mathrm{L}} = 30 \\ \\mathrm{W}$\n\nFirst, we compute the constants $\\tau_{\\mathrm{th}}$, $T_{\\infty,\\mathrm{H}}$, and $T_{\\infty,\\mathrm{L}}$:\n$$\n\\tau_{\\mathrm{th}} = R_{\\mathrm{th}} C_{\\mathrm{th}} = (0.5 \\ \\mathrm{K/W}) \\times (100 \\ \\mathrm{J/K}) = 50 \\ \\mathrm{s}\n$$\n$$\nT_{\\infty,\\mathrm{H}} = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P_{\\mathrm{H}} = 300 \\ \\mathrm{K} + (0.5 \\ \\mathrm{K/W})(90 \\ \\mathrm{W}) = 300 \\ \\mathrm{K} + 45 \\ \\mathrm{K} = 345 \\ \\mathrm{K}\n$$\n$$\nT_{\\infty,\\mathrm{L}} = T_{\\mathrm{amb}} + R_{\\mathrm{th}} P_{\\mathrm{L}} = 300 \\ \\mathrm{K} + (0.5 \\ \\mathrm{K/W})(30 \\ \\mathrm{W}) = 300 \\ \\mathrm{K} + 15 \\ \\mathrm{K} = 315 \\ \\mathrm{K}\n$$\nNow, we calculate the arguments of the logarithms:\nFor the heating time $\\Delta t_{\\mathrm{H}}$:\n$$\n\\frac{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{lo}}}{T_{\\infty,\\mathrm{H}} - T_{\\mathrm{hi}}} = \\frac{345 - 336}{345 - 340} = \\frac{9}{5} = 1.8\n$$\nFor the cooling time $\\Delta t_{\\mathrm{L}}$:\n$$\n\\frac{T_{\\mathrm{hi}} - T_{\\infty,\\mathrm{L}}}{T_{\\mathrm{lo}} - T_{\\infty,\\mathrm{L}}} = \\frac{340 - 315}{336 - 315} = \\frac{25}{21}\n$$\nNow we compute the time intervals:\n$$\n\\Delta t_{\\mathrm{H}} = (50 \\ \\mathrm{s}) \\times \\ln(1.8) \\approx (50 \\ \\mathrm{s}) \\times 0.5877866... \\approx 29.3893 \\ \\mathrm{s}\n$$\n$$\n\\Delta t_{\\mathrm{L}} = (50 \\ \\mathrm{s}) \\times \\ln\\left(\\frac{25}{21}\\right) \\approx (50 \\ \\mathrm{s}) \\times 0.174353... \\approx 8.71765 \\ \\mathrm{s}\n$$\nThe total oscillation period is their sum:\n$$\nT_{\\mathrm{osc}} = \\Delta t_{\\mathrm{H}} + \\Delta t_{\\mathrm{L}} \\approx 29.3893 \\ \\mathrm{s} + 8.71765 \\ \\mathrm{s} \\approx 38.10695 \\ \\mathrm{s}\n$$\nRounding the final answer to four significant figures gives $38.11$ seconds.\nThe final expression is:\n$$\nT_{\\mathrm{osc}} = (R_{\\mathrm{th}}C_{\\mathrm{th}}) \\left[ \\ln\\left(\\frac{T_{\\mathrm{amb}} + R_{\\mathrm{th}}P_{\\mathrm{H}} - T_{\\mathrm{lo}}}{T_{\\mathrm{amb}} + R_{\\mathrm{th}}P_{\\mathrm{H}} - T_{\\mathrm{hi}}}\\right) + \\ln\\left(\\frac{T_{\\mathrm{hi}} - (T_{\\mathrm{amb}} + R_{\\mathrm{th}}P_{\\mathrm{L}})}{T_{\\mathrm{lo}} - (T_{\\mathrm{amb}} + R_{\\mathrm{th}}P_{\\mathrm{L}})}\\right) \\right]\n$$\nPlugging in the numbers:\n$$\nT_{\\mathrm{osc}} = (50) \\left[ \\ln\\left(\\frac{345 - 336}{345 - 340}\\right) + \\ln\\left(\\frac{340 - 315}{336 - 315}\\right) \\right] = 50 \\left[ \\ln\\left(\\frac{9}{5}\\right) + \\ln\\left(\\frac{25}{21}\\right) \\right]\n$$\n$$\nT_{\\mathrm{osc}} = 50 (\\ln(1.8) + \\ln(1.19047...)) \\approx 50 (0.5877866 + 0.1743530) \\approx 50 (0.7621396) \\approx 38.10698 \\ \\mathrm{s}\n$$\nRounding to four significant figures, we get $38.11$.",
            "answer": "$$\n\\boxed{38.11}\n$$"
        },
        {
            "introduction": "Confronted by the power wall, architects shifted from scaling the frequency of a single core to integrating multiple, more power-efficient cores onto one chip, placing a new emphasis on software parallelism. This exercise explores the performance trade-off between a fast single-core design and a slower dual-core alternative under a fixed power budget. Applying Amdahl's Law, you will discover how the fraction of strictly serial code becomes a critical bottleneck, dictating the effectiveness of multi-core scaling. ",
            "id": "3667309",
            "problem": "A chip is constrained by a maximum power budget $P_{\\max}$ due to the so-called power wall, which prevents further supply voltage reduction. Assume the supply voltage is fixed at $V_{0}$, and that dynamic power follows the widely used switching model $P_{\\text{dyn}} = \\alpha C V_{0}^{2} f$, so at fixed $V_{0}$ the dynamic power is proportional to the clock frequency $f$. Leakage and other non-scaling components are negligible for this analysis, and all cores are identical in microarchitecture, instruction set, and pipeline. Instruction count and cycles per instruction are independent of frequency, so performance is proportional to clock frequency and to the number of active cores.\n\nConsider two configurations built under the same $P_{\\max}$:\n- Configuration $\\mathcal{A}$: a single core clocked at frequency $f$, which exactly consumes the budget $P_{\\max}$.\n- Configuration $\\mathcal{B}$: two cores, each clocked at frequency $f/2$, with each core’s power reduced in proportion to its frequency, so the total power equals $P_{\\max}$.\n\nA program has a parallel fraction $p \\in [0,1]$, meaning a fraction $p$ of its execution (measured on a single core at frequency $f$) can be ideally parallelized across up to $2$ cores with no overheads or bottlenecks, while the remaining fraction $(1-p)$ is strictly serial. Assume ideal load balance for the parallel part. Define throughput as the reciprocal of execution time for a single run of the program.\n\nDerive, from first principles and the above assumptions, the exact value of the parallel fraction $p_{\\star}$ at which the throughput of configuration $\\mathcal{B}$ equals that of configuration $\\mathcal{A}$. Express your final answer as a single real number in the interval $[0,1]$. Do not use a percentage sign. No rounding is required; give the exact value.",
            "solution": "The problem is assessed to be valid. It is scientifically grounded in the principles of computer architecture, specifically concerning power, frequency, and parallelism. The problem is well-posed, with all necessary information provided and no contradictions.\n\nThe objective is to find the parallel fraction $p_{\\star}$ for which the throughput of a dual-core configuration ($\\mathcal{B}$) equals that of a single-core configuration ($\\mathcal{A}$) under a fixed power budget. Equal throughput implies equal execution time. Let $T_{\\mathcal{A}}$ and $T_{\\mathcal{B}}$ be the total execution times for configurations $\\mathcal{A}$ and $\\mathcal{B}$, respectively. The condition is $T_{\\mathcal{A}} = T_{\\mathcal{B}}$.\n\nLet us first establish the relationship between power, frequency, and performance.\nThe problem states that dynamic power is $P_{\\text{dyn}} = \\alpha C V_{0}^{2} f$. With supply voltage $V_0$ and other factors $\\alpha, C$ being constant, power is directly proportional to frequency: $P \\propto f$. Let this proportionality be $P = k f$ for some constant $k$.\n\nFor Configuration $\\mathcal{A}$, we have a single core at frequency $f$ consuming the maximum power $P_{\\max}$. Thus, $P_{\\max} = k f$.\n\nFor Configuration $\\mathcal{B}$, we have two cores, each at frequency $f/2$. The power of one such core is $P_{\\text{core}} = k (f/2)$. The total power for two cores is $P_{\\text{total}} = 2 \\times P_{\\text{core}} = 2 \\times k(f/2) = k f = P_{\\max}$. The power constraint is satisfied.\n\nNext, we establish a baseline for execution time. The problem defines the parallel fraction $p$ with respect to the execution on a single core at frequency $f$. This is precisely Configuration $\\mathcal{A}$. Let $T_{\\mathcal{A}}$ be the total execution time of the program on this configuration. We can use $T_{\\mathcal{A}}$ as our reference time.\nBased on the definition of $p$, the total execution time $T_{\\mathcal{A}}$ is composed of two parts:\n1.  A serial portion, which takes a time of $(1-p) T_{\\mathcal{A}}$.\n2.  A parallelizable portion, which takes a time of $p T_{\\mathcal{A}}$.\n\nThe problem states that performance is proportional to clock frequency and to the number of active cores. Execution time for a given amount of work is inversely proportional to performance. Therefore, for a segment of work, $T \\propto \\frac{1}{f \\cdot N}$, where $N$ is the number of active cores.\n\nNow, let's calculate the execution time for Configuration $\\mathcal{B}$, $T_{\\mathcal{B}}$. This configuration has two cores, each running at frequency $f/2$. We must analyze the serial and parallel parts separately.\n\n1.  **Serial Portion of the program**: This portion of work is \"strictly serial\", meaning it can only run on a single core ($N=1$). In Configuration $\\mathcal{A}$, this work takes $(1-p)T_{\\mathcal{A}}$ on a single core at frequency $f$. In Configuration $\\mathcal{B}$, this work must run on a single core at frequency $f/2$. Since the execution time is inversely proportional to frequency, the time for the serial part in Configuration $\\mathcal{B}$ is:\n    $$T_{\\text{serial}, \\mathcal{B}} = ((1-p)T_{\\mathcal{A}}) \\times \\frac{f}{f/2} = 2(1-p)T_{\\mathcal{A}}$$\n\n2.  **Parallel Portion of the program**: This portion of work is \"ideally parallelized\" across up to $2$ cores. In Configuration $\\mathcal{A}$, this work takes $p T_{\\mathcal{A}}$ on a single core at frequency $f$. In Configuration $\\mathcal{B}$, this work is distributed across two cores ($N=2$), each running at frequency $f/2$. The aggregate performance for this parallel task is proportional to the product of the number of cores and their frequency.\n    The time for the parallel part in Configuration $\\mathcal{B}$ is:\n    $$T_{\\text{parallel}, \\mathcal{B}} = (pT_{\\mathcal{A}}) \\times \\frac{f \\cdot 1}{(f/2) \\cdot 2} = (pT_{\\mathcal{A}}) \\times \\frac{f}{f} = p T_{\\mathcal{A}}$$\n    This shows that the performance on the parallel part is identical for both configurations, as the doubling of cores is exactly offset by the halving of the frequency.\n\nThe total execution time for Configuration $\\mathcal{B}$ is the sum of the times for its serial and parallel phases:\n$$T_{\\mathcal{B}} = T_{\\text{serial}, \\mathcal{B}} + T_{\\text{parallel}, \\mathcal{B}} = 2(1-p)T_{\\mathcal{A}} + p T_{\\mathcal{A}}$$\n\nWe are looking for the value $p_{\\star}$ where the throughputs are equal, which means the execution times are equal: $T_{\\mathcal{A}} = T_{\\mathcal{B}}$.\n$$T_{\\mathcal{A}} = 2(1-p_{\\star})T_{\\mathcal{A}} + p_{\\star}T_{\\mathcal{A}}$$\nSince $T_{\\mathcal{A}}$ is a non-zero execution time, we can divide both sides by $T_{\\mathcal{A}}$:\n$$1 = 2(1-p_{\\star}) + p_{\\star}$$\nNow, we solve for $p_{\\star}$:\n$$1 = 2 - 2p_{\\star} + p_{\\star}$$\n$$1 = 2 - p_{\\star}$$\n$$p_{\\star} = 2 - 1$$\n$$p_{\\star} = 1$$\n\nThe value of the parallel fraction at which the throughput of configuration $\\mathcal{B}$ equals that of configuration $\\mathcal{A}$ is $1$. This signifies that only a perfectly parallel program ($p=1$) can achieve the same performance on the dual-core, half-frequency machine as on the single-core, full-frequency machine. For any program with a serial component ($p  1$), Configuration $\\mathcal{B}$ will be slower because the performance loss on the serial part is not compensated by any performance gain on the parallel part.",
            "answer": "$$\\boxed{1}$$"
        }
    ]
}