<module name="DSI1_A_L3_MAIN" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSI_CLK_CTRL" acronym="DSI_CLK_CTRL" offset="0x54" width="32" description="CLOCK CONTROL This register controls the CLOCK GENERATION. The register can be modified only when IF_EN is reset.">
    <bitfield id="PLL_PWR_CMD" width="2" begin="31" end="30" resetval="0x0" description="Command for power control of the DSI PLL Control Module 0x0: Command to change to OFF state 0x1: Command to change to ON state for PLL only (HSDIVISER is OFF) 0x2: Command to change to ON state for both PLL and HSDIVISER 0x3: Command to change to ON state for both PLL and HSDIVISER (no clock output to the DSI PHY)" range="" rwaccess="RW"/>
    <bitfield id="PLL_PWR_STATUS" width="2" begin="29" end="28" resetval="0x0" description="Status of the power control of the DSI PLL Control module Read 0x0: DSI PLL Control module in OFF state Read 0x1: DSI PLL Control module in ON state for PLL only (HSDIVISER is OFF) Read 0x2: DSI PLL Control module in ON state for both PLL and HSDIVISER Read 0x3: DSI PLL Control module in ON state for both PLL and HSDIVISER (no clock output to the DSI PHY)" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="13" begin="27" end="15" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CIO_CLK_ICG" width="1" begin="14" end="14" resetval="0" description="Gates SCPClk clock provided to DSI-PHY and PLL-CTRL module. 0x0: Disabled. SCPClk is not generated. It remains at 0. 0x1: Enabled. SCPClk is generated (OCP_CLK/4)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0001" description="Reserved" range="" rwaccess="R"/>
  </register>
</module>
