{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479950544714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479950544714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 20:22:24 2016 " "Processing started: Wed Nov 23 20:22:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479950544714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950544714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950544714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479950545026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479950545026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/lab7/part2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/lab7/part2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../lab7/part2/vga_adapter/vga_pll.v" "" { Text "W:/ECE241/lab7/part2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950552638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/lab7/part2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/lab7/part2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../lab7/part2/vga_adapter/vga_controller.v" "" { Text "W:/ECE241/lab7/part2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950552638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/lab7/part2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/lab7/part2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../lab7/part2/vga_adapter/vga_address_translator.v" "" { Text "W:/ECE241/lab7/part2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950552638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/lab7/part2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/lab7/part2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../lab7/part2/vga_adapter/vga_adapter.v" "" { Text "W:/ECE241/lab7/part2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950552654 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "FinalProject FinalProject.v(17) " "Verilog Module Declaration warning at FinalProject.v(17): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"FinalProject\"" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 17 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479950552654 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 FinalProject.v(251) " "Verilog HDL Expression warning at FinalProject.v(251): truncated literal to match 3 bits" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 251 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1479950552654 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 FinalProject.v(347) " "Verilog HDL Expression warning at FinalProject.v(347): truncated literal to match 3 bits" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 347 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1479950552654 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(242) " "Verilog HDL information at FinalProject.v(242): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 242 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479950552654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 7 7 " "Found 7 design units, including 7 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""} { "Info" "ISGN_ENTITY_NAME" "4 Counter26Bit " "Found entity 4: Counter26Bit" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""} { "Info" "ISGN_ENTITY_NAME" "5 RateDivider " "Found entity 5: RateDivider" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""} { "Info" "ISGN_ENTITY_NAME" "6 RateDivider2 " "Found entity 6: RateDivider2" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""} { "Info" "ISGN_ENTITY_NAME" "7 Counter26Bit2 " "Found entity 7: Counter26Bit2" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479950552654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950552654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clearvalue FinalProject.v(68) " "Verilog HDL Implicit Net warning at FinalProject.v(68): created implicit net for \"clearvalue\"" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479950552654 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count1 FinalProject.v(399) " "Verilog HDL error at FinalProject.v(399): object \"count1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 399 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479950552670 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count1 FinalProject.v(403) " "Verilog HDL error at FinalProject.v(403): object \"count1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 403 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479950552670 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count2 FinalProject.v(65) " "Verilog HDL error at FinalProject.v(65): object \"count2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479950552670 ""}
{ "Error" "EVRFX_SV_ILLEGAL_CONTEXT_FOR_OPERATOR" "= FinalProject.v(385) " "SystemVerilog Operator error at FinalProject.v(385): can't use operator \"=\" outside a procedural statement" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 385 0 0 } }  } 0 10194 "SystemVerilog Operator error at %2!s!: can't use operator \"%1!s!\" outside a procedural statement" 0 0 "Analysis & Synthesis" 0 -1 1479950552732 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count1 FinalProject.v(385) " "Verilog HDL error at FinalProject.v(385): object \"count1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 385 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479950552732 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(66) " "Verilog HDL Instantiation warning at FinalProject.v(66): instance has no name" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479950552732 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "count2 FinalProject.v(66) " "Verilog HDL error at FinalProject.v(66): object \"count2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1479950552732 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FinalProject.v(67) " "Verilog HDL Instantiation warning at FinalProject.v(67): instance has no name" {  } { { "FinalProject.v" "" { Text "W:/ECE241/FinalProject/FinalProject.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1479950552732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file W:/ECE241/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950552763 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479950552904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 23 20:22:32 2016 " "Processing ended: Wed Nov 23 20:22:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479950552904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479950552904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479950552904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950552904 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479950553590 ""}
