#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 14 17:17:31 2018
# Process ID: 1597
# Current directory: /home/razvan
# Command line: vivado
# Log file: /home/razvan/vivado.log
# Journal file: /home/razvan/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 6112.926 ; gain = 83.375 ; free physical = 2388 ; free virtual = 9734
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd w ]
add_files -fileset sim_1 /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd
update_compile_order -fileset sim_1
set_property top PipelineSimulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AddExponents.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddExponents
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdjustExponent
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CorrectExponent
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplicationPipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiplicationPipeline
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/Normalize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Normalize
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register64bits
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1150] not all partial formals of sum have actual [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AddExponents.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelinesimulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1150] not all partial formals of sum have actual [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AddExponents.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelinesimulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AddExponents.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddExponents
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd:26]
ERROR: [VRFC 10-1429] target slice is 8 elements ; value is 16 elements [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelinesimulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CorrectExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/xsim.dir/PipelineSimulation_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/xsim.dir/PipelineSimulation_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 14 17:32:56 2018. For additional details about this file, please refer to the WebTalk help file at /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 14 17:32:56 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6372.734 ; gain = 0.000 ; free physical = 1437 ; free virtual = 8703
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6441.371 ; gain = 68.637 ; free physical = 1412 ; free virtual = 8683
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6457.453 ; gain = 0.000 ; free physical = 1356 ; free virtual = 8628
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CorrectExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CorrectExponent
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplicationPipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiplicationPipeline
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplicationPipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiplicationPipeline
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/Normalize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Normalize
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <normFlag> does not exist in entity <AdjustExponent>.  Please compare the definition of block <AdjustExponent> to its component declaration and its instantion to detect the mismatch. [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplicationPipeline.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelinesimulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdjustExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 23 elements ; expected 24 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/Normalize.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelinesimulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/Normalize.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Normalize
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdjustExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CorrectExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/CorrectExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CorrectExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdjustExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdjustExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipelinesimulation in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdjustExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/AdjustExponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AdjustExponent
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sources_1/new/MultiplicationPipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MultiplicationPipeline
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.srcs/sim_1/new/PipelineSimulation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PipelineSimulation
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register64bits [register64bits_default]
Compiling architecture behavioral of entity xil_defaultlib.ModulePG [modulepg_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA4bits [cla4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA16bits [cla16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.CLA32bits [cla32bits_default]
Compiling architecture behavioral of entity xil_defaultlib.AddExponents [addexponents_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractions [multiplyfractions_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplyFractionsWithZeroCheck [multiplyfractionswithzerocheck_d...]
Compiling architecture behavioral of entity xil_defaultlib.CorrectExponent [correctexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.AdjustExponent [adjustexponent_default]
Compiling architecture behavioral of entity xil_defaultlib.Normalize [normalize_default]
Compiling architecture behavioral of entity xil_defaultlib.MultiplicationPipeline [multiplicationpipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.pipelinesimulation
Built simulation snapshot PipelineSimulation_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_project_as project_1 /home/razvan/project_1 -force
archive_project /home/razvan/project_1.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1597-razvan-legion-y520' for archiving project
ERROR: [Coretcl 2-15] (archive_project): Received exception from open project
archive_project /home/razvan/project_1.xpr.zip -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1597-razvan-legion-y520' for archiving project
ERROR: [Coretcl 2-15] (archive_project): Received exception from open project
archive_project /home/razvan/project_1.xpr.zip -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1597-razvan-legion-y520' for archiving project
ERROR: [Coretcl 2-15] (archive_project): Received exception from open project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
ERROR: [XSIM 43-4316] Can not find file: ../../../../project_1.srcs/sources_1/new/AddExponents.vhd
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/razvan/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/razvan/project_1/project_1.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelineSimulation' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj PipelineSimulation_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /media/razvan/Elements/Programs/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 4a66bd78f0ce427ab4ede01fcd8051bc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot PipelineSimulation_behav xil_defaultlib.PipelineSimulation -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication/FloatingPointMultiplication.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelineSimulation_behav -key {Behavioral:sim_1:Functional:PipelineSimulation} -tclbatch {PipelineSimulation.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source PipelineSimulation.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelineSimulation_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sources_1
archive_project /home/razvan/Workplace/CN/CN2-Tema-1/FloatingPointMultiplication.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1597-razvan-legion-y520' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
