// Seed: 1377953841
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply0 id_5 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1  = 32'd63,
    parameter id_10 = 32'd22,
    parameter id_13 = 32'd94,
    parameter id_14 = 32'd73,
    parameter id_16 = 32'd47,
    parameter id_3  = 32'd31,
    parameter id_4  = 32'd62,
    parameter id_7  = 32'd82
) (
    output tri0 id_0,
    input wor _id_1,
    input wand id_2,
    input uwire _id_3,
    input uwire _id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wand _id_7,
    input wand id_8
);
  assign id_0 = 1;
  if (1) uwire _id_10 = 1'b0;
  else wire id_11;
  ;
  logic [id_3 : -1 'h0] id_12;
  wire _id_13;
  logic [1 'b0 : 1] _id_14, id_15;
  logic [id_10 : 1] _id_16;
  ;
  wire [id_16 : id_4] id_17;
  module_0 modCall_1 ();
  wire [id_1 : {
id_10  ,  1  ,  -1 'b0 ,  id_16  ,  id_14  ,  id_14  ,  1  ,  id_3  ,  id_13  ,  -1  ,  1 'b0 ,  id_10  ,  id_13  &&  id_7  ,  1
}] id_18;
endmodule
