Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct 22 15:32:14 2022
| Host         : DESKTOP-7MQ3KNQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rout_timing_summary_routed.rpt -pb rout_timing_summary_routed.pb -rpx rout_timing_summary_routed.rpx -warn_on_violation
| Design       : rout
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   81          inf        0.000                      0                   81           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bb/dd/seg_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.921ns  (logic 4.049ns (68.392%)  route 1.871ns (31.608%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDPE                         0.000     0.000 r  bb/dd/seg_reg[6]/C
    SLICE_X64Y19         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  bb/dd/seg_reg[6]/Q
                         net (fo=1, routed)           1.871     2.389    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.921 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.921    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/dd/an_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 4.028ns (68.079%)  route 1.889ns (31.921%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE                         0.000     0.000 r  bb/dd/an_reg[3]/C
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  bb/dd/an_reg[3]/Q
                         net (fo=1, routed)           1.889     2.407    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.917 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.917    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            bb/dd/an_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 1.441ns (24.398%)  route 4.466ns (75.602%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=37, routed)          4.466     5.907    bb/dd/AR[0]
    SLICE_X65Y25         FDCE                                         f  bb/dd/an_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            bb/dd/an_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 1.441ns (24.398%)  route 4.466ns (75.602%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=37, routed)          4.466     5.907    bb/dd/AR[0]
    SLICE_X65Y25         FDCE                                         f  bb/dd/an_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            bb/dd/an_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 1.441ns (24.398%)  route 4.466ns (75.602%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=37, routed)          4.466     5.907    bb/dd/AR[0]
    SLICE_X65Y25         FDCE                                         f  bb/dd/an_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/dd/an_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.901ns  (logic 4.093ns (69.367%)  route 1.808ns (30.633%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  bb/dd/an_reg[1]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bb/dd/an_reg[1]/Q
                         net (fo=1, routed)           1.808     2.227    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.674     5.901 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.901    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/dd/an_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 3.959ns (68.023%)  route 1.861ns (31.977%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE                         0.000     0.000 r  bb/dd/an_reg[0]/C
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bb/dd/an_reg[0]/Q
                         net (fo=1, routed)           1.861     2.317    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.820 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.820    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/dd/seg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 4.038ns (70.801%)  route 1.665ns (29.199%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE                         0.000     0.000 r  bb/dd/seg_reg[4]/C
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  bb/dd/seg_reg[4]/Q
                         net (fo=1, routed)           1.665     2.183    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.703 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.703    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/dd/seg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.991ns (70.463%)  route 1.673ns (29.537%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  bb/dd/seg_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bb/dd/seg_reg[2]/Q
                         net (fo=1, routed)           1.673     2.129    seg_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.664 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.664    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/dd/seg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.985ns (70.528%)  route 1.665ns (29.472%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  bb/dd/seg_reg[2]_lopt_replica/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bb/dd/seg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.665     2.121    lopt_3
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.650 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.650    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 last_btnL_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE                         0.000     0.000 r  last_btnL_state_reg/C
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  last_btnL_state_reg/Q
                         net (fo=3, routed)           0.108     0.249    last_btnL_state
    SLICE_X41Y17         LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    next_state[1]_i_1_n_0
    SLICE_X41Y17         FDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_btnL_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE                         0.000     0.000 r  last_btnL_state_reg/C
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  last_btnL_state_reg/Q
                         net (fo=3, routed)           0.109     0.250    last_btnL_state
    SLICE_X41Y17         LUT6 (Prop_lut6_I3_O)        0.045     0.295 r  next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.295    next_state[0]_i_1_n_0
    SLICE_X41Y17         FDCE                                         r  next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE                         0.000     0.000 r  next_state_reg[1]/C
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.182     0.323    next_state[1]
    SLICE_X41Y17         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE                         0.000     0.000 r  next_state_reg[0]/C
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.188     0.329    next_state[0]
    SLICE_X41Y17         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bb/refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  bb/refresh_counter_reg[11]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bb/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    bb/refresh_counter_reg_n_0_[11]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  bb/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    bb/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y19         FDCE                                         r  bb/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bb/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  bb/refresh_counter_reg[15]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bb/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    bb/refresh_counter_reg_n_0_[15]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  bb/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    bb/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y20         FDCE                                         r  bb/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bb/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDCE                         0.000     0.000 r  bb/refresh_counter_reg[3]/C
    SLICE_X63Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bb/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    bb/refresh_counter_reg_n_0_[3]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  bb/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    bb/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y17         FDCE                                         r  bb/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bb/refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  bb/refresh_counter_reg[7]/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bb/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    bb/refresh_counter_reg_n_0_[7]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  bb/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    bb/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y18         FDCE                                         r  bb/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bb/refresh_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  bb/refresh_counter_reg[12]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bb/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    bb/refresh_counter_reg_n_0_[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  bb/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    bb/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y20         FDCE                                         r  bb/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bb/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bb/refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  bb/refresh_counter_reg[16]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bb/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    bb/refresh_counter_reg_n_0_[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  bb/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    bb/refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y21         FDCE                                         r  bb/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------





