$date
  Tue Sep 12 13:47:09 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb $end
$var reg 1 ! ulaz_in $end
$var reg 1 " takt_in $end
$var reg 1 # reset_in $end
$var reg 4 $ izlaz_out[3:0] $end
$scope module dut $end
$var reg 1 % ulaz $end
$var reg 1 & takt $end
$var reg 1 ' reset $end
$var reg 4 ( izlaz[3:0] $end
$var reg 4 ) stanje[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
b0000 $
0%
0&
1'
b0000 (
b0000 )
#1000000
1"
1&
#2000000
0"
0#
0&
0'
#3000000
1"
b0001 $
1&
b0001 (
b0001 )
#4000000
0"
0&
#5000000
1"
b0010 $
1&
b0010 (
b0010 )
#6000000
0"
0&
#7000000
1"
b0011 $
1&
b0011 (
b0011 )
#8000000
0"
0&
#9000000
1"
b0100 $
1&
b0100 (
b0100 )
#10000000
0"
0&
#11000000
1"
b0101 $
1&
b0101 (
b0101 )
#12000000
0"
0&
#13000000
1"
b0110 $
1&
b0110 (
b0110 )
#14000000
0"
0&
#15000000
1"
b0111 $
1&
b0111 (
b0111 )
#16000000
1!
0"
1%
0&
#17000000
1"
b0110 $
1&
b0110 (
b0110 )
#18000000
0"
0&
#19000000
1"
b0101 $
1&
b0101 (
b0101 )
#20000000
0"
0&
#21000000
1"
b0100 $
1&
b0100 (
b0100 )
#22000000
0"
0&
#23000000
1"
b0011 $
1&
b0011 (
b0011 )
#24000000
0"
0&
#25000000
1"
b0010 $
1&
b0010 (
b0010 )
#26000000
0"
1#
b0000 $
0&
1'
b0000 (
b0000 )
#27000000
1"
1&
#28000000
0"
0#
0&
0'
#29000000
1"
b1001 $
1&
b1001 (
b1001 )
#30000000
0"
0&
#31000000
1"
b1000 $
1&
b1000 (
b1000 )
#32000000
0"
0&
#33000000
1"
b0111 $
1&
b0111 (
b0111 )
#34000000
0"
0&
#35000000
1"
b0110 $
1&
b0110 (
b0110 )
#36000000
0"
0&
#37000000
1"
b0101 $
1&
b0101 (
b0101 )
#38000000
0"
0&
#39000000
