FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"BCKP_CLK3_P";
2"CHOSEN_CLK_P";
3"CHOSEN_CLK2_N";
4"CHOSEN_CLK_N";
5"BCKP_CLK3_N";
6"VTT\G";
7"CHOSEN_CLK2_P";
8"USE_BCKP_P";
9"CHANGE_CLK_P";
10"CHANGE_CLK2_N";
11"CHANGE_CLK2_P";
12"USE_DEFAULT_P";
13"USE_DEFAULT_N";
14"BCKP_CLK2_P";
15"BCKP_CLK2_N";
16"CLK100_N";
17"CLK100_P";
18"USE_BCKP_N";
19"DEFAULT_CLK2_N";
20"DEFAULT_CLK2_P";
21"GND\G";
22"GND\G";
23"VEE\G";
24"VTT\G";
25"GND\G";
26"CLK100_TTL";
27"BCKP_USED";
28"VEE\G";
29"VEE\G";
30"VCC\G";
31"VEE\G";
32"CHANGE_CLK_N";
33"GND\G";
%"MC10E116"
"1","(-1750,3175)","0","ecl","I1";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl"
$LOCATION"U21"
CDS_LOCATION"U21"
$SEC"1"
CDS_SEC"1";
"VEE"
$PN"1"23;
"GND0"
$PN"7"22;
"VBB"
$PN"2"0;
"D0"
$PN"3"9;
"D1"
$PN"5"32;
"D2"
$PN"27"9;
"D3"
$PN"25"7;
"D4"
$PN"23"0;
"D0* \B"
$PN"4"32;
"D1* \B"
$PN"6"9;
"D2* \B"
$PN"28"32;
"D3* \B"
$PN"26"3;
"D4* \B"
$PN"24"0;
"Q0"
$PN"8"8;
"Q1"
$PN"11"12;
"Q2"
$PN"14"11;
"Q3"
$PN"17"16;
"Q4"
$PN"20"0;
"Q0* \B"
$PN"9"18;
"Q1* \B"
$PN"12"13;
"Q2* \B"
$PN"15"10;
"Q3* \B"
$PN"18"17;
"Q4* \B"
$PN"21"0;
"GND1"
$PN"10"22;
"GND2"
$PN"13"22;
"GND3"
$PN"16"22;
"GND4"
$PN"19"22;
"GND5"
$PN"22"22;
%"CSMD0603"
"1","(-1850,3800)","0","capacitors","I10";
;
ROOM"CHANGE_CLKS"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
POSTOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
$LOCATION"C26"
CDS_LOCATION"C26"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"22;
"A<0>"
$PN"1"23;
%"INPORT"
"1","(-2575,3425)","0","standard","I11";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-2575,3375)","0","standard","I12";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-2150,4450)","0","standard","I13";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-2150,4400)","0","standard","I14";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-2150,4275)","0","standard","I15";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-2150,4225)","0","standard","I16";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(-500,4625)","0","standard","I17";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-500,4550)","0","standard","I18";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"OUTPORT"
"1","(-175,2000)","0","standard","I19";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"27;
%"SY100EL05"
"1","(-825,3525)","0","ttl","I2";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl"
$LOCATION"U22"
CDS_LOCATION"U22"
$SEC"1"
CDS_SEC"1";
"Q* \B"
$PN"6"4;
"Q"
$PN"7"2;
"VEE"
$PN"5"29;
"GND"
$PN"8"21;
"D_B* \B"
$PN"4"18;
"D_B"
$PN"3"8;
"D_A* \B"
$PN"2"19;
"D_A"
$PN"1"20;
%"OUTPORT"
"1","(-175,1925)","0","standard","I20";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"26;
%"OUTPORT"
"1","(-1750,2625)","2","standard","I21";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(-1750,2725)","2","standard","I22";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"RSMD0805"
"1","(-2400,1500)","1","resistors","I23";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
PACKTYPE"0805"
IC"UNDEF"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"R331"
CDS_LOCATION"R331"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"7;
%"RSMD0805"
"1","(-1275,4650)","1","resistors","I24";
;
ROOM"CHANGE_CLKS"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
$LOCATION"R335"
CDS_LOCATION"R335"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"24;
%"RSMD0805"
"1","(-1250,4625)","1","resistors","I25";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
SLOPE"RSMAX"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R337"
CDS_LOCATION"R337"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"18;
"B<0>"
$PN"2"24;
%"RSMD0805"
"1","(-1100,4625)","1","resistors","I26";
;
ROOM"CHANGE_CLKS"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
$LOCATION"R342"
CDS_LOCATION"R342"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"19;
"B<0>"
$PN"2"24;
%"RSMD0805"
"1","(-1075,4625)","1","resistors","I27";
;
ROOM"CHANGE_CLKS"
VALUE"50"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
$LOCATION"R344"
CDS_LOCATION"R344"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"20;
"B<0>"
$PN"2"24;
%"RSMD0805"
"1","(-2325,1500)","1","resistors","I28";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$LOCATION"R332"
CDS_LOCATION"R332"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"3;
%"RSMD0805"
"1","(-2200,1525)","1","resistors","I29";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL_ON_OFF"ON"
DIST"FLAT"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
$LOCATION"R333"
CDS_LOCATION"R333"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"9;
%"SY100EL05"
"1","(-825,3000)","0","ttl","I3";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"ttl"
$LOCATION"U23"
CDS_LOCATION"U23"
$SEC"1"
CDS_SEC"1";
"Q* \B"
$PN"6"4;
"Q"
$PN"7"2;
"VEE"
$PN"5"28;
"GND"
$PN"8"33;
"D_B* \B"
$PN"4"15;
"D_B"
$PN"3"14;
"D_A* \B"
$PN"2"13;
"D_A"
$PN"1"12;
%"RSMD0805"
"1","(-2125,1525)","1","resistors","I30";
;
ROOM"CHANGE_CLKS"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
TOL"1%"
POWER"0.1"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
$LOCATION"R334"
CDS_LOCATION"R334"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"32;
%"RSMD0805"
"1","(-1275,1550)","1","resistors","I31";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R336"
CDS_LOCATION"R336"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"10;
%"RSMD0805"
"1","(-1250,1550)","1","resistors","I32";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
TOL"1%"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R338"
CDS_LOCATION"R338"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"11;
%"RSMD0805"
"1","(-1200,1550)","1","resistors","I33";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R339"
CDS_LOCATION"R339"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"15;
%"RSMD0805"
"1","(-1175,1550)","1","resistors","I34";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R340"
CDS_LOCATION"R340"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"14;
%"RSMD0805"
"1","(-1125,1550)","1","resistors","I35";
;
ROOM"CHANGE_CLKS"
VALUE"50"
POSTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
$LOCATION"R341"
CDS_LOCATION"R341"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"13;
%"RSMD0805"
"1","(-1100,1550)","1","resistors","I36";
;
ROOM"CHANGE_CLKS"
VALUE"50"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R343"
CDS_LOCATION"R343"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"12;
%"RSMD0805"
"1","(150,1525)","1","resistors","I37";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
$LOCATION"R345"
CDS_LOCATION"R345"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"2;
%"RSMD0805"
"1","(175,1525)","1","resistors","I38";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
$LOCATION"R346"
CDS_LOCATION"R346"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"1;
%"RSMD0805"
"1","(200,1525)","1","resistors","I39";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
$LOCATION"R347"
CDS_LOCATION"R347"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"4;
%"SS22SDP2"
"1","(500,3300)","2","misc","I4";
;
ROOM"CHANGE_CLKS"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150"
$LOCATION"U25"
CDS_LOCATION"U25"
$SEC"1"
CDS_SEC"1";
"T_B2"
$PN"6"4;
"T_B1"
$PN"3"2;
"T_A2"
$PN"4"5;
"T_A1"
$PN"1"1;
"P1"
$PN"2"7;
"P2"
$PN"5"3;
%"RSMD0805"
"1","(225,1525)","1","resistors","I40";
;
ROOM"CHANGE_CLKS"
VALUE"50"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
$LOCATION"R348"
CDS_LOCATION"R348"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"6;
"B<0>"
$PN"2"5;
%"MC10H125"
"1","(-800,1850)","0","ecl","I5";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl"
$LOCATION"U24"
CDS_LOCATION"U24"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"12"30;
"GND"
$PN"20"25;
"VEE"
$PN"10"31;
"Q4"
$PN"17"0;
"Q3"
$PN"15"0;
"Q2"
$PN"7"26;
"Q1"
$PN"5"27;
"D4* \B"
$PN"18"0;
"D3* \B"
$PN"13"0;
"D2* \B"
$PN"8"3;
"D1* \B"
$PN"3"10;
"D4"
$PN"19"0;
"D3"
$PN"14"0;
"D2"
$PN"9"7;
"D1"
$PN"4"11;
"VBB"
$PN"2"0;
%"CSMD0603"
"1","(-975,2325)","0","capacitors","I6";
;
ROOM"CHANGE_CLKS"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
POSTOL"10%"
$LOCATION"C27"
CDS_LOCATION"C27"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"25;
"A<0>"
$PN"1"31;
%"CSMD0603"
"1","(-600,2325)","0","capacitors","I7";
;
ROOM"CHANGE_CLKS"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
POSTOL"10%"
$LOCATION"C30"
CDS_LOCATION"C30"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"30;
"A<0>"
$PN"1"25;
%"CSMD0603"
"1","(-775,3350)","0","capacitors","I8";
;
ROOM"CHANGE_CLKS"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
POSTOL"10%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
$LOCATION"C28"
CDS_LOCATION"C28"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"28;
"A<0>"
$PN"1"33;
%"CSMD0603"
"1","(-675,3900)","0","capacitors","I9";
;
ROOM"CHANGE_CLKS"
PACKTYPE"0603"
VALUE"0.1UF"
VOLTAGE"50V"
PART_NAME"CSMD0603"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL"10%"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%"
$LOCATION"C29"
CDS_LOCATION"C29"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"29;
"A<0>"
$PN"1"21;
END.
