#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000244f036ba70 .scope module, "dff_8bit" "dff_8bit" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
o00000244f0420ba8 .functor BUFZ 1, C4<z>; HiZ drive
v00000244f040a4b0_0 .net "clk", 0 0, o00000244f0420ba8;  0 drivers
o00000244f0420bd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000244f0408e30_0 .net "d", 7 0, o00000244f0420bd8;  0 drivers
o00000244f0420c08 .functor BUFZ 1, C4<z>; HiZ drive
v00000244f0409dd0_0 .net "en", 0 0, o00000244f0420c08;  0 drivers
v00000244f0409470_0 .var "q", 7 0;
o00000244f0420c68 .functor BUFZ 1, C4<z>; HiZ drive
v00000244f0409a10_0 .net "rst", 0 0, o00000244f0420c68;  0 drivers
E_00000244f03fcc40/0 .event negedge, v00000244f0409a10_0;
E_00000244f03fcc40/1 .event posedge, v00000244f040a4b0_0;
E_00000244f03fcc40 .event/or E_00000244f03fcc40/0, E_00000244f03fcc40/1;
S_00000244f0370af0 .scope module, "tb_dft" "tb_dft" 3 5;
 .timescale -9 -12;
P_00000244f0319bf0 .param/l "ADDR_WIDTH" 0 3 8, +C4<00000000000000000000000000000101>;
P_00000244f0319c28 .param/l "MAX_N" 0 3 7, +C4<00000000000000000000000000100000>;
v00000244f048cce0_0 .var "N", 4 0;
v00000244f048df00_0 .var "clk", 0 0;
v00000244f048ce20_0 .var "data_in", 7 0;
v00000244f048cf60_0 .var "data_in_valid", 0 0;
v00000244f048d5a0_0 .net "data_out", 7 0, v00000244f048daa0_0;  1 drivers
v00000244f048d0a0_0 .net "data_out_valid", 0 0, v00000244f048d820_0;  1 drivers
v00000244f048d140_0 .net "dft_ready", 0 0, v00000244f048d960_0;  1 drivers
v00000244f048d1e0_0 .net "done", 0 0, L_00000244f0504f40;  1 drivers
v00000244f048d280_0 .net "error", 0 0, v00000244f048a8a0_0;  1 drivers
v00000244f048d6e0 .array "expected_output", 31 0, 7 0;
v00000244f048da00_0 .var/i "i", 31 0;
v00000244f048d3c0 .array "input_samples", 31 0, 7 0;
v00000244f048d460_0 .var/i "j", 31 0;
v00000244f048e360_0 .var/i "output_index", 31 0;
v00000244f048d500 .array "received_output", 31 0, 7 0;
v00000244f048e400_0 .var "rst", 0 0;
v00000244f048dbe0_0 .var "start", 0 0;
v00000244f048dd20_0 .var/i "test_fail", 31 0;
v00000244f048e4a0_0 .var/i "test_pass", 31 0;
S_00000244f03431e0 .scope task, "capture_output" "capture_output" 3 101, 3 101 0, S_00000244f0370af0;
 .timescale -9 -12;
E_00000244f03fdb80 .event anyedge, v00000244f048d820_0;
E_00000244f03fd840 .event negedge, v00000244f048b020_0;
TD_tb_dft.capture_output ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048e360_0, 0, 32;
    %vpi_call 3 104 "$display", "[%0t] Capturing DFT Output Samples", $time {0 0 0};
T_0.0 ;
    %load/vec4 v00000244f048d0a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_00000244f03fdb80;
    %jmp T_0.0;
T_0.1 ;
T_0.2 ;
    %load/vec4 v00000244f048e360_0;
    %load/vec4 v00000244f048cce0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %wait E_00000244f03fd840;
    %load/vec4 v00000244f048d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000244f048d5a0_0;
    %ix/getv/s 4, v00000244f048e360_0;
    %store/vec4a v00000244f048d500, 4, 0;
    %vpi_call 3 114 "$display", "[%0t] Captured output sample %0d: 0x%h (Real: 0x%h, Imag: 0x%h)", $time, v00000244f048e360_0, v00000244f048d5a0_0, &PV<v00000244f048d5a0_0, 4, 4>, &PV<v00000244f048d5a0_0, 0, 4> {0 0 0};
    %load/vec4 v00000244f048e360_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e360_0, 0, 32;
T_0.4 ;
    %jmp T_0.2;
T_0.3 ;
T_0.6 ;
    %load/vec4 v00000244f048d0a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.7, 6;
    %wait E_00000244f03fdb80;
    %jmp T_0.6;
T_0.7 ;
    %vpi_call 3 123 "$display", "[%0t] All Output Samples Captured", $time {0 0 0};
    %end;
S_00000244f034a330 .scope task, "init_test_constant" "init_test_constant" 3 168, 3 168 0, S_00000244f0370af0;
 .timescale -9 -12;
v00000244f04086b0_0 .var/i "dft_size", 31 0;
TD_tb_dft.init_test_constant ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048da00_0, 0, 32;
T_1.8 ;
    %load/vec4 v00000244f048da00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v00000244f048da00_0;
    %load/vec4 v00000244f04086b0_0;
    %cmp/s;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 4, v00000244f048da00_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000244f048da00_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
T_1.11 ;
    %load/vec4 v00000244f048da00_0;
    %load/vec4 v00000244f04086b0_0;
    %cmp/s;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v00000244f048da00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v00000244f04086b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 4, v00000244f048da00_0;
    %store/vec4a v00000244f048d6e0, 4, 0;
    %jmp T_1.19;
T_1.16 ;
    %pushi/vec4 96, 0, 8;
    %ix/getv/s 4, v00000244f048da00_0;
    %store/vec4a v00000244f048d6e0, 4, 0;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 112, 0, 8;
    %ix/getv/s 4, v00000244f048da00_0;
    %store/vec4a v00000244f048d6e0, 4, 0;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000244f048da00_0;
    %store/vec4a v00000244f048d6e0, 4, 0;
T_1.15 ;
T_1.12 ;
    %load/vec4 v00000244f048da00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048da00_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %end;
S_00000244f03564a0 .scope task, "init_test_impulse" "init_test_impulse" 3 153, 3 153 0, S_00000244f0370af0;
 .timescale -9 -12;
TD_tb_dft.init_test_impulse ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000244f048d460_0, 0, 32;
T_2.20 ;
    %load/vec4 v00000244f048d460_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.21, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000244f048d460_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %load/vec4 v00000244f048d460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048d460_0, 0, 32;
    %jmp T_2.20;
T_2.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048d460_0, 0, 32;
T_2.22 ;
    %load/vec4 v00000244f048d460_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.23, 5;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 4, v00000244f048d460_0;
    %store/vec4a v00000244f048d6e0, 4, 0;
    %load/vec4 v00000244f048d460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048d460_0, 0, 32;
    %jmp T_2.22;
T_2.23 ;
    %end;
S_00000244f0356630 .scope task, "init_test_sin" "init_test_sin" 3 199, 3 199 0, S_00000244f0370af0;
 .timescale -9 -12;
v00000244f0408a70_0 .var/i "dft_size", 31 0;
v00000244f0408cf0_0 .var/i "m", 31 0;
TD_tb_dft.init_test_sin ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f0408cf0_0, 0, 32;
T_3.24 ;
    %load/vec4 v00000244f0408cf0_0;
    %load/vec4 v00000244f0408a70_0;
    %cmp/s;
    %jmp/0xz T_3.25, 5;
    %load/vec4 v00000244f0408cf0_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.26 ;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.27 ;
    %pushi/vec4 41, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.28 ;
    %pushi/vec4 25, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 10, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 160, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.31 ;
    %pushi/vec4 169, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.32 ;
    %pushi/vec4 153, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 2, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d3c0, 4, 0;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %load/vec4 v00000244f0408cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f0408cf0_0, 0, 32;
    %jmp T_3.24;
T_3.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f0408cf0_0, 0, 32;
T_3.35 ;
    %load/vec4 v00000244f0408cf0_0;
    %load/vec4 v00000244f0408a70_0;
    %cmp/s;
    %jmp/0xz T_3.36, 5;
    %load/vec4 v00000244f0408cf0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 96, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d6e0, 4, 0;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000244f0408cf0_0;
    %store/vec4a v00000244f048d6e0, 4, 0;
T_3.38 ;
    %load/vec4 v00000244f0408cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f0408cf0_0, 0, 32;
    %jmp T_3.35;
T_3.36 ;
    %end;
S_00000244f021b500 .scope task, "load_input" "load_input" 3 73, 3 73 0, S_00000244f0370af0;
 .timescale -9 -12;
v00000244f04090b0_0 .var/i "dft_size", 31 0;
E_00000244f03fdc40 .event anyedge, v00000244f048d960_0;
TD_tb_dft.load_input ;
    %vpi_call 3 76 "$display", "[%0t] Loading Input Samples for N=%0d", $time, v00000244f04090b0_0 {0 0 0};
T_4.39 ;
    %load/vec4 v00000244f048d140_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_4.40, 6;
    %wait E_00000244f03fdc40;
    %jmp T_4.39;
T_4.40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048da00_0, 0, 32;
T_4.41 ;
    %load/vec4 v00000244f048da00_0;
    %load/vec4 v00000244f04090b0_0;
    %cmp/s;
    %jmp/0xz T_4.42, 5;
    %wait E_00000244f03fd840;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d3c0, 4;
    %store/vec4 v00000244f048ce20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244f048cf60_0, 0, 1;
    %wait E_00000244f03fd840;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d3c0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d3c0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 3 87 "$display", "[%0t] Loaded sample %0d: 0x%h (Real: 0x%h, Imag: 0x%h)", $time, v00000244f048da00_0, &A<v00000244f048d3c0, v00000244f048da00_0 >, S<1,vec4,u4>, S<0,vec4,u4> {2 0 0};
    %load/vec4 v00000244f048da00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048da00_0, 0, 32;
    %jmp T_4.41;
T_4.42 ;
    %wait E_00000244f03fd840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048cf60_0, 0, 1;
    %vpi_call 3 97 "$display", "[%0t] All Input Samples Loaded", $time {0 0 0};
    %end;
S_00000244f021b690 .scope task, "reset_sys" "reset_sys" 3 59, 3 59 0, S_00000244f0370af0;
 .timescale -9 -12;
TD_tb_dft.reset_sys ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048e400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000244f048ce20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048cf60_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %wait E_00000244f03fd840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244f048e400_0, 0, 1;
    %wait E_00000244f03fd840;
    %vpi_call 3 69 "$display", "System Reset Complete" {0 0 0};
    %end;
S_00000244f021b820 .scope task, "test_16point_dft" "test_16point_dft" 3 305, 3 305 0, S_00000244f0370af0;
 .timescale -9 -12;
E_00000244f03fdfc0 .event anyedge, v00000244f048f260_0;
TD_tb_dft.test_16point_dft ;
    %vpi_call 3 307 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 308 "$display", "Test 3: 16-point DFT" {0 0 0};
    %vpi_call 3 309 "$display", "========================================" {0 0 0};
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v00000244f0408a70_0, 0, 32;
    %fork TD_tb_dft.init_test_sin, S_00000244f0356630;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v00000244f04090b0_0, 0, 32;
    %fork TD_tb_dft.load_input, S_00000244f021b500;
    %join;
T_6.43 ;
    %load/vec4 v00000244f048d1e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.44, 6;
    %wait E_00000244f03fdfc0;
    %jmp T_6.43;
T_6.44 ;
    %vpi_call 3 317 "$display", "[%0t] DFT computation complete", $time {0 0 0};
    %fork TD_tb_dft.capture_output, S_00000244f03431e0;
    %join;
    %vpi_call 3 322 "$display", "\012[%0t] Verifying results with FP4 spectral leakage tolerance", $time {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000244f048d500, 4;
    %parti/s 4, 4, 4;
    %cmpi/u 6, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_6.45, 5;
    %vpi_call 3 326 "$display", "  [PASS] Bin 1 has significant energy: 0x%h", &A<v00000244f048d500, 1> {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %jmp T_6.46;
T_6.45 ;
    %vpi_call 3 329 "$display", "  [FAIL] Bin 1 should have main energy, Got: 0x%h", &A<v00000244f048d500, 1> {0 0 0};
    %load/vec4 v00000244f048dd20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048dd20_0, 0, 32;
T_6.46 ;
    %vpi_call 3 333 "$display", "  [INFO] Note: Due to FP4's 4-bit precision, spectral leakage is expected" {0 0 0};
    %vpi_call 3 334 "$display", "  [INFO] Other bins will have non-zero values due to quantization" {0 0 0};
    %vpi_call 3 336 "$display", "[%0t] Test 16-point Sinusoid Completed: %0d Passed, %0d Failed\012", $time, v00000244f048e4a0_0, v00000244f048dd20_0 {0 0 0};
    %end;
S_00000244f025a000 .scope task, "test_8point_constant" "test_8point_constant" 3 255, 3 255 0, S_00000244f0370af0;
 .timescale -9 -12;
TD_tb_dft.test_8point_constant ;
    %vpi_call 3 257 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 258 "$display", "Test 2: 8-point DFT of Constant Function" {0 0 0};
    %vpi_call 3 259 "$display", "========================================" {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000244f04086b0_0, 0, 32;
    %fork TD_tb_dft.init_test_constant, S_00000244f034a330;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000244f04090b0_0, 0, 32;
    %fork TD_tb_dft.load_input, S_00000244f021b500;
    %join;
T_7.47 ;
    %load/vec4 v00000244f048d1e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_7.48, 6;
    %wait E_00000244f03fdfc0;
    %jmp T_7.47;
T_7.48 ;
    %vpi_call 3 267 "$display", "[%0t] DFT computation complete", $time {0 0 0};
    %fork TD_tb_dft.capture_output, S_00000244f03431e0;
    %join;
    %vpi_call 3 272 "$display", "\012[%0t] Verifying results with FP4 precision tolerance", $time {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000244f048d500, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000244f048d6e0, 4;
    %cmp/e;
    %jmp/0xz  T_7.49, 4;
    %vpi_call 3 276 "$display", "  [PASS] Sample 0 (DC): Expected 0x%h, Got 0x%h", &A<v00000244f048d6e0, 0>, &A<v00000244f048d500, 0> {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %jmp T_7.50;
T_7.49 ;
    %vpi_call 3 280 "$display", "  [FAIL] Sample 0 (DC): Expected 0x%h, Got 0x%h", &A<v00000244f048d6e0, 0>, &A<v00000244f048d500, 0> {0 0 0};
    %load/vec4 v00000244f048dd20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048dd20_0, 0, 32;
T_7.50 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000244f048da00_0, 0, 32;
T_7.51 ;
    %load/vec4 v00000244f048da00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.52, 5;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d500, 4;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d500, 4;
    %parti/s 4, 4, 4;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d500, 4;
    %parti/s 4, 0, 2;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d500, 4;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v00000244f048da00_0;
    %load/vec4a v00000244f048d500, 4;
    %parti/s 4, 4, 4;
    %cmpi/u 8, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_7.53, 8;
    %vpi_call 3 291 "$display", "  [PASS] Sample %0d: Close to zero (Got 0x%h)", v00000244f048da00_0, &A<v00000244f048d500, v00000244f048da00_0 > {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %jmp T_7.54;
T_7.53 ;
    %vpi_call 3 294 "$display", "  [WARN] Sample %0d: Expected near-zero, Got 0x%h (FP4 precision)", v00000244f048da00_0, &A<v00000244f048d500, v00000244f048da00_0 > {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
T_7.54 ;
    %load/vec4 v00000244f048da00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048da00_0, 0, 32;
    %jmp T_7.51;
T_7.52 ;
    %vpi_call 3 300 "$display", "[%0t] Test 8-point Constant Completed: %0d Passed, %0d Failed\012", $time, v00000244f048e4a0_0, v00000244f048dd20_0 {0 0 0};
    %end;
S_00000244f025a190 .scope task, "test_8point_impulse" "test_8point_impulse" 3 235, 3 235 0, S_00000244f0370af0;
 .timescale -9 -12;
TD_tb_dft.test_8point_impulse ;
    %vpi_call 3 237 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 238 "$display", "Test 1: 8-point DFT of Impulse Function" {0 0 0};
    %vpi_call 3 239 "$display", "========================================" {0 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %fork TD_tb_dft.init_test_impulse, S_00000244f03564a0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000244f04090b0_0, 0, 32;
    %fork TD_tb_dft.load_input, S_00000244f021b500;
    %join;
T_8.55 ;
    %load/vec4 v00000244f048d1e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.56, 6;
    %wait E_00000244f03fdfc0;
    %jmp T_8.55;
T_8.56 ;
    %vpi_call 3 247 "$display", "[%0t] DFT computation complete", $time {0 0 0};
    %fork TD_tb_dft.capture_output, S_00000244f03431e0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000244f048d640_0, 0, 32;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3681648, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869180532, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 541683056, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1970041701, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v00000244f048de60_0, 0, 2048;
    %fork TD_tb_dft.verify_output, S_00000244f0492d80;
    %join;
    %end;
S_00000244f025a320 .scope task, "test_errors" "test_errors" 3 341, 3 341 0, S_00000244f0370af0;
 .timescale -9 -12;
v00000244f0409510_0 .var/i "timeout_counter", 31 0;
TD_tb_dft.test_errors ;
    %vpi_call 3 344 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 345 "$display", "Test 4: Error Condition Testing" {0 0 0};
    %vpi_call 3 346 "$display", "========================================" {0 0 0};
    %wait E_00000244f03fd840;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f0409510_0, 0, 32;
T_9.57 ;
    %load/vec4 v00000244f048d280_0;
    %nor/r;
    %load/vec4 v00000244f0409510_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_9.58, 8;
    %wait E_00000244f03fd840;
    %load/vec4 v00000244f0409510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f0409510_0, 0, 32;
    %jmp T_9.57;
T_9.58 ;
    %load/vec4 v00000244f048d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.59, 8;
    %vpi_call 3 366 "$display", "  [PASS] Error detected for N=0" {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %jmp T_9.60;
T_9.59 ;
    %load/vec4 v00000244f0409510_0;
    %cmpi/s 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.61, 5;
    %vpi_call 3 369 "$display", "  [WARN] Timeout waiting for error on N=0 (may need to load data to trigger)" {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %jmp T_9.62;
T_9.61 ;
    %vpi_call 3 372 "$display", "  [FAIL] No error for N=0" {0 0 0};
    %load/vec4 v00000244f048dd20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048dd20_0, 0, 32;
T_9.62 ;
T_9.60 ;
    %wait E_00000244f03fd840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048e400_0, 0, 1;
    %wait E_00000244f03fd840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244f048e400_0, 0, 1;
    %wait E_00000244f03fd840;
    %wait E_00000244f03fd840;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f0409510_0, 0, 32;
T_9.63 ;
    %load/vec4 v00000244f048d280_0;
    %nor/r;
    %load/vec4 v00000244f0409510_0;
    %cmpi/s 100, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_9.64, 8;
    %wait E_00000244f03fd840;
    %load/vec4 v00000244f0409510_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f0409510_0, 0, 32;
    %jmp T_9.63;
T_9.64 ;
    %load/vec4 v00000244f048d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.65, 8;
    %vpi_call 3 398 "$display", "  [PASS] Error detected for N=33" {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %jmp T_9.66;
T_9.65 ;
    %load/vec4 v00000244f0409510_0;
    %cmpi/s 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.67, 5;
    %vpi_call 3 401 "$display", "  [WARN] Timeout waiting for error on N=33 (may need to load data to trigger)" {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %jmp T_9.68;
T_9.67 ;
    %vpi_call 3 404 "$display", "  [FAIL] No error for N=33" {0 0 0};
    %load/vec4 v00000244f048dd20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048dd20_0, 0, 32;
T_9.68 ;
T_9.66 ;
    %wait E_00000244f03fd840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048e400_0, 0, 1;
    %wait E_00000244f03fd840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244f048e400_0, 0, 1;
    %wait E_00000244f03fd840;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %vpi_call 3 416 "$display", "[%0t] Error testing completed\012", $time {0 0 0};
    %end;
S_00000244f02136e0 .scope task, "test_pipeline" "test_pipeline" 3 420, 3 420 0, S_00000244f0370af0;
 .timescale -9 -12;
TD_tb_dft.test_pipeline ;
    %vpi_call 3 422 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 423 "$display", "Test 5: Pipeline Operation" {0 0 0};
    %vpi_call 3 424 "$display", "========================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048d460_0, 0, 32;
T_10.69 ;
    %load/vec4 v00000244f048d460_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_10.70, 5;
    %load/vec4 v00000244f048d460_0;
    %addi 1, 0, 32;
    %vpi_call 3 428 "$display", "[%0t] Starting DFT operation %0d", $time, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 8, 0, 5;
    %store/vec4 v00000244f048cce0_0, 0, 5;
    %fork TD_tb_dft.init_test_impulse, S_00000244f03564a0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000244f04090b0_0, 0, 32;
    %fork TD_tb_dft.load_input, S_00000244f021b500;
    %join;
T_10.71 ;
    %load/vec4 v00000244f048d1e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.72, 6;
    %wait E_00000244f03fdfc0;
    %jmp T_10.71;
T_10.72 ;
    %pushi/vec4 5, 0, 32;
T_10.73 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.74, 5;
    %jmp/1 T_10.74, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000244f03fd840;
    %jmp T_10.73;
T_10.74 ;
    %pop/vec4 1;
    %load/vec4 v00000244f048d460_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048d460_0, 0, 32;
    %jmp T_10.69;
T_10.70 ;
    %vpi_call 3 441 "$display", "  [PASS] Pipeline operation test completed" {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %end;
S_00000244f0213870 .scope module, "uut" "fp4_dft" 3 38, 4 354 0, S_00000244f0370af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 5 "N";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /OUTPUT 1 "error";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /INPUT 1 "data_in_valid";
    .port_info 8 /OUTPUT 8 "data_out";
    .port_info 9 /OUTPUT 1 "data_out_valid";
    .port_info 10 /OUTPUT 1 "dft_ready";
P_00000244f0352100 .param/l "ADDR_WIDTH" 0 4 356, +C4<00000000000000000000000000000101>;
P_00000244f0352138 .param/l "MAX_N" 0 4 355, +C4<00000000000000000000000000100000>;
P_00000244f0352170 .param/l "MEM_IDLE" 1 4 384, C4<00>;
P_00000244f03521a8 .param/l "MEM_PROCESS" 1 4 386, C4<10>;
P_00000244f03521e0 .param/l "MEM_READ" 1 4 387, C4<11>;
P_00000244f0352218 .param/l "MEM_WRITE" 1 4 385, C4<01>;
L_00000244f0504f40 .functor BUFZ 1, v00000244f048a800_0, C4<0>, C4<0>, C4<0>;
v00000244f048ef40_0 .net "N", 4 0, v00000244f048cce0_0;  1 drivers
v00000244f048d320_0 .var "bank_sel", 0 0;
v00000244f048d780_0 .net "clk", 0 0, v00000244f048df00_0;  1 drivers
v00000244f048d8c0_0 .net "data_in", 7 0, v00000244f048ce20_0;  1 drivers
v00000244f048efe0_0 .net "data_in_valid", 0 0, v00000244f048cf60_0;  1 drivers
v00000244f048daa0_0 .var "data_out", 7 0;
v00000244f048d820_0 .var "data_out_valid", 0 0;
v00000244f048f120_0 .net "dft_done", 0 0, v00000244f048a800_0;  1 drivers
v00000244f048d960_0 .var "dft_ready", 0 0;
v00000244f048f1c0_0 .var "dft_start", 0 0;
v00000244f048f260_0 .net "done", 0 0, L_00000244f0504f40;  alias, 1 drivers
v00000244f048d000_0 .net "error", 0 0, v00000244f048a8a0_0;  alias, 1 drivers
v00000244f048e180_0 .var "input_count", 4 0;
v00000244f048e680_0 .var "mem_next_state", 1 0;
v00000244f048e0e0_0 .var "mem_state", 1 0;
v00000244f048f440_0 .var "rd_addr", 4 0;
v00000244f048cec0_0 .net "rd_data", 7 0, L_00000244f05051e0;  1 drivers
v00000244f048f300_0 .net "rst", 0 0, v00000244f048e400_0;  1 drivers
v00000244f048f3a0_0 .net "start", 0 0, v00000244f048dbe0_0;  1 drivers
v00000244f048e040_0 .var "wr_addr", 4 0;
v00000244f048db40_0 .var "wr_en", 0 0;
E_00000244f03fe400/0 .event anyedge, v00000244f048e0e0_0, v00000244f048efe0_0, v00000244f048e180_0, v00000244f048b0c0_0;
E_00000244f03fe400/1 .event anyedge, v00000244f048a800_0, v00000244f048aa80_0;
E_00000244f03fe400 .event/or E_00000244f03fe400/0, E_00000244f03fe400/1;
S_00000244f0213a00 .scope module, "dft_core_inst" "fp4_dft_core" 4 398, 4 81 0, S_00000244f0213870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 5 "N";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /INPUT 1 "bank_sel";
    .port_info 6 /OUTPUT 8 "rd_data_0";
    .port_info 7 /INPUT 1 "ext_wr_en";
    .port_info 8 /INPUT 5 "ext_wr_addr";
    .port_info 9 /INPUT 8 "ext_wr_data";
    .port_info 10 /INPUT 5 "ext_rd_addr";
    .port_info 11 /OUTPUT 1 "error";
P_00000244f028b220 .param/l "ACCUMULATE" 1 4 119, C4<0111>;
P_00000244f028b258 .param/l "ADDR_WIDTH" 0 4 83, +C4<00000000000000000000000000000101>;
P_00000244f028b290 .param/l "COMPUTE_W" 1 4 116, C4<0100>;
P_00000244f028b2c8 .param/l "DONE" 1 4 123, C4<1011>;
P_00000244f028b300 .param/l "IDLE" 1 4 112, C4<0000>;
P_00000244f028b338 .param/l "INCREMENT_K" 1 4 122, C4<1010>;
P_00000244f028b370 .param/l "INCREMENT_N" 1 4 120, C4<1000>;
P_00000244f028b3a8 .param/l "INIT" 1 4 113, C4<0001>;
P_00000244f028b3e0 .param/l "MAX_N" 0 4 82, +C4<00000000000000000000000000100000>;
P_00000244f028b418 .param/l "MULTIPLY" 1 4 117, C4<0101>;
P_00000244f028b450 .param/l "READ_X" 1 4 114, C4<0010>;
P_00000244f028b488 .param/l "WAIT_MEM" 1 4 115, C4<0011>;
P_00000244f028b4c0 .param/l "WAIT_MULT" 1 4 118, C4<0110>;
P_00000244f028b4f8 .param/l "WRITE_XK" 1 4 121, C4<1001>;
L_00000244f03d0b20 .functor OR 1, v00000244f048db40_0, v00000244f048eb80_0, C4<0>, C4<0>;
L_00000244f03d1370 .functor OR 1, L_00000244f048e900, L_00000244f048f620, C4<0>, C4<0>;
L_00000244f05051e0 .functor BUFZ 8, L_00000244f0503a80, C4<00000000>, C4<00000000>, C4<00000000>;
v00000244f048bac0_0 .net "N", 4 0, v00000244f048cce0_0;  alias, 1 drivers
v00000244f048ac60_0 .var "Xk_accum", 7 0;
v00000244f048ae40_0 .var "Xn", 7 0;
L_00000244f0494110 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v00000244f048c6a0_0 .net/2u *"_ivl_10", 3 0, L_00000244f0494110;  1 drivers
v00000244f048abc0_0 .net *"_ivl_12", 0 0, L_00000244f048f620;  1 drivers
v00000244f048c7e0_0 .net *"_ivl_15", 0 0, L_00000244f03d1370;  1 drivers
v00000244f048ca60_0 .net *"_ivl_19", 4 0, L_00000244f048f9e0;  1 drivers
L_00000244f04940c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000244f048cb00_0 .net/2u *"_ivl_6", 3 0, L_00000244f04940c8;  1 drivers
v00000244f048cba0_0 .net *"_ivl_8", 0 0, L_00000244f048e900;  1 drivers
v00000244f048a4e0_0 .net "accum_next", 7 0, L_00000244f0501fa0;  1 drivers
v00000244f048a580_0 .net "bank_sel", 0 0, v00000244f048d320_0;  1 drivers
v00000244f048a620_0 .net "clk", 0 0, v00000244f048df00_0;  alias, 1 drivers
v00000244f048a800_0 .var "done", 0 0;
v00000244f048a8a0_0 .var "error", 0 0;
v00000244f048aa80_0 .net "ext_rd_addr", 4 0, v00000244f048f440_0;  1 drivers
v00000244f048a940_0 .net "ext_wr_addr", 4 0, v00000244f048e040_0;  1 drivers
v00000244f048ada0_0 .net "ext_wr_data", 7 0, v00000244f048ce20_0;  alias, 1 drivers
v00000244f048a9e0_0 .net "ext_wr_en", 0 0, v00000244f048db40_0;  1 drivers
v00000244f048ad00_0 .net "final_rd_addr", 4 0, L_00000244f048fb20;  1 drivers
v00000244f048af80_0 .net "final_wr_addr", 4 0, L_00000244f048e720;  1 drivers
v00000244f048b160_0 .net "final_wr_data", 7 0, L_00000244f048e860;  1 drivers
v00000244f048b3e0_0 .net "final_wr_en", 0 0, L_00000244f03d0b20;  1 drivers
v00000244f048b200_0 .var "int_rd_addr", 4 0;
v00000244f048e9a0_0 .net "int_rd_data", 7 0, L_00000244f0503a80;  1 drivers
v00000244f048f080_0 .var "int_wr_addr", 4 0;
v00000244f048ecc0_0 .var "int_wr_data", 7 0;
v00000244f048eb80_0 .var "int_wr_en", 0 0;
v00000244f048e2c0_0 .var "k", 4 0;
v00000244f048e220_0 .net "mult_imag", 3 0, L_00000244f028a580;  1 drivers
v00000244f048ddc0_0 .net "mult_real", 3 0, L_00000244f028a510;  1 drivers
v00000244f048ea40_0 .net "mult_result", 7 0, L_00000244f04dd5d0;  1 drivers
v00000244f048e5e0_0 .var "n", 4 0;
v00000244f048eae0_0 .var "next_state", 3 0;
v00000244f048e540_0 .var "product", 7 0;
v00000244f048cd80_0 .net "rd_data_0", 7 0, L_00000244f05051e0;  alias, 1 drivers
v00000244f048eea0_0 .net "rst", 0 0, v00000244f048e400_0;  alias, 1 drivers
v00000244f048ec20_0 .net "start", 0 0, v00000244f048f1c0_0;  1 drivers
v00000244f048dc80_0 .var "state", 3 0;
v00000244f048ed60_0 .var "twiddle", 7 0;
v00000244f048e7c0_0 .net "twiddle_k", 4 0, L_00000244f048f800;  1 drivers
v00000244f048ee00_0 .net "twiddle_out", 7 0, v00000244f048b5c0_0;  1 drivers
E_00000244f03fe340/0 .event anyedge, v00000244f048dc80_0, v00000244f048ec20_0, v00000244f048a8a0_0, v00000244f048e5e0_0;
E_00000244f03fe340/1 .event anyedge, v00000244f048b0c0_0, v00000244f048e2c0_0;
E_00000244f03fe340 .event/or E_00000244f03fe340/0, E_00000244f03fe340/1;
L_00000244f048e720 .functor MUXZ 5, v00000244f048f080_0, v00000244f048e040_0, v00000244f048db40_0, C4<>;
L_00000244f048e860 .functor MUXZ 8, v00000244f048ecc0_0, v00000244f048ce20_0, v00000244f048db40_0, C4<>;
L_00000244f048e900 .cmp/eq 4, v00000244f048dc80_0, L_00000244f04940c8;
L_00000244f048f620 .cmp/eq 4, v00000244f048dc80_0, L_00000244f0494110;
L_00000244f048fb20 .functor MUXZ 5, v00000244f048b200_0, v00000244f048f440_0, L_00000244f03d1370, C4<>;
L_00000244f048f9e0 .arith/mult 5, v00000244f048e2c0_0, v00000244f048e5e0_0;
L_00000244f048f800 .arith/mod 5, L_00000244f048f9e0, v00000244f048cce0_0;
L_00000244f04de570 .part v00000244f048ae40_0, 4, 4;
L_00000244f04dd350 .part v00000244f048ae40_0, 0, 4;
L_00000244f04dd3f0 .part v00000244f048ed60_0, 4, 4;
L_00000244f04ddf30 .part v00000244f048ed60_0, 0, 4;
L_00000244f04dd5d0 .concat [ 4 4 0 0], L_00000244f028a580, L_00000244f028a510;
S_00000244f0229e00 .scope module, "complex_adder" "fp4_complex_add_sub" 4 190, 5 157 0, S_00000244f0213a00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 8 "out";
v00000244f047bb20_0 .net "a", 7 0, v00000244f048ac60_0;  1 drivers
v00000244f047d5b0_0 .net "a_imag", 3 0, L_00000244f04dd7b0;  1 drivers
v00000244f047c890_0 .net "a_real", 3 0, L_00000244f04dd710;  1 drivers
v00000244f047c1b0_0 .net "b", 7 0, v00000244f048e540_0;  1 drivers
v00000244f047e0f0_0 .net "b_imag", 3 0, L_00000244f04dd990;  1 drivers
v00000244f047c110_0 .net "b_real", 3 0, L_00000244f04dd8f0;  1 drivers
v00000244f047be90_0 .net "out", 7 0, L_00000244f0501fa0;  alias, 1 drivers
v00000244f047dbf0_0 .net "out_imag", 3 0, v00000244f0479960_0;  1 drivers
v00000244f047da10_0 .net "out_real", 3 0, v00000244f047aae0_0;  1 drivers
L_00000244f0496708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047ca70_0 .net "sub", 0 0, L_00000244f0496708;  1 drivers
L_00000244f04dd710 .part v00000244f048ac60_0, 4, 4;
L_00000244f04dd7b0 .part v00000244f048ac60_0, 0, 4;
L_00000244f04dd8f0 .part v00000244f048e540_0, 4, 4;
L_00000244f04dd990 .part v00000244f048e540_0, 0, 4;
L_00000244f0501fa0 .concat [ 4 4 0 0], v00000244f0479960_0, v00000244f047aae0_0;
S_00000244f04772c0 .scope module, "adder_imag" "fp4_add_sub" 5 180, 5 5 0, S_00000244f0229e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 4 "out";
L_00000244f0505aa0 .functor NOT 1, L_00000244f05001a0, C4<0>, C4<0>, C4<0>;
L_00000244f0505720 .functor AND 1, L_00000244f04ff840, L_00000244f0500920, C4<1>, C4<1>;
L_00000244f0504e60 .functor OR 1, L_00000244f0500d80, L_00000244f0505720, C4<0>, C4<0>;
L_00000244f0505bf0 .functor XOR 1, L_00000244f04ff700, L_00000244f0500880, C4<0>, C4<0>;
L_00000244f05056b0 .functor BUFT 1, L_00000244f05001a0, C4<0>, C4<0>, C4<0>;
v00000244f0409ab0_0 .net *"_ivl_100", 3 0, L_00000244f05031c0;  1 drivers
L_00000244f0496678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0409150_0 .net *"_ivl_103", 0 0, L_00000244f0496678;  1 drivers
v00000244f04091f0_0 .net *"_ivl_104", 3 0, L_00000244f0502f40;  1 drivers
L_00000244f04966c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04095b0_0 .net *"_ivl_107", 0 0, L_00000244f04966c0;  1 drivers
v00000244f04098d0_0 .net *"_ivl_108", 3 0, L_00000244f0502680;  1 drivers
v00000244f0409970_0 .net *"_ivl_12", 0 0, L_00000244f0505aa0;  1 drivers
v00000244f0200200_0 .net *"_ivl_16", 0 0, L_00000244f0500d80;  1 drivers
v00000244f01fe680_0 .net *"_ivl_18", 0 0, L_00000244f04ff840;  1 drivers
v00000244f01ffd00_0 .net *"_ivl_20", 0 0, L_00000244f0500920;  1 drivers
v00000244f01ffda0_0 .net *"_ivl_23", 0 0, L_00000244f0505720;  1 drivers
L_00000244f0496318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f01ff760_0 .net/2u *"_ivl_40", 1 0, L_00000244f0496318;  1 drivers
L_00000244f0496360 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f01ffee0_0 .net/2u *"_ivl_44", 1 0, L_00000244f0496360;  1 drivers
L_00000244f04963a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f01fe720_0 .net/2u *"_ivl_48", 0 0, L_00000244f04963a8;  1 drivers
L_00000244f04963f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f01feb80_0 .net/2u *"_ivl_52", 0 0, L_00000244f04963f0;  1 drivers
L_00000244f0496438 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f02002a0_0 .net/2u *"_ivl_56", 1 0, L_00000244f0496438;  1 drivers
v00000244f01ff260_0 .net *"_ivl_58", 0 0, L_00000244f0500ba0;  1 drivers
L_00000244f0496480 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244f01feea0_0 .net/2u *"_ivl_60", 1 0, L_00000244f0496480;  1 drivers
v00000244f01ff300_0 .net *"_ivl_62", 0 0, L_00000244f04ff8e0;  1 drivers
L_00000244f04964c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0200020_0 .net/2u *"_ivl_64", 0 0, L_00000244f04964c8;  1 drivers
v00000244f01feae0_0 .net *"_ivl_67", 1 0, L_00000244f04ffa20;  1 drivers
v00000244f01fecc0_0 .net *"_ivl_68", 2 0, L_00000244f05010a0;  1 drivers
L_00000244f0496510 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244f01fed60_0 .net/2u *"_ivl_70", 1 0, L_00000244f0496510;  1 drivers
v00000244f01fef40_0 .net *"_ivl_72", 0 0, L_00000244f05011e0;  1 drivers
L_00000244f0496558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f01fefe0_0 .net/2u *"_ivl_74", 1 0, L_00000244f0496558;  1 drivers
v00000244f01ff440_0 .net *"_ivl_77", 0 0, L_00000244f0501280;  1 drivers
v00000244f01ff580_0 .net *"_ivl_78", 2 0, L_00000244f0501320;  1 drivers
L_00000244f04965a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000244f03e6280_0 .net/2u *"_ivl_80", 2 0, L_00000244f04965a0;  1 drivers
v00000244f03e4ca0_0 .net *"_ivl_82", 2 0, L_00000244f04ffac0;  1 drivers
v00000244f03babf0_0 .net *"_ivl_84", 2 0, L_00000244f04ffb60;  1 drivers
v00000244f03cfdc0_0 .net *"_ivl_90", 3 0, L_00000244f0504160;  1 drivers
L_00000244f04965e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0479b40_0 .net *"_ivl_93", 0 0, L_00000244f04965e8;  1 drivers
v00000244f0479dc0_0 .net *"_ivl_94", 3 0, L_00000244f05039e0;  1 drivers
L_00000244f0496630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04790a0_0 .net *"_ivl_97", 0 0, L_00000244f0496630;  1 drivers
v00000244f0479820_0 .net *"_ivl_98", 3 0, L_00000244f0502860;  1 drivers
v00000244f0477fc0_0 .net "a", 3 0, L_00000244f04dd7b0;  alias, 1 drivers
v00000244f0478d80_0 .net "a_larger", 0 0, L_00000244f0504e60;  1 drivers
v00000244f0478e20_0 .net "b", 3 0, L_00000244f04dd990;  alias, 1 drivers
v00000244f0479140_0 .net "do_sub", 0 0, L_00000244f0505bf0;  1 drivers
v00000244f0478f60_0 .net "exp_a", 1 0, L_00000244f0500c40;  1 drivers
v00000244f04787e0_0 .net "exp_b", 1 0, L_00000244f0501140;  1 drivers
v00000244f0478ec0_0 .net "exp_diff", 1 0, L_00000244f04ff7a0;  1 drivers
v00000244f047a040_0 .net "exp_l", 1 0, L_00000244f0500240;  1 drivers
v00000244f0479000_0 .var "exp_norm", 1 0;
v00000244f0478380_0 .net "exp_s", 1 0, L_00000244f05016e0;  1 drivers
v00000244f04791e0_0 .net "hidden_l", 0 0, L_00000244f0501820;  1 drivers
v00000244f0479e60_0 .net "hidden_s", 0 0, L_00000244f05007e0;  1 drivers
v00000244f0479f00_0 .net "mant_a", 0 0, L_00000244f0500740;  1 drivers
v00000244f04781a0_0 .net "mant_b", 0 0, L_00000244f0501500;  1 drivers
v00000244f047a360_0 .net "mant_l", 0 0, L_00000244f05002e0;  1 drivers
v00000244f0479c80_0 .net "mant_out", 0 0, L_00000244f0502220;  1 drivers
v00000244f047a2c0_0 .net "mant_s", 0 0, L_00000244f0501780;  1 drivers
v00000244f0479280_0 .net "out", 3 0, v00000244f0479960_0;  alias, 1 drivers
v00000244f0479960_0 .var "result", 3 0;
v00000244f0479320_0 .net "sig_l", 2 0, L_00000244f04ff200;  1 drivers
v00000244f047a0e0_0 .var "sig_norm", 2 0;
v00000244f04786a0_0 .net "sig_result_raw", 3 0, L_00000244f0501aa0;  1 drivers
v00000244f0479a00_0 .net "sig_s", 2 0, L_00000244f0502180;  1 drivers
v00000244f0477e80_0 .net "sig_s_unaligned", 2 0, L_00000244f05009c0;  1 drivers
v00000244f04796e0_0 .net "sign_a", 0 0, L_00000244f0500060;  1 drivers
v00000244f04793c0_0 .net "sign_b", 0 0, L_00000244f05001a0;  1 drivers
v00000244f0478420_0 .net "sign_b_eff", 0 0, L_00000244f05056b0;  1 drivers
v00000244f0479460_0 .net "sign_l", 0 0, L_00000244f04ff700;  1 drivers
v00000244f0478ba0_0 .var "sign_out", 0 0;
v00000244f047a400_0 .net "sign_s", 0 0, L_00000244f0500880;  1 drivers
v00000244f0478740_0 .net "sub", 0 0, L_00000244f0496708;  alias, 1 drivers
E_00000244f03fdc80 .event anyedge, v00000244f047a0e0_0, v00000244f0479000_0, v00000244f0479c80_0, v00000244f0478ba0_0;
E_00000244f03fe540 .event anyedge, v00000244f0479460_0, v00000244f04786a0_0, v00000244f047a040_0;
L_00000244f0500060 .part L_00000244f04dd7b0, 3, 1;
L_00000244f0500c40 .part L_00000244f04dd7b0, 1, 2;
L_00000244f0500740 .part L_00000244f04dd7b0, 0, 1;
L_00000244f05001a0 .part L_00000244f04dd990, 3, 1;
L_00000244f0501140 .part L_00000244f04dd990, 1, 2;
L_00000244f0501500 .part L_00000244f04dd990, 0, 1;
L_00000244f0500d80 .cmp/gt 2, L_00000244f0500c40, L_00000244f0501140;
L_00000244f04ff840 .cmp/eq 2, L_00000244f0500c40, L_00000244f0501140;
L_00000244f0500920 .cmp/ge 1, L_00000244f0500740, L_00000244f0501500;
L_00000244f04ff700 .functor MUXZ 1, L_00000244f05056b0, L_00000244f0500060, L_00000244f0504e60, C4<>;
L_00000244f0500240 .functor MUXZ 2, L_00000244f0501140, L_00000244f0500c40, L_00000244f0504e60, C4<>;
L_00000244f05002e0 .functor MUXZ 1, L_00000244f0501500, L_00000244f0500740, L_00000244f0504e60, C4<>;
L_00000244f0500880 .functor MUXZ 1, L_00000244f0500060, L_00000244f05056b0, L_00000244f0504e60, C4<>;
L_00000244f05016e0 .functor MUXZ 2, L_00000244f0500c40, L_00000244f0501140, L_00000244f0504e60, C4<>;
L_00000244f0501780 .functor MUXZ 1, L_00000244f0500740, L_00000244f0501500, L_00000244f0504e60, C4<>;
L_00000244f04ff7a0 .arith/sub 2, L_00000244f0500240, L_00000244f05016e0;
L_00000244f0501820 .cmp/ne 2, L_00000244f0500240, L_00000244f0496318;
L_00000244f05007e0 .cmp/ne 2, L_00000244f05016e0, L_00000244f0496360;
L_00000244f04ff200 .concat [ 1 1 1 0], L_00000244f05002e0, L_00000244f0501820, L_00000244f04963a8;
L_00000244f05009c0 .concat [ 1 1 1 0], L_00000244f0501780, L_00000244f05007e0, L_00000244f04963f0;
L_00000244f0500ba0 .cmp/eq 2, L_00000244f04ff7a0, L_00000244f0496438;
L_00000244f04ff8e0 .cmp/eq 2, L_00000244f04ff7a0, L_00000244f0496480;
L_00000244f04ffa20 .part L_00000244f05009c0, 1, 2;
L_00000244f05010a0 .concat [ 2 1 0 0], L_00000244f04ffa20, L_00000244f04964c8;
L_00000244f05011e0 .cmp/eq 2, L_00000244f04ff7a0, L_00000244f0496510;
L_00000244f0501280 .part L_00000244f05009c0, 2, 1;
L_00000244f0501320 .concat [ 1 2 0 0], L_00000244f0501280, L_00000244f0496558;
L_00000244f04ffac0 .functor MUXZ 3, L_00000244f04965a0, L_00000244f0501320, L_00000244f05011e0, C4<>;
L_00000244f04ffb60 .functor MUXZ 3, L_00000244f04ffac0, L_00000244f05010a0, L_00000244f04ff8e0, C4<>;
L_00000244f0502180 .functor MUXZ 3, L_00000244f04ffb60, L_00000244f05009c0, L_00000244f0500ba0, C4<>;
L_00000244f0504160 .concat [ 3 1 0 0], L_00000244f04ff200, L_00000244f04965e8;
L_00000244f05039e0 .concat [ 3 1 0 0], L_00000244f0502180, L_00000244f0496630;
L_00000244f0502860 .arith/sub 4, L_00000244f0504160, L_00000244f05039e0;
L_00000244f05031c0 .concat [ 3 1 0 0], L_00000244f04ff200, L_00000244f0496678;
L_00000244f0502f40 .concat [ 3 1 0 0], L_00000244f0502180, L_00000244f04966c0;
L_00000244f0502680 .arith/sum 4, L_00000244f05031c0, L_00000244f0502f40;
L_00000244f0501aa0 .functor MUXZ 4, L_00000244f0502680, L_00000244f0502860, L_00000244f0505bf0, C4<>;
L_00000244f0502220 .part v00000244f047a0e0_0, 0, 1;
S_00000244f0477900 .scope module, "adder_real" "fp4_add_sub" 5 173, 5 5 0, S_00000244f0229e00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 4 "out";
L_00000244f05059c0 .functor NOT 1, L_00000244f04fffc0, C4<0>, C4<0>, C4<0>;
L_00000244f0504d80 .functor AND 1, L_00000244f0500600, L_00000244f0501960, C4<1>, C4<1>;
L_00000244f0505790 .functor OR 1, L_00000244f0501460, L_00000244f0504d80, C4<0>, C4<0>;
L_00000244f0505a30 .functor XOR 1, L_00000244f0500e20, L_00000244f04ffde0, C4<0>, C4<0>;
L_00000244f0504bc0 .functor BUFT 1, L_00000244f04fffc0, C4<0>, C4<0>, C4<0>;
v00000244f0479500_0 .net *"_ivl_100", 3 0, L_00000244f0500100;  1 drivers
L_00000244f0496288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04795a0_0 .net *"_ivl_103", 0 0, L_00000244f0496288;  1 drivers
v00000244f047a220_0 .net *"_ivl_104", 3 0, L_00000244f0501000;  1 drivers
L_00000244f04962d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0479640_0 .net *"_ivl_107", 0 0, L_00000244f04962d0;  1 drivers
v00000244f0477d40_0 .net *"_ivl_108", 3 0, L_00000244f04ff5c0;  1 drivers
v00000244f04782e0_0 .net *"_ivl_12", 0 0, L_00000244f05059c0;  1 drivers
v00000244f0478c40_0 .net *"_ivl_16", 0 0, L_00000244f0501460;  1 drivers
v00000244f0479fa0_0 .net *"_ivl_18", 0 0, L_00000244f0500600;  1 drivers
v00000244f0477ca0_0 .net *"_ivl_20", 0 0, L_00000244f0501960;  1 drivers
v00000244f0477de0_0 .net *"_ivl_23", 0 0, L_00000244f0504d80;  1 drivers
L_00000244f0495f28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0479aa0_0 .net/2u *"_ivl_40", 1 0, L_00000244f0495f28;  1 drivers
L_00000244f0495f70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0478600_0 .net/2u *"_ivl_44", 1 0, L_00000244f0495f70;  1 drivers
L_00000244f0495fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04784c0_0 .net/2u *"_ivl_48", 0 0, L_00000244f0495fb8;  1 drivers
L_00000244f0496000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0479780_0 .net/2u *"_ivl_52", 0 0, L_00000244f0496000;  1 drivers
L_00000244f0496048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0478ce0_0 .net/2u *"_ivl_56", 1 0, L_00000244f0496048;  1 drivers
v00000244f04798c0_0 .net *"_ivl_58", 0 0, L_00000244f05006a0;  1 drivers
L_00000244f0496090 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244f0478560_0 .net/2u *"_ivl_60", 1 0, L_00000244f0496090;  1 drivers
v00000244f0479be0_0 .net *"_ivl_62", 0 0, L_00000244f04ff980;  1 drivers
L_00000244f04960d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0478880_0 .net/2u *"_ivl_64", 0 0, L_00000244f04960d8;  1 drivers
v00000244f0478920_0 .net *"_ivl_67", 1 0, L_00000244f05015a0;  1 drivers
v00000244f0479d20_0 .net *"_ivl_68", 2 0, L_00000244f04ff480;  1 drivers
L_00000244f0496120 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244f0478a60_0 .net/2u *"_ivl_70", 1 0, L_00000244f0496120;  1 drivers
v00000244f04789c0_0 .net *"_ivl_72", 0 0, L_00000244f04ff340;  1 drivers
L_00000244f0496168 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047a180_0 .net/2u *"_ivl_74", 1 0, L_00000244f0496168;  1 drivers
v00000244f0478b00_0 .net *"_ivl_77", 0 0, L_00000244f05004c0;  1 drivers
v00000244f0477f20_0 .net *"_ivl_78", 2 0, L_00000244f0500a60;  1 drivers
L_00000244f04961b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000244f0478060_0 .net/2u *"_ivl_80", 2 0, L_00000244f04961b0;  1 drivers
v00000244f0478100_0 .net *"_ivl_82", 2 0, L_00000244f05013c0;  1 drivers
v00000244f0478240_0 .net *"_ivl_84", 2 0, L_00000244f05018c0;  1 drivers
v00000244f047b8a0_0 .net *"_ivl_90", 3 0, L_00000244f04fff20;  1 drivers
L_00000244f04961f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047b3a0_0 .net *"_ivl_93", 0 0, L_00000244f04961f8;  1 drivers
v00000244f047a720_0 .net *"_ivl_94", 3 0, L_00000244f04ff3e0;  1 drivers
L_00000244f0496240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047b6c0_0 .net *"_ivl_97", 0 0, L_00000244f0496240;  1 drivers
v00000244f047b1c0_0 .net *"_ivl_98", 3 0, L_00000244f0500560;  1 drivers
v00000244f047a9a0_0 .net "a", 3 0, L_00000244f04dd710;  alias, 1 drivers
v00000244f047a680_0 .net "a_larger", 0 0, L_00000244f0505790;  1 drivers
v00000244f047b300_0 .net "b", 3 0, L_00000244f04dd8f0;  alias, 1 drivers
v00000244f047ad60_0 .net "do_sub", 0 0, L_00000244f0505a30;  1 drivers
v00000244f047b440_0 .net "exp_a", 1 0, L_00000244f04ddfd0;  1 drivers
v00000244f047a540_0 .net "exp_b", 1 0, L_00000244f04ffc00;  1 drivers
v00000244f047b760_0 .net "exp_diff", 1 0, L_00000244f0500420;  1 drivers
v00000244f047a900_0 .net "exp_l", 1 0, L_00000244f0500ec0;  1 drivers
v00000244f047acc0_0 .var "exp_norm", 1 0;
v00000244f047a7c0_0 .net "exp_s", 1 0, L_00000244f04ffca0;  1 drivers
v00000244f047b940_0 .net "hidden_l", 0 0, L_00000244f04ffe80;  1 drivers
v00000244f047ab80_0 .net "hidden_s", 0 0, L_00000244f04ff660;  1 drivers
v00000244f047a860_0 .net "mant_a", 0 0, L_00000244f04de610;  1 drivers
v00000244f047aa40_0 .net "mant_b", 0 0, L_00000244f04ffd40;  1 drivers
v00000244f047b260_0 .net "mant_l", 0 0, L_00000244f0500f60;  1 drivers
v00000244f047b800_0 .net "mant_out", 0 0, L_00000244f0501640;  1 drivers
v00000244f047a4a0_0 .net "mant_s", 0 0, L_00000244f0500b00;  1 drivers
v00000244f047b4e0_0 .net "out", 3 0, v00000244f047aae0_0;  alias, 1 drivers
v00000244f047aae0_0 .var "result", 3 0;
v00000244f047ae00_0 .net "sig_l", 2 0, L_00000244f0500ce0;  1 drivers
v00000244f047b580_0 .var "sig_norm", 2 0;
v00000244f047b120_0 .net "sig_result_raw", 3 0, L_00000244f04ff2a0;  1 drivers
v00000244f047a5e0_0 .net "sig_s", 2 0, L_00000244f0500380;  1 drivers
v00000244f047aea0_0 .net "sig_s_unaligned", 2 0, L_00000244f04ff520;  1 drivers
v00000244f047ac20_0 .net "sign_a", 0 0, L_00000244f04ddad0;  1 drivers
v00000244f047b620_0 .net "sign_b", 0 0, L_00000244f04fffc0;  1 drivers
v00000244f047af40_0 .net "sign_b_eff", 0 0, L_00000244f0504bc0;  1 drivers
v00000244f047afe0_0 .net "sign_l", 0 0, L_00000244f0500e20;  1 drivers
v00000244f047b9e0_0 .var "sign_out", 0 0;
v00000244f047ba80_0 .net "sign_s", 0 0, L_00000244f04ffde0;  1 drivers
v00000244f047b080_0 .net "sub", 0 0, L_00000244f0496708;  alias, 1 drivers
E_00000244f03fe0c0 .event anyedge, v00000244f047b580_0, v00000244f047acc0_0, v00000244f047b800_0, v00000244f047b9e0_0;
E_00000244f03fe100 .event anyedge, v00000244f047afe0_0, v00000244f047b120_0, v00000244f047a900_0;
L_00000244f04ddad0 .part L_00000244f04dd710, 3, 1;
L_00000244f04ddfd0 .part L_00000244f04dd710, 1, 2;
L_00000244f04de610 .part L_00000244f04dd710, 0, 1;
L_00000244f04fffc0 .part L_00000244f04dd8f0, 3, 1;
L_00000244f04ffc00 .part L_00000244f04dd8f0, 1, 2;
L_00000244f04ffd40 .part L_00000244f04dd8f0, 0, 1;
L_00000244f0501460 .cmp/gt 2, L_00000244f04ddfd0, L_00000244f04ffc00;
L_00000244f0500600 .cmp/eq 2, L_00000244f04ddfd0, L_00000244f04ffc00;
L_00000244f0501960 .cmp/ge 1, L_00000244f04de610, L_00000244f04ffd40;
L_00000244f0500e20 .functor MUXZ 1, L_00000244f0504bc0, L_00000244f04ddad0, L_00000244f0505790, C4<>;
L_00000244f0500ec0 .functor MUXZ 2, L_00000244f04ffc00, L_00000244f04ddfd0, L_00000244f0505790, C4<>;
L_00000244f0500f60 .functor MUXZ 1, L_00000244f04ffd40, L_00000244f04de610, L_00000244f0505790, C4<>;
L_00000244f04ffde0 .functor MUXZ 1, L_00000244f04ddad0, L_00000244f0504bc0, L_00000244f0505790, C4<>;
L_00000244f04ffca0 .functor MUXZ 2, L_00000244f04ddfd0, L_00000244f04ffc00, L_00000244f0505790, C4<>;
L_00000244f0500b00 .functor MUXZ 1, L_00000244f04de610, L_00000244f04ffd40, L_00000244f0505790, C4<>;
L_00000244f0500420 .arith/sub 2, L_00000244f0500ec0, L_00000244f04ffca0;
L_00000244f04ffe80 .cmp/ne 2, L_00000244f0500ec0, L_00000244f0495f28;
L_00000244f04ff660 .cmp/ne 2, L_00000244f04ffca0, L_00000244f0495f70;
L_00000244f0500ce0 .concat [ 1 1 1 0], L_00000244f0500f60, L_00000244f04ffe80, L_00000244f0495fb8;
L_00000244f04ff520 .concat [ 1 1 1 0], L_00000244f0500b00, L_00000244f04ff660, L_00000244f0496000;
L_00000244f05006a0 .cmp/eq 2, L_00000244f0500420, L_00000244f0496048;
L_00000244f04ff980 .cmp/eq 2, L_00000244f0500420, L_00000244f0496090;
L_00000244f05015a0 .part L_00000244f04ff520, 1, 2;
L_00000244f04ff480 .concat [ 2 1 0 0], L_00000244f05015a0, L_00000244f04960d8;
L_00000244f04ff340 .cmp/eq 2, L_00000244f0500420, L_00000244f0496120;
L_00000244f05004c0 .part L_00000244f04ff520, 2, 1;
L_00000244f0500a60 .concat [ 1 2 0 0], L_00000244f05004c0, L_00000244f0496168;
L_00000244f05013c0 .functor MUXZ 3, L_00000244f04961b0, L_00000244f0500a60, L_00000244f04ff340, C4<>;
L_00000244f05018c0 .functor MUXZ 3, L_00000244f05013c0, L_00000244f04ff480, L_00000244f04ff980, C4<>;
L_00000244f0500380 .functor MUXZ 3, L_00000244f05018c0, L_00000244f04ff520, L_00000244f05006a0, C4<>;
L_00000244f04fff20 .concat [ 3 1 0 0], L_00000244f0500ce0, L_00000244f04961f8;
L_00000244f04ff3e0 .concat [ 3 1 0 0], L_00000244f0500380, L_00000244f0496240;
L_00000244f0500560 .arith/sub 4, L_00000244f04fff20, L_00000244f04ff3e0;
L_00000244f0500100 .concat [ 3 1 0 0], L_00000244f0500ce0, L_00000244f0496288;
L_00000244f0501000 .concat [ 3 1 0 0], L_00000244f0500380, L_00000244f04962d0;
L_00000244f04ff5c0 .arith/sum 4, L_00000244f0500100, L_00000244f0501000;
L_00000244f04ff2a0 .functor MUXZ 4, L_00000244f04ff5c0, L_00000244f0500560, L_00000244f0505a30, C4<>;
L_00000244f0501640 .part v00000244f047b580_0, 0, 1;
S_00000244f0477770 .scope module, "complex_multiplier" "fp4_cmul" 4 178, 6 61 0, S_00000244f0213a00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "c";
    .port_info 3 /INPUT 4 "d";
    .port_info 4 /OUTPUT 4 "out_real";
    .port_info 5 /OUTPUT 4 "out_imag";
L_00000244f028a510 .functor BUFZ 4, v00000244f0488b40_0, C4<0000>, C4<0000>, C4<0000>;
L_00000244f028a580 .functor BUFZ 4, v00000244f047c9d0_0, C4<0000>, C4<0000>, C4<0000>;
v00000244f048b660_0 .net "a", 3 0, L_00000244f04de570;  1 drivers
v00000244f048a760_0 .net "ac", 3 0, v00000244f04826a0_0;  1 drivers
v00000244f048c380_0 .net "ad", 3 0, v00000244f0485710_0;  1 drivers
v00000244f048b340_0 .net "b", 3 0, L_00000244f04dd350;  1 drivers
v00000244f048c920_0 .net "bc", 3 0, v00000244f0486c50_0;  1 drivers
v00000244f048c1a0_0 .net "bd", 3 0, v00000244f0480d00_0;  1 drivers
v00000244f048bde0_0 .net "c", 3 0, L_00000244f04dd3f0;  1 drivers
v00000244f048c2e0_0 .net "d", 3 0, L_00000244f04ddf30;  1 drivers
v00000244f048be80_0 .net "out_imag", 3 0, L_00000244f028a580;  alias, 1 drivers
v00000244f048c9c0_0 .net "out_real", 3 0, L_00000244f028a510;  alias, 1 drivers
v00000244f048ab20_0 .net "res_imag", 3 0, v00000244f047c9d0_0;  1 drivers
v00000244f048b480_0 .net "res_real", 3 0, v00000244f0488b40_0;  1 drivers
S_00000244f0477130 .scope module, "a1" "fp4_add_sub" 6 78, 5 5 0, S_00000244f0477770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 4 "out";
L_00000244f028a040 .functor NOT 1, L_00000244f04de2f0, C4<0>, C4<0>, C4<0>;
L_00000244f028a5f0 .functor AND 1, L_00000244f04dc9f0, L_00000244f04dd530, C4<1>, C4<1>;
L_00000244f028a740 .functor OR 1, L_00000244f04dc310, L_00000244f028a5f0, C4<0>, C4<0>;
L_00000244f028ac80 .functor XOR 1, L_00000244f04dc6d0, L_00000244f04dc3b0, C4<0>, C4<0>;
L_00000244f0506210 .functor BUFT 1, L_00000244f04de2f0, C4<0>, C4<0>, C4<0>;
v00000244f047bd50_0 .net *"_ivl_100", 3 0, L_00000244f04ddd50;  1 drivers
L_00000244f0495e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047cf70_0 .net *"_ivl_103", 0 0, L_00000244f0495e50;  1 drivers
v00000244f047c430_0 .net *"_ivl_104", 3 0, L_00000244f04dd850;  1 drivers
L_00000244f0495e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047c610_0 .net *"_ivl_107", 0 0, L_00000244f0495e98;  1 drivers
v00000244f047bf30_0 .net *"_ivl_108", 3 0, L_00000244f04dd170;  1 drivers
v00000244f047c390_0 .net *"_ivl_12", 0 0, L_00000244f028a040;  1 drivers
v00000244f047ce30_0 .net *"_ivl_16", 0 0, L_00000244f04dc310;  1 drivers
v00000244f047de70_0 .net *"_ivl_18", 0 0, L_00000244f04dc9f0;  1 drivers
v00000244f047df10_0 .net *"_ivl_20", 0 0, L_00000244f04dd530;  1 drivers
v00000244f047e190_0 .net *"_ivl_23", 0 0, L_00000244f028a5f0;  1 drivers
L_00000244f0495af0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047d6f0_0 .net/2u *"_ivl_40", 1 0, L_00000244f0495af0;  1 drivers
L_00000244f0495b38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047e2d0_0 .net/2u *"_ivl_44", 1 0, L_00000244f0495b38;  1 drivers
L_00000244f0495b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047dc90_0 .net/2u *"_ivl_48", 0 0, L_00000244f0495b80;  1 drivers
L_00000244f0495bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047dd30_0 .net/2u *"_ivl_52", 0 0, L_00000244f0495bc8;  1 drivers
L_00000244f0495c10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047e410_0 .net/2u *"_ivl_56", 1 0, L_00000244f0495c10;  1 drivers
v00000244f047d790_0 .net *"_ivl_58", 0 0, L_00000244f04de4d0;  1 drivers
L_00000244f0495c58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244f047c6b0_0 .net/2u *"_ivl_60", 1 0, L_00000244f0495c58;  1 drivers
v00000244f047d830_0 .net *"_ivl_62", 0 0, L_00000244f04dcf90;  1 drivers
L_00000244f0495ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047bfd0_0 .net/2u *"_ivl_64", 0 0, L_00000244f0495ca0;  1 drivers
v00000244f047d8d0_0 .net *"_ivl_67", 1 0, L_00000244f04de390;  1 drivers
v00000244f047d010_0 .net *"_ivl_68", 2 0, L_00000244f04dc630;  1 drivers
L_00000244f0495ce8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244f047d1f0_0 .net/2u *"_ivl_70", 1 0, L_00000244f0495ce8;  1 drivers
v00000244f047e050_0 .net *"_ivl_72", 0 0, L_00000244f04de890;  1 drivers
L_00000244f0495d30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047d650_0 .net/2u *"_ivl_74", 1 0, L_00000244f0495d30;  1 drivers
v00000244f047ced0_0 .net *"_ivl_77", 0 0, L_00000244f04dd030;  1 drivers
v00000244f047d970_0 .net *"_ivl_78", 2 0, L_00000244f04de1b0;  1 drivers
L_00000244f0495d78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000244f047d3d0_0 .net/2u *"_ivl_80", 2 0, L_00000244f0495d78;  1 drivers
v00000244f047bdf0_0 .net *"_ivl_82", 2 0, L_00000244f04ddc10;  1 drivers
v00000244f047cb10_0 .net *"_ivl_84", 2 0, L_00000244f04de250;  1 drivers
v00000244f047e230_0 .net *"_ivl_90", 3 0, L_00000244f04dc450;  1 drivers
L_00000244f0495dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047c930_0 .net *"_ivl_93", 0 0, L_00000244f0495dc0;  1 drivers
v00000244f047dab0_0 .net *"_ivl_94", 3 0, L_00000244f04dd0d0;  1 drivers
L_00000244f0495e08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047e370_0 .net *"_ivl_97", 0 0, L_00000244f0495e08;  1 drivers
v00000244f047db50_0 .net *"_ivl_98", 3 0, L_00000244f04dc4f0;  1 drivers
v00000244f047d290_0 .net "a", 3 0, v00000244f0485710_0;  alias, 1 drivers
v00000244f047cbb0_0 .net "a_larger", 0 0, L_00000244f028a740;  1 drivers
v00000244f047c2f0_0 .net "b", 3 0, v00000244f0486c50_0;  alias, 1 drivers
v00000244f047cc50_0 .net "do_sub", 0 0, L_00000244f028ac80;  1 drivers
v00000244f047dfb0_0 .net "exp_a", 1 0, L_00000244f04dcdb0;  1 drivers
v00000244f047d470_0 .net "exp_b", 1 0, L_00000244f04dc1d0;  1 drivers
v00000244f047c4d0_0 .net "exp_diff", 1 0, L_00000244f04de7f0;  1 drivers
v00000244f047d330_0 .net "exp_l", 1 0, L_00000244f04dce50;  1 drivers
v00000244f047d0b0_0 .var "exp_norm", 1 0;
v00000244f047bcb0_0 .net "exp_s", 1 0, L_00000244f04dc590;  1 drivers
v00000244f047c070_0 .net "hidden_l", 0 0, L_00000244f04dd670;  1 drivers
v00000244f047c250_0 .net "hidden_s", 0 0, L_00000244f04dca90;  1 drivers
v00000244f047ddd0_0 .net "mant_a", 0 0, L_00000244f04de430;  1 drivers
v00000244f047c570_0 .net "mant_b", 0 0, L_00000244f04dc8b0;  1 drivers
v00000244f047c750_0 .net "mant_l", 0 0, L_00000244f04de750;  1 drivers
v00000244f047ccf0_0 .net "mant_out", 0 0, L_00000244f04dda30;  1 drivers
v00000244f047c7f0_0 .net "mant_s", 0 0, L_00000244f04dde90;  1 drivers
v00000244f047d510_0 .net "out", 3 0, v00000244f047c9d0_0;  alias, 1 drivers
v00000244f047c9d0_0 .var "result", 3 0;
v00000244f047cd90_0 .net "sig_l", 2 0, L_00000244f04dd210;  1 drivers
v00000244f047d150_0 .var "sig_norm", 2 0;
v00000244f047f590_0 .net "sig_result_raw", 3 0, L_00000244f04dd2b0;  1 drivers
v00000244f047eaf0_0 .net "sig_s", 2 0, L_00000244f04dc130;  1 drivers
v00000244f047ec30_0 .net "sig_s_unaligned", 2 0, L_00000244f04dcef0;  1 drivers
v00000244f047e870_0 .net "sign_a", 0 0, L_00000244f04dcc70;  1 drivers
v00000244f047e4b0_0 .net "sign_b", 0 0, L_00000244f04de2f0;  1 drivers
v00000244f047ed70_0 .net "sign_b_eff", 0 0, L_00000244f0506210;  1 drivers
v00000244f047e910_0 .net "sign_l", 0 0, L_00000244f04dc6d0;  1 drivers
v00000244f047eff0_0 .var "sign_out", 0 0;
v00000244f047f950_0 .net "sign_s", 0 0, L_00000244f04dc3b0;  1 drivers
L_00000244f0495ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047f770_0 .net "sub", 0 0, L_00000244f0495ee0;  1 drivers
E_00000244f03fd7c0 .event anyedge, v00000244f047d150_0, v00000244f047d0b0_0, v00000244f047ccf0_0, v00000244f047eff0_0;
E_00000244f03fdd80 .event anyedge, v00000244f047e910_0, v00000244f047f590_0, v00000244f047d330_0;
L_00000244f04dcc70 .part v00000244f0485710_0, 3, 1;
L_00000244f04dcdb0 .part v00000244f0485710_0, 1, 2;
L_00000244f04de430 .part v00000244f0485710_0, 0, 1;
L_00000244f04de2f0 .part v00000244f0486c50_0, 3, 1;
L_00000244f04dc1d0 .part v00000244f0486c50_0, 1, 2;
L_00000244f04dc8b0 .part v00000244f0486c50_0, 0, 1;
L_00000244f04dc310 .cmp/gt 2, L_00000244f04dcdb0, L_00000244f04dc1d0;
L_00000244f04dc9f0 .cmp/eq 2, L_00000244f04dcdb0, L_00000244f04dc1d0;
L_00000244f04dd530 .cmp/ge 1, L_00000244f04de430, L_00000244f04dc8b0;
L_00000244f04dc6d0 .functor MUXZ 1, L_00000244f0506210, L_00000244f04dcc70, L_00000244f028a740, C4<>;
L_00000244f04dce50 .functor MUXZ 2, L_00000244f04dc1d0, L_00000244f04dcdb0, L_00000244f028a740, C4<>;
L_00000244f04de750 .functor MUXZ 1, L_00000244f04dc8b0, L_00000244f04de430, L_00000244f028a740, C4<>;
L_00000244f04dc3b0 .functor MUXZ 1, L_00000244f04dcc70, L_00000244f0506210, L_00000244f028a740, C4<>;
L_00000244f04dc590 .functor MUXZ 2, L_00000244f04dcdb0, L_00000244f04dc1d0, L_00000244f028a740, C4<>;
L_00000244f04dde90 .functor MUXZ 1, L_00000244f04de430, L_00000244f04dc8b0, L_00000244f028a740, C4<>;
L_00000244f04de7f0 .arith/sub 2, L_00000244f04dce50, L_00000244f04dc590;
L_00000244f04dd670 .cmp/ne 2, L_00000244f04dce50, L_00000244f0495af0;
L_00000244f04dca90 .cmp/ne 2, L_00000244f04dc590, L_00000244f0495b38;
L_00000244f04dd210 .concat [ 1 1 1 0], L_00000244f04de750, L_00000244f04dd670, L_00000244f0495b80;
L_00000244f04dcef0 .concat [ 1 1 1 0], L_00000244f04dde90, L_00000244f04dca90, L_00000244f0495bc8;
L_00000244f04de4d0 .cmp/eq 2, L_00000244f04de7f0, L_00000244f0495c10;
L_00000244f04dcf90 .cmp/eq 2, L_00000244f04de7f0, L_00000244f0495c58;
L_00000244f04de390 .part L_00000244f04dcef0, 1, 2;
L_00000244f04dc630 .concat [ 2 1 0 0], L_00000244f04de390, L_00000244f0495ca0;
L_00000244f04de890 .cmp/eq 2, L_00000244f04de7f0, L_00000244f0495ce8;
L_00000244f04dd030 .part L_00000244f04dcef0, 2, 1;
L_00000244f04de1b0 .concat [ 1 2 0 0], L_00000244f04dd030, L_00000244f0495d30;
L_00000244f04ddc10 .functor MUXZ 3, L_00000244f0495d78, L_00000244f04de1b0, L_00000244f04de890, C4<>;
L_00000244f04de250 .functor MUXZ 3, L_00000244f04ddc10, L_00000244f04dc630, L_00000244f04dcf90, C4<>;
L_00000244f04dc130 .functor MUXZ 3, L_00000244f04de250, L_00000244f04dcef0, L_00000244f04de4d0, C4<>;
L_00000244f04dc450 .concat [ 3 1 0 0], L_00000244f04dd210, L_00000244f0495dc0;
L_00000244f04dd0d0 .concat [ 3 1 0 0], L_00000244f04dc130, L_00000244f0495e08;
L_00000244f04dc4f0 .arith/sub 4, L_00000244f04dc450, L_00000244f04dd0d0;
L_00000244f04ddd50 .concat [ 3 1 0 0], L_00000244f04dd210, L_00000244f0495e50;
L_00000244f04dd850 .concat [ 3 1 0 0], L_00000244f04dc130, L_00000244f0495e98;
L_00000244f04dd170 .arith/sum 4, L_00000244f04ddd50, L_00000244f04dd850;
L_00000244f04dd2b0 .functor MUXZ 4, L_00000244f04dd170, L_00000244f04dc4f0, L_00000244f028ac80, C4<>;
L_00000244f04dda30 .part v00000244f047d150_0, 0, 1;
S_00000244f04775e0 .scope module, "m1" "fp4_mul" 6 70, 6 7 0, S_00000244f0477770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "out";
L_00000244f03d1760 .functor XOR 1, L_00000244f048fbc0, L_00000244f048fa80, C4<0>, C4<0>;
L_00000244f04941a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f03d1b50 .functor XNOR 1, L_00000244f048f760, L_00000244f04941a0, C4<0>, C4<0>;
L_00000244f03d17d0 .functor AND 1, L_00000244f048f8a0, L_00000244f03d1b50, C4<1>, C4<1>;
L_00000244f0494230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f03d1840 .functor XNOR 1, L_00000244f048f580, L_00000244f0494230, C4<0>, C4<0>;
L_00000244f03d18b0 .functor AND 1, L_00000244f048f940, L_00000244f03d1840, C4<1>, C4<1>;
v00000244f047f270_0 .net *"_ivl_100", 0 0, L_00000244f04e00f0;  1 drivers
v00000244f047ee10_0 .net *"_ivl_103", 0 0, L_00000244f04e07d0;  1 drivers
L_00000244f0494668 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v00000244f047f630_0 .net/2u *"_ivl_104", 4 0, L_00000244f0494668;  1 drivers
v00000244f047e9b0_0 .net *"_ivl_106", 0 0, L_00000244f04e0a50;  1 drivers
L_00000244f0494158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047f130_0 .net/2u *"_ivl_14", 1 0, L_00000244f0494158;  1 drivers
v00000244f047eb90_0 .net *"_ivl_16", 0 0, L_00000244f048f8a0;  1 drivers
v00000244f047f310_0 .net/2u *"_ivl_18", 0 0, L_00000244f04941a0;  1 drivers
v00000244f047f3b0_0 .net *"_ivl_20", 0 0, L_00000244f03d1b50;  1 drivers
L_00000244f04941e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047f6d0_0 .net/2u *"_ivl_24", 1 0, L_00000244f04941e8;  1 drivers
v00000244f047f810_0 .net *"_ivl_26", 0 0, L_00000244f048f940;  1 drivers
v00000244f047ecd0_0 .net/2u *"_ivl_28", 0 0, L_00000244f0494230;  1 drivers
v00000244f047f8b0_0 .net *"_ivl_30", 0 0, L_00000244f03d1840;  1 drivers
L_00000244f0494278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047fb30_0 .net/2u *"_ivl_34", 0 0, L_00000244f0494278;  1 drivers
v00000244f047ea50_0 .net *"_ivl_36", 2 0, L_00000244f04dfbf0;  1 drivers
L_00000244f04942c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047eeb0_0 .net/2u *"_ivl_38", 0 0, L_00000244f04942c0;  1 drivers
v00000244f047f9f0_0 .net *"_ivl_40", 2 0, L_00000244f04deed0;  1 drivers
L_00000244f0494308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047fa90_0 .net/2u *"_ivl_44", 0 0, L_00000244f0494308;  1 drivers
v00000244f047e5f0_0 .net *"_ivl_46", 3 0, L_00000244f04e0eb0;  1 drivers
L_00000244f0494350 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f047e550_0 .net/2s *"_ivl_48", 3 0, L_00000244f0494350;  1 drivers
L_00000244f0494398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047e690_0 .net/2u *"_ivl_52", 1 0, L_00000244f0494398;  1 drivers
L_00000244f04943e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047e730_0 .net/2u *"_ivl_56", 1 0, L_00000244f04943e0;  1 drivers
L_00000244f0494428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047e7d0_0 .net/2u *"_ivl_60", 0 0, L_00000244f0494428;  1 drivers
L_00000244f0494470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047ef50_0 .net/2u *"_ivl_64", 0 0, L_00000244f0494470;  1 drivers
v00000244f047f090_0 .net *"_ivl_68", 4 0, L_00000244f04dfab0;  1 drivers
L_00000244f04944b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047f450_0 .net *"_ivl_71", 1 0, L_00000244f04944b8;  1 drivers
v00000244f047f1d0_0 .net *"_ivl_72", 4 0, L_00000244f04e0b90;  1 drivers
L_00000244f0494500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f047f4f0_0 .net *"_ivl_75", 1 0, L_00000244f0494500;  1 drivers
L_00000244f0494548 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v00000244f0482e20_0 .net/2u *"_ivl_78", 4 0, L_00000244f0494548;  1 drivers
v00000244f04824c0_0 .net *"_ivl_82", 4 0, L_00000244f04e1090;  1 drivers
v00000244f0482b00_0 .net *"_ivl_84", 3 0, L_00000244f04e0910;  1 drivers
L_00000244f0494590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0482c40_0 .net *"_ivl_86", 0 0, L_00000244f0494590;  1 drivers
L_00000244f04945d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f0483960_0 .net/2s *"_ivl_90", 3 0, L_00000244f04945d8;  1 drivers
v00000244f0483280_0 .net/s *"_ivl_92", 3 0, L_00000244f04e05f0;  1 drivers
v00000244f04831e0_0 .net/s *"_ivl_96", 31 0, L_00000244f04df010;  1 drivers
L_00000244f0494620 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244f0483320_0 .net/2s *"_ivl_98", 31 0, L_00000244f0494620;  1 drivers
v00000244f0482d80_0 .net "a", 3 0, L_00000244f04de570;  alias, 1 drivers
v00000244f0483b40_0 .net "a_zero", 0 0, L_00000244f03d17d0;  1 drivers
v00000244f04836e0_0 .net "b", 3 0, L_00000244f04dd3f0;  alias, 1 drivers
v00000244f0483820_0 .net "b_zero", 0 0, L_00000244f03d18b0;  1 drivers
v00000244f0483140_0 .net "exp_a", 1 0, L_00000244f048f6c0;  1 drivers
v00000244f0483640_0 .net "exp_b", 1 0, L_00000244f048f4e0;  1 drivers
v00000244f0482f60_0 .net/s "exp_norm", 3 0, L_00000244f04e09b0;  1 drivers
v00000244f0482a60_0 .net "exp_sum", 2 0, L_00000244f04e0690;  1 drivers
v00000244f0483000_0 .net/s "exp_temp", 3 0, L_00000244f04def70;  1 drivers
v00000244f04833c0_0 .net "hidden_a", 0 0, L_00000244f04e0730;  1 drivers
v00000244f04830a0_0 .net "hidden_b", 0 0, L_00000244f04e0f50;  1 drivers
v00000244f0483a00_0 .net "mant_a", 0 0, L_00000244f048f760;  1 drivers
v00000244f04829c0_0 .net "mant_b", 0 0, L_00000244f048f580;  1 drivers
v00000244f0483460_0 .net "mant_out", 0 0, L_00000244f04df330;  1 drivers
v00000244f0482ba0_0 .net "need_norm", 0 0, L_00000244f04e0870;  1 drivers
v00000244f04838c0_0 .net "out", 3 0, v00000244f04826a0_0;  alias, 1 drivers
v00000244f04826a0_0 .var "output_reg", 3 0;
v00000244f0483500_0 .net "prod", 4 0, L_00000244f04df0b0;  1 drivers
v00000244f0482ce0_0 .net "prod_norm", 4 0, L_00000244f04e0ff0;  1 drivers
v00000244f0483aa0_0 .net "sig_a", 2 0, L_00000244f04e0410;  1 drivers
v00000244f0482560_0 .net "sig_b", 2 0, L_00000244f04dfb50;  1 drivers
v00000244f0482600_0 .net "sign_a", 0 0, L_00000244f048fbc0;  1 drivers
v00000244f0482740_0 .net "sign_b", 0 0, L_00000244f048fa80;  1 drivers
v00000244f04835a0_0 .net "sign_out", 0 0, L_00000244f03d1760;  1 drivers
E_00000244f03fd900/0 .event anyedge, v00000244f0483b40_0, v00000244f0483820_0, v00000244f0482f60_0, v00000244f04835a0_0;
E_00000244f03fd900/1 .event anyedge, v00000244f0483460_0;
E_00000244f03fd900 .event/or E_00000244f03fd900/0, E_00000244f03fd900/1;
L_00000244f048fa80 .part L_00000244f04dd3f0, 3, 1;
L_00000244f048fbc0 .part L_00000244f04de570, 3, 1;
L_00000244f048f4e0 .part L_00000244f04dd3f0, 1, 2;
L_00000244f048f6c0 .part L_00000244f04de570, 1, 2;
L_00000244f048f580 .part L_00000244f04dd3f0, 0, 1;
L_00000244f048f760 .part L_00000244f04de570, 0, 1;
L_00000244f048f8a0 .cmp/eq 2, L_00000244f048f6c0, L_00000244f0494158;
L_00000244f048f940 .cmp/eq 2, L_00000244f048f4e0, L_00000244f04941e8;
L_00000244f04dfbf0 .concat [ 2 1 0 0], L_00000244f048f6c0, L_00000244f0494278;
L_00000244f04deed0 .concat [ 2 1 0 0], L_00000244f048f4e0, L_00000244f04942c0;
L_00000244f04e0690 .arith/sum 3, L_00000244f04dfbf0, L_00000244f04deed0;
L_00000244f04e0eb0 .concat [ 3 1 0 0], L_00000244f04e0690, L_00000244f0494308;
L_00000244f04def70 .arith/sub 4, L_00000244f04e0eb0, L_00000244f0494350;
L_00000244f04e0730 .cmp/ne 2, L_00000244f048f6c0, L_00000244f0494398;
L_00000244f04e0f50 .cmp/ne 2, L_00000244f048f4e0, L_00000244f04943e0;
L_00000244f04e0410 .concat [ 1 1 1 0], L_00000244f048f760, L_00000244f04e0730, L_00000244f0494428;
L_00000244f04dfb50 .concat [ 1 1 1 0], L_00000244f048f580, L_00000244f04e0f50, L_00000244f0494470;
L_00000244f04dfab0 .concat [ 3 2 0 0], L_00000244f04e0410, L_00000244f04944b8;
L_00000244f04e0b90 .concat [ 3 2 0 0], L_00000244f04dfb50, L_00000244f0494500;
L_00000244f04df0b0 .arith/mult 5, L_00000244f04dfab0, L_00000244f04e0b90;
L_00000244f04e0870 .cmp/ge 5, L_00000244f04df0b0, L_00000244f0494548;
L_00000244f04e0910 .part L_00000244f04df0b0, 1, 4;
L_00000244f04e1090 .concat [ 4 1 0 0], L_00000244f04e0910, L_00000244f0494590;
L_00000244f04e0ff0 .functor MUXZ 5, L_00000244f04df0b0, L_00000244f04e1090, L_00000244f04e0870, C4<>;
L_00000244f04e05f0 .arith/sum 4, L_00000244f04def70, L_00000244f04945d8;
L_00000244f04e09b0 .functor MUXZ 4, L_00000244f04def70, L_00000244f04e05f0, L_00000244f04e0870, C4<>;
L_00000244f04df010 .extend/s 32, L_00000244f04e09b0;
L_00000244f04e00f0 .cmp/eq 32, L_00000244f04df010, L_00000244f0494620;
L_00000244f04e07d0 .part L_00000244f04e0ff0, 1, 1;
L_00000244f04e0a50 .cmp/ge 5, L_00000244f04e0ff0, L_00000244f0494668;
L_00000244f04df330 .functor MUXZ 1, L_00000244f04e0a50, L_00000244f04e07d0, L_00000244f04e00f0, C4<>;
S_00000244f0477450 .scope module, "m2" "fp4_mul" 6 71, 6 7 0, S_00000244f0477770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "out";
L_00000244f03d1990 .functor XOR 1, L_00000244f04de9d0, L_00000244f04dec50, C4<0>, C4<0>;
L_00000244f04946f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f03d2170 .functor XNOR 1, L_00000244f04de930, L_00000244f04946f8, C4<0>, C4<0>;
L_00000244f03d2250 .functor AND 1, L_00000244f04decf0, L_00000244f03d2170, C4<1>, C4<1>;
L_00000244f0494788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f03d21e0 .functor XNOR 1, L_00000244f04deb10, L_00000244f0494788, C4<0>, C4<0>;
L_00000244f03d23a0 .functor AND 1, L_00000244f04df470, L_00000244f03d21e0, C4<1>, C4<1>;
v00000244f0482ec0_0 .net *"_ivl_100", 0 0, L_00000244f04df5b0;  1 drivers
v00000244f0482920_0 .net *"_ivl_103", 0 0, L_00000244f04df650;  1 drivers
L_00000244f0494bc0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v00000244f0483780_0 .net/2u *"_ivl_104", 4 0, L_00000244f0494bc0;  1 drivers
v00000244f04827e0_0 .net *"_ivl_106", 0 0, L_00000244f04e0230;  1 drivers
L_00000244f04946b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0482880_0 .net/2u *"_ivl_14", 1 0, L_00000244f04946b0;  1 drivers
v00000244f0482380_0 .net *"_ivl_16", 0 0, L_00000244f04decf0;  1 drivers
v00000244f04806c0_0 .net/2u *"_ivl_18", 0 0, L_00000244f04946f8;  1 drivers
v00000244f04817a0_0 .net *"_ivl_20", 0 0, L_00000244f03d2170;  1 drivers
L_00000244f0494740 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0481700_0 .net/2u *"_ivl_24", 1 0, L_00000244f0494740;  1 drivers
v00000244f0480da0_0 .net *"_ivl_26", 0 0, L_00000244f04df470;  1 drivers
v00000244f047fd60_0 .net/2u *"_ivl_28", 0 0, L_00000244f0494788;  1 drivers
v00000244f0480b20_0 .net *"_ivl_30", 0 0, L_00000244f03d21e0;  1 drivers
L_00000244f04947d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0481840_0 .net/2u *"_ivl_34", 0 0, L_00000244f04947d0;  1 drivers
v00000244f0482240_0 .net *"_ivl_36", 2 0, L_00000244f04e0af0;  1 drivers
L_00000244f0494818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0480e40_0 .net/2u *"_ivl_38", 0 0, L_00000244f0494818;  1 drivers
v00000244f0480760_0 .net *"_ivl_40", 2 0, L_00000244f04e0cd0;  1 drivers
L_00000244f0494860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04818e0_0 .net/2u *"_ivl_44", 0 0, L_00000244f0494860;  1 drivers
v00000244f0481200_0 .net *"_ivl_46", 3 0, L_00000244f04e04b0;  1 drivers
L_00000244f04948a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f0482060_0 .net/2s *"_ivl_48", 3 0, L_00000244f04948a8;  1 drivers
L_00000244f04948f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0480800_0 .net/2u *"_ivl_52", 1 0, L_00000244f04948f0;  1 drivers
L_00000244f0494938 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0481980_0 .net/2u *"_ivl_56", 1 0, L_00000244f0494938;  1 drivers
L_00000244f0494980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047ff40_0 .net/2u *"_ivl_60", 0 0, L_00000244f0494980;  1 drivers
L_00000244f04949c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0480ee0_0 .net/2u *"_ivl_64", 0 0, L_00000244f04949c8;  1 drivers
v00000244f04812a0_0 .net *"_ivl_68", 4 0, L_00000244f04ded90;  1 drivers
L_00000244f0494a10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0481340_0 .net *"_ivl_71", 1 0, L_00000244f0494a10;  1 drivers
v00000244f0480f80_0 .net *"_ivl_72", 4 0, L_00000244f04e0e10;  1 drivers
L_00000244f0494a58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0481a20_0 .net *"_ivl_75", 1 0, L_00000244f0494a58;  1 drivers
L_00000244f0494aa0 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v00000244f04815c0_0 .net/2u *"_ivl_78", 4 0, L_00000244f0494aa0;  1 drivers
v00000244f0481ac0_0 .net *"_ivl_82", 4 0, L_00000244f04dffb0;  1 drivers
v00000244f0481520_0 .net *"_ivl_84", 3 0, L_00000244f04dee30;  1 drivers
L_00000244f0494ae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f047fe00_0 .net *"_ivl_86", 0 0, L_00000244f0494ae8;  1 drivers
L_00000244f0494b30 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f0481e80_0 .net/2s *"_ivl_90", 3 0, L_00000244f0494b30;  1 drivers
v00000244f0481020_0 .net/s *"_ivl_92", 3 0, L_00000244f04df510;  1 drivers
v00000244f0481fc0_0 .net/s *"_ivl_96", 31 0, L_00000244f04dff10;  1 drivers
L_00000244f0494b78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244f04813e0_0 .net/2s *"_ivl_98", 31 0, L_00000244f0494b78;  1 drivers
v00000244f0480300_0 .net "a", 3 0, L_00000244f04dd350;  alias, 1 drivers
v00000244f0481480_0 .net "a_zero", 0 0, L_00000244f03d2250;  1 drivers
v00000244f0482420_0 .net "b", 3 0, L_00000244f04ddf30;  alias, 1 drivers
v00000244f04808a0_0 .net "b_zero", 0 0, L_00000244f03d23a0;  1 drivers
v00000244f0481660_0 .net "exp_a", 1 0, L_00000244f04e0550;  1 drivers
v00000244f0480bc0_0 .net "exp_b", 1 0, L_00000244f04df150;  1 drivers
v00000244f0481b60_0 .net/s "exp_norm", 3 0, L_00000244f04e0050;  1 drivers
v00000244f0482100_0 .net "exp_sum", 2 0, L_00000244f04e0c30;  1 drivers
v00000244f0480c60_0 .net/s "exp_temp", 3 0, L_00000244f04e0190;  1 drivers
v00000244f047fcc0_0 .net "hidden_a", 0 0, L_00000244f04df1f0;  1 drivers
v00000244f0480940_0 .net "hidden_b", 0 0, L_00000244f04dea70;  1 drivers
v00000244f0481c00_0 .net "mant_a", 0 0, L_00000244f04de930;  1 drivers
v00000244f04810c0_0 .net "mant_b", 0 0, L_00000244f04deb10;  1 drivers
v00000244f0480a80_0 .net "mant_out", 0 0, L_00000244f04df6f0;  1 drivers
v00000244f0481160_0 .net "need_norm", 0 0, L_00000244f04df3d0;  1 drivers
v00000244f04809e0_0 .net "out", 3 0, v00000244f0480d00_0;  alias, 1 drivers
v00000244f0480d00_0 .var "output_reg", 3 0;
v00000244f0481de0_0 .net "prod", 4 0, L_00000244f04df290;  1 drivers
v00000244f04803a0_0 .net "prod_norm", 4 0, L_00000244f04df830;  1 drivers
v00000244f0481ca0_0 .net "sig_a", 2 0, L_00000244f04debb0;  1 drivers
v00000244f0481d40_0 .net "sig_b", 2 0, L_00000244f04e0d70;  1 drivers
v00000244f0481f20_0 .net "sign_a", 0 0, L_00000244f04de9d0;  1 drivers
v00000244f04821a0_0 .net "sign_b", 0 0, L_00000244f04dec50;  1 drivers
v00000244f04822e0_0 .net "sign_out", 0 0, L_00000244f03d1990;  1 drivers
E_00000244f03fe440/0 .event anyedge, v00000244f0481480_0, v00000244f04808a0_0, v00000244f0481b60_0, v00000244f04822e0_0;
E_00000244f03fe440/1 .event anyedge, v00000244f0480a80_0;
E_00000244f03fe440 .event/or E_00000244f03fe440/0, E_00000244f03fe440/1;
L_00000244f04dec50 .part L_00000244f04ddf30, 3, 1;
L_00000244f04de9d0 .part L_00000244f04dd350, 3, 1;
L_00000244f04df150 .part L_00000244f04ddf30, 1, 2;
L_00000244f04e0550 .part L_00000244f04dd350, 1, 2;
L_00000244f04deb10 .part L_00000244f04ddf30, 0, 1;
L_00000244f04de930 .part L_00000244f04dd350, 0, 1;
L_00000244f04decf0 .cmp/eq 2, L_00000244f04e0550, L_00000244f04946b0;
L_00000244f04df470 .cmp/eq 2, L_00000244f04df150, L_00000244f0494740;
L_00000244f04e0af0 .concat [ 2 1 0 0], L_00000244f04e0550, L_00000244f04947d0;
L_00000244f04e0cd0 .concat [ 2 1 0 0], L_00000244f04df150, L_00000244f0494818;
L_00000244f04e0c30 .arith/sum 3, L_00000244f04e0af0, L_00000244f04e0cd0;
L_00000244f04e04b0 .concat [ 3 1 0 0], L_00000244f04e0c30, L_00000244f0494860;
L_00000244f04e0190 .arith/sub 4, L_00000244f04e04b0, L_00000244f04948a8;
L_00000244f04df1f0 .cmp/ne 2, L_00000244f04e0550, L_00000244f04948f0;
L_00000244f04dea70 .cmp/ne 2, L_00000244f04df150, L_00000244f0494938;
L_00000244f04debb0 .concat [ 1 1 1 0], L_00000244f04de930, L_00000244f04df1f0, L_00000244f0494980;
L_00000244f04e0d70 .concat [ 1 1 1 0], L_00000244f04deb10, L_00000244f04dea70, L_00000244f04949c8;
L_00000244f04ded90 .concat [ 3 2 0 0], L_00000244f04debb0, L_00000244f0494a10;
L_00000244f04e0e10 .concat [ 3 2 0 0], L_00000244f04e0d70, L_00000244f0494a58;
L_00000244f04df290 .arith/mult 5, L_00000244f04ded90, L_00000244f04e0e10;
L_00000244f04df3d0 .cmp/ge 5, L_00000244f04df290, L_00000244f0494aa0;
L_00000244f04dee30 .part L_00000244f04df290, 1, 4;
L_00000244f04dffb0 .concat [ 4 1 0 0], L_00000244f04dee30, L_00000244f0494ae8;
L_00000244f04df830 .functor MUXZ 5, L_00000244f04df290, L_00000244f04dffb0, L_00000244f04df3d0, C4<>;
L_00000244f04df510 .arith/sum 4, L_00000244f04e0190, L_00000244f0494b30;
L_00000244f04e0050 .functor MUXZ 4, L_00000244f04e0190, L_00000244f04df510, L_00000244f04df3d0, C4<>;
L_00000244f04dff10 .extend/s 32, L_00000244f04e0050;
L_00000244f04df5b0 .cmp/eq 32, L_00000244f04dff10, L_00000244f0494b78;
L_00000244f04df650 .part L_00000244f04df830, 1, 1;
L_00000244f04e0230 .cmp/ge 5, L_00000244f04df830, L_00000244f0494bc0;
L_00000244f04df6f0 .functor MUXZ 1, L_00000244f04e0230, L_00000244f04df650, L_00000244f04df5b0, C4<>;
S_00000244f0477a90 .scope module, "m3" "fp4_mul" 6 72, 6 7 0, S_00000244f0477770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "out";
L_00000244f03d2480 .functor XOR 1, L_00000244f04dfe70, L_00000244f04df790, C4<0>, C4<0>;
L_00000244f0494c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f03d2330 .functor XNOR 1, L_00000244f04dfa10, L_00000244f0494c50, C4<0>, C4<0>;
L_00000244f03d2410 .functor AND 1, L_00000244f04dfd30, L_00000244f03d2330, C4<1>, C4<1>;
L_00000244f0494ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f03498d0 .functor XNOR 1, L_00000244f04df970, L_00000244f0494ce0, C4<0>, C4<0>;
L_00000244f0349b70 .functor AND 1, L_00000244f04dfdd0, L_00000244f03498d0, C4<1>, C4<1>;
v00000244f047fea0_0 .net *"_ivl_100", 0 0, L_00000244f04e1590;  1 drivers
v00000244f047ffe0_0 .net *"_ivl_103", 0 0, L_00000244f04e23f0;  1 drivers
L_00000244f0495118 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v00000244f0480080_0 .net/2u *"_ivl_104", 4 0, L_00000244f0495118;  1 drivers
v00000244f0480120_0 .net *"_ivl_106", 0 0, L_00000244f04e2ad0;  1 drivers
L_00000244f0494c08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f04801c0_0 .net/2u *"_ivl_14", 1 0, L_00000244f0494c08;  1 drivers
v00000244f0480260_0 .net *"_ivl_16", 0 0, L_00000244f04dfd30;  1 drivers
v00000244f0480440_0 .net/2u *"_ivl_18", 0 0, L_00000244f0494c50;  1 drivers
v00000244f04804e0_0 .net *"_ivl_20", 0 0, L_00000244f03d2330;  1 drivers
L_00000244f0494c98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0480580_0 .net/2u *"_ivl_24", 1 0, L_00000244f0494c98;  1 drivers
v00000244f0480620_0 .net *"_ivl_26", 0 0, L_00000244f04dfdd0;  1 drivers
v00000244f0484770_0 .net/2u *"_ivl_28", 0 0, L_00000244f0494ce0;  1 drivers
v00000244f0484310_0 .net *"_ivl_30", 0 0, L_00000244f03498d0;  1 drivers
L_00000244f0494d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0485df0_0 .net/2u *"_ivl_34", 0 0, L_00000244f0494d28;  1 drivers
v00000244f0483d70_0 .net *"_ivl_36", 2 0, L_00000244f04e02d0;  1 drivers
L_00000244f0494d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0486250_0 .net/2u *"_ivl_38", 0 0, L_00000244f0494d70;  1 drivers
v00000244f04855d0_0 .net *"_ivl_40", 2 0, L_00000244f04e0370;  1 drivers
L_00000244f0494db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0484130_0 .net/2u *"_ivl_44", 0 0, L_00000244f0494db8;  1 drivers
v00000244f0485e90_0 .net *"_ivl_46", 3 0, L_00000244f04e37f0;  1 drivers
L_00000244f0494e00 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f04850d0_0 .net/2s *"_ivl_48", 3 0, L_00000244f0494e00;  1 drivers
L_00000244f0494e48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0485850_0 .net/2u *"_ivl_52", 1 0, L_00000244f0494e48;  1 drivers
L_00000244f0494e90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0483ff0_0 .net/2u *"_ivl_56", 1 0, L_00000244f0494e90;  1 drivers
L_00000244f0494ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0484db0_0 .net/2u *"_ivl_60", 0 0, L_00000244f0494ed8;  1 drivers
L_00000244f0494f20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0483e10_0 .net/2u *"_ivl_64", 0 0, L_00000244f0494f20;  1 drivers
v00000244f04858f0_0 .net *"_ivl_68", 4 0, L_00000244f04e1770;  1 drivers
L_00000244f0494f68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0485f30_0 .net *"_ivl_71", 1 0, L_00000244f0494f68;  1 drivers
v00000244f0484b30_0 .net *"_ivl_72", 4 0, L_00000244f04e36b0;  1 drivers
L_00000244f0494fb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0484630_0 .net *"_ivl_75", 1 0, L_00000244f0494fb0;  1 drivers
L_00000244f0494ff8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v00000244f0483eb0_0 .net/2u *"_ivl_78", 4 0, L_00000244f0494ff8;  1 drivers
v00000244f0485530_0 .net *"_ivl_82", 4 0, L_00000244f04e3890;  1 drivers
v00000244f0485fd0_0 .net *"_ivl_84", 3 0, L_00000244f04e2e90;  1 drivers
L_00000244f0495040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0486070_0 .net *"_ivl_86", 0 0, L_00000244f0495040;  1 drivers
L_00000244f0495088 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f0484e50_0 .net/2s *"_ivl_90", 3 0, L_00000244f0495088;  1 drivers
v00000244f0486390_0 .net/s *"_ivl_92", 3 0, L_00000244f04e2350;  1 drivers
v00000244f0486110_0 .net/s *"_ivl_96", 31 0, L_00000244f04e1d10;  1 drivers
L_00000244f04950d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244f0484ef0_0 .net/2s *"_ivl_98", 31 0, L_00000244f04950d0;  1 drivers
v00000244f0485990_0 .net "a", 3 0, L_00000244f04de570;  alias, 1 drivers
v00000244f0485350_0 .net "a_zero", 0 0, L_00000244f03d2410;  1 drivers
v00000244f0484270_0 .net "b", 3 0, L_00000244f04ddf30;  alias, 1 drivers
v00000244f04853f0_0 .net "b_zero", 0 0, L_00000244f0349b70;  1 drivers
v00000244f0484d10_0 .net "exp_a", 1 0, L_00000244f04dfc90;  1 drivers
v00000244f04857b0_0 .net "exp_b", 1 0, L_00000244f04df8d0;  1 drivers
v00000244f0483f50_0 .net/s "exp_norm", 3 0, L_00000244f04e1c70;  1 drivers
v00000244f0485490_0 .net "exp_sum", 2 0, L_00000244f04e2490;  1 drivers
v00000244f04862f0_0 .net/s "exp_temp", 3 0, L_00000244f04e2b70;  1 drivers
v00000244f0485670_0 .net "hidden_a", 0 0, L_00000244f04e2710;  1 drivers
v00000244f0484090_0 .net "hidden_b", 0 0, L_00000244f04e2210;  1 drivers
v00000244f04843b0_0 .net "mant_a", 0 0, L_00000244f04dfa10;  1 drivers
v00000244f04861b0_0 .net "mant_b", 0 0, L_00000244f04df970;  1 drivers
v00000244f04852b0_0 .net "mant_out", 0 0, L_00000244f04e2530;  1 drivers
v00000244f0485a30_0 .net "need_norm", 0 0, L_00000244f04e3750;  1 drivers
v00000244f0486430_0 .net "out", 3 0, v00000244f0485710_0;  alias, 1 drivers
v00000244f0485710_0 .var "output_reg", 3 0;
v00000244f04841d0_0 .net "prod", 4 0, L_00000244f04e2670;  1 drivers
v00000244f0485ad0_0 .net "prod_norm", 4 0, L_00000244f04e1bd0;  1 drivers
v00000244f0485210_0 .net "sig_a", 2 0, L_00000244f04e2a30;  1 drivers
v00000244f0485b70_0 .net "sig_b", 2 0, L_00000244f04e18b0;  1 drivers
v00000244f0484f90_0 .net "sign_a", 0 0, L_00000244f04dfe70;  1 drivers
v00000244f0483cd0_0 .net "sign_b", 0 0, L_00000244f04df790;  1 drivers
v00000244f0485030_0 .net "sign_out", 0 0, L_00000244f03d2480;  1 drivers
E_00000244f03fe4c0/0 .event anyedge, v00000244f0485350_0, v00000244f04853f0_0, v00000244f0483f50_0, v00000244f0485030_0;
E_00000244f03fe4c0/1 .event anyedge, v00000244f04852b0_0;
E_00000244f03fe4c0 .event/or E_00000244f03fe4c0/0, E_00000244f03fe4c0/1;
L_00000244f04df790 .part L_00000244f04ddf30, 3, 1;
L_00000244f04dfe70 .part L_00000244f04de570, 3, 1;
L_00000244f04df8d0 .part L_00000244f04ddf30, 1, 2;
L_00000244f04dfc90 .part L_00000244f04de570, 1, 2;
L_00000244f04df970 .part L_00000244f04ddf30, 0, 1;
L_00000244f04dfa10 .part L_00000244f04de570, 0, 1;
L_00000244f04dfd30 .cmp/eq 2, L_00000244f04dfc90, L_00000244f0494c08;
L_00000244f04dfdd0 .cmp/eq 2, L_00000244f04df8d0, L_00000244f0494c98;
L_00000244f04e02d0 .concat [ 2 1 0 0], L_00000244f04dfc90, L_00000244f0494d28;
L_00000244f04e0370 .concat [ 2 1 0 0], L_00000244f04df8d0, L_00000244f0494d70;
L_00000244f04e2490 .arith/sum 3, L_00000244f04e02d0, L_00000244f04e0370;
L_00000244f04e37f0 .concat [ 3 1 0 0], L_00000244f04e2490, L_00000244f0494db8;
L_00000244f04e2b70 .arith/sub 4, L_00000244f04e37f0, L_00000244f0494e00;
L_00000244f04e2710 .cmp/ne 2, L_00000244f04dfc90, L_00000244f0494e48;
L_00000244f04e2210 .cmp/ne 2, L_00000244f04df8d0, L_00000244f0494e90;
L_00000244f04e2a30 .concat [ 1 1 1 0], L_00000244f04dfa10, L_00000244f04e2710, L_00000244f0494ed8;
L_00000244f04e18b0 .concat [ 1 1 1 0], L_00000244f04df970, L_00000244f04e2210, L_00000244f0494f20;
L_00000244f04e1770 .concat [ 3 2 0 0], L_00000244f04e2a30, L_00000244f0494f68;
L_00000244f04e36b0 .concat [ 3 2 0 0], L_00000244f04e18b0, L_00000244f0494fb0;
L_00000244f04e2670 .arith/mult 5, L_00000244f04e1770, L_00000244f04e36b0;
L_00000244f04e3750 .cmp/ge 5, L_00000244f04e2670, L_00000244f0494ff8;
L_00000244f04e2e90 .part L_00000244f04e2670, 1, 4;
L_00000244f04e3890 .concat [ 4 1 0 0], L_00000244f04e2e90, L_00000244f0495040;
L_00000244f04e1bd0 .functor MUXZ 5, L_00000244f04e2670, L_00000244f04e3890, L_00000244f04e3750, C4<>;
L_00000244f04e2350 .arith/sum 4, L_00000244f04e2b70, L_00000244f0495088;
L_00000244f04e1c70 .functor MUXZ 4, L_00000244f04e2b70, L_00000244f04e2350, L_00000244f04e3750, C4<>;
L_00000244f04e1d10 .extend/s 32, L_00000244f04e1c70;
L_00000244f04e1590 .cmp/eq 32, L_00000244f04e1d10, L_00000244f04950d0;
L_00000244f04e23f0 .part L_00000244f04e1bd0, 1, 1;
L_00000244f04e2ad0 .cmp/ge 5, L_00000244f04e1bd0, L_00000244f0495118;
L_00000244f04e2530 .functor MUXZ 1, L_00000244f04e2ad0, L_00000244f04e23f0, L_00000244f04e1590, C4<>;
S_00000244f0476c80 .scope module, "m4" "fp4_mul" 6 73, 6 7 0, S_00000244f0477770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "out";
L_00000244f0349a20 .functor XOR 1, L_00000244f04e2850, L_00000244f04e3110, C4<0>, C4<0>;
L_00000244f04951a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f0349630 .functor XNOR 1, L_00000244f04e2c10, L_00000244f04951a8, C4<0>, C4<0>;
L_00000244f03496a0 .functor AND 1, L_00000244f04e22b0, L_00000244f0349630, C4<1>, C4<1>;
L_00000244f0495238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000244f0349240 .functor XNOR 1, L_00000244f04e3610, L_00000244f0495238, C4<0>, C4<0>;
L_00000244f0349780 .functor AND 1, L_00000244f04e2170, L_00000244f0349240, C4<1>, C4<1>;
v00000244f0484450_0 .net *"_ivl_100", 0 0, L_00000244f04e2d50;  1 drivers
v00000244f04844f0_0 .net *"_ivl_103", 0 0, L_00000244f04e3250;  1 drivers
L_00000244f0495670 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v00000244f0485c10_0 .net/2u *"_ivl_104", 4 0, L_00000244f0495670;  1 drivers
v00000244f0485170_0 .net *"_ivl_106", 0 0, L_00000244f04e1b30;  1 drivers
L_00000244f0495160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0484590_0 .net/2u *"_ivl_14", 1 0, L_00000244f0495160;  1 drivers
v00000244f04846d0_0 .net *"_ivl_16", 0 0, L_00000244f04e22b0;  1 drivers
v00000244f0484810_0 .net/2u *"_ivl_18", 0 0, L_00000244f04951a8;  1 drivers
v00000244f04848b0_0 .net *"_ivl_20", 0 0, L_00000244f0349630;  1 drivers
L_00000244f04951f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0484950_0 .net/2u *"_ivl_24", 1 0, L_00000244f04951f0;  1 drivers
v00000244f0485cb0_0 .net *"_ivl_26", 0 0, L_00000244f04e2170;  1 drivers
v00000244f04849f0_0 .net/2u *"_ivl_28", 0 0, L_00000244f0495238;  1 drivers
v00000244f0484a90_0 .net *"_ivl_30", 0 0, L_00000244f0349240;  1 drivers
L_00000244f0495280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0485d50_0 .net/2u *"_ivl_34", 0 0, L_00000244f0495280;  1 drivers
v00000244f0484bd0_0 .net *"_ivl_36", 2 0, L_00000244f04e1630;  1 drivers
L_00000244f04952c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0484c70_0 .net/2u *"_ivl_38", 0 0, L_00000244f04952c8;  1 drivers
v00000244f0486570_0 .net *"_ivl_40", 2 0, L_00000244f04e25d0;  1 drivers
L_00000244f0495310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04871f0_0 .net/2u *"_ivl_44", 0 0, L_00000244f0495310;  1 drivers
v00000244f0487290_0 .net *"_ivl_46", 3 0, L_00000244f04e2cb0;  1 drivers
L_00000244f0495358 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f0486cf0_0 .net/2s *"_ivl_48", 3 0, L_00000244f0495358;  1 drivers
L_00000244f04953a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0487330_0 .net/2u *"_ivl_52", 1 0, L_00000244f04953a0;  1 drivers
L_00000244f04953e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0486ed0_0 .net/2u *"_ivl_56", 1 0, L_00000244f04953e8;  1 drivers
L_00000244f0495430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04873d0_0 .net/2u *"_ivl_60", 0 0, L_00000244f0495430;  1 drivers
L_00000244f0495478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0487470_0 .net/2u *"_ivl_64", 0 0, L_00000244f0495478;  1 drivers
v00000244f04864d0_0 .net *"_ivl_68", 4 0, L_00000244f04e1810;  1 drivers
L_00000244f04954c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0486e30_0 .net *"_ivl_71", 1 0, L_00000244f04954c0;  1 drivers
v00000244f0487ab0_0 .net *"_ivl_72", 4 0, L_00000244f04e27b0;  1 drivers
L_00000244f0495508 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0486d90_0 .net *"_ivl_75", 1 0, L_00000244f0495508;  1 drivers
L_00000244f0495550 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v00000244f04875b0_0 .net/2u *"_ivl_78", 4 0, L_00000244f0495550;  1 drivers
v00000244f0486610_0 .net *"_ivl_82", 4 0, L_00000244f04e28f0;  1 drivers
v00000244f0487650_0 .net *"_ivl_84", 3 0, L_00000244f04e3390;  1 drivers
L_00000244f0495598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0487510_0 .net *"_ivl_86", 0 0, L_00000244f0495598;  1 drivers
L_00000244f04955e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000244f0486f70_0 .net/2s *"_ivl_90", 3 0, L_00000244f04955e0;  1 drivers
v00000244f04878d0_0 .net/s *"_ivl_92", 3 0, L_00000244f04e1e50;  1 drivers
v00000244f0487b50_0 .net/s *"_ivl_96", 31 0, L_00000244f04e31b0;  1 drivers
L_00000244f0495628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244f04866b0_0 .net/2s *"_ivl_98", 31 0, L_00000244f0495628;  1 drivers
v00000244f0486750_0 .net "a", 3 0, L_00000244f04dd350;  alias, 1 drivers
v00000244f0487790_0 .net "a_zero", 0 0, L_00000244f03496a0;  1 drivers
v00000244f0487010_0 .net "b", 3 0, L_00000244f04dd3f0;  alias, 1 drivers
v00000244f0486b10_0 .net "b_zero", 0 0, L_00000244f0349780;  1 drivers
v00000244f04867f0_0 .net "exp_a", 1 0, L_00000244f04e1450;  1 drivers
v00000244f0486930_0 .net "exp_b", 1 0, L_00000244f04e19f0;  1 drivers
v00000244f0487a10_0 .net/s "exp_norm", 3 0, L_00000244f04e1a90;  1 drivers
v00000244f04870b0_0 .net "exp_sum", 2 0, L_00000244f04e14f0;  1 drivers
v00000244f0486bb0_0 .net/s "exp_temp", 3 0, L_00000244f04e2f30;  1 drivers
v00000244f0487150_0 .net "hidden_a", 0 0, L_00000244f04e11d0;  1 drivers
v00000244f04876f0_0 .net "hidden_b", 0 0, L_00000244f04e1950;  1 drivers
v00000244f0487830_0 .net "mant_a", 0 0, L_00000244f04e2c10;  1 drivers
v00000244f0487970_0 .net "mant_b", 0 0, L_00000244f04e3610;  1 drivers
v00000244f0486890_0 .net "mant_out", 0 0, L_00000244f04e2df0;  1 drivers
v00000244f04869d0_0 .net "need_norm", 0 0, L_00000244f04e1db0;  1 drivers
v00000244f0486a70_0 .net "out", 3 0, v00000244f0486c50_0;  alias, 1 drivers
v00000244f0486c50_0 .var "output_reg", 3 0;
v00000244f0489fe0_0 .net "prod", 4 0, L_00000244f04e32f0;  1 drivers
v00000244f0489ea0_0 .net "prod_norm", 4 0, L_00000244f04e2990;  1 drivers
v00000244f0489180_0 .net "sig_a", 2 0, L_00000244f04e20d0;  1 drivers
v00000244f0489680_0 .net "sig_b", 2 0, L_00000244f04e16d0;  1 drivers
v00000244f04890e0_0 .net "sign_a", 0 0, L_00000244f04e2850;  1 drivers
v00000244f0489900_0 .net "sign_b", 0 0, L_00000244f04e3110;  1 drivers
v00000244f04897c0_0 .net "sign_out", 0 0, L_00000244f0349a20;  1 drivers
E_00000244f03fd980/0 .event anyedge, v00000244f0487790_0, v00000244f0486b10_0, v00000244f0487a10_0, v00000244f04897c0_0;
E_00000244f03fd980/1 .event anyedge, v00000244f0486890_0;
E_00000244f03fd980 .event/or E_00000244f03fd980/0, E_00000244f03fd980/1;
L_00000244f04e3110 .part L_00000244f04dd3f0, 3, 1;
L_00000244f04e2850 .part L_00000244f04dd350, 3, 1;
L_00000244f04e19f0 .part L_00000244f04dd3f0, 1, 2;
L_00000244f04e1450 .part L_00000244f04dd350, 1, 2;
L_00000244f04e3610 .part L_00000244f04dd3f0, 0, 1;
L_00000244f04e2c10 .part L_00000244f04dd350, 0, 1;
L_00000244f04e22b0 .cmp/eq 2, L_00000244f04e1450, L_00000244f0495160;
L_00000244f04e2170 .cmp/eq 2, L_00000244f04e19f0, L_00000244f04951f0;
L_00000244f04e1630 .concat [ 2 1 0 0], L_00000244f04e1450, L_00000244f0495280;
L_00000244f04e25d0 .concat [ 2 1 0 0], L_00000244f04e19f0, L_00000244f04952c8;
L_00000244f04e14f0 .arith/sum 3, L_00000244f04e1630, L_00000244f04e25d0;
L_00000244f04e2cb0 .concat [ 3 1 0 0], L_00000244f04e14f0, L_00000244f0495310;
L_00000244f04e2f30 .arith/sub 4, L_00000244f04e2cb0, L_00000244f0495358;
L_00000244f04e11d0 .cmp/ne 2, L_00000244f04e1450, L_00000244f04953a0;
L_00000244f04e1950 .cmp/ne 2, L_00000244f04e19f0, L_00000244f04953e8;
L_00000244f04e20d0 .concat [ 1 1 1 0], L_00000244f04e2c10, L_00000244f04e11d0, L_00000244f0495430;
L_00000244f04e16d0 .concat [ 1 1 1 0], L_00000244f04e3610, L_00000244f04e1950, L_00000244f0495478;
L_00000244f04e1810 .concat [ 3 2 0 0], L_00000244f04e20d0, L_00000244f04954c0;
L_00000244f04e27b0 .concat [ 3 2 0 0], L_00000244f04e16d0, L_00000244f0495508;
L_00000244f04e32f0 .arith/mult 5, L_00000244f04e1810, L_00000244f04e27b0;
L_00000244f04e1db0 .cmp/ge 5, L_00000244f04e32f0, L_00000244f0495550;
L_00000244f04e3390 .part L_00000244f04e32f0, 1, 4;
L_00000244f04e28f0 .concat [ 4 1 0 0], L_00000244f04e3390, L_00000244f0495598;
L_00000244f04e2990 .functor MUXZ 5, L_00000244f04e32f0, L_00000244f04e28f0, L_00000244f04e1db0, C4<>;
L_00000244f04e1e50 .arith/sum 4, L_00000244f04e2f30, L_00000244f04955e0;
L_00000244f04e1a90 .functor MUXZ 4, L_00000244f04e2f30, L_00000244f04e1e50, L_00000244f04e1db0, C4<>;
L_00000244f04e31b0 .extend/s 32, L_00000244f04e1a90;
L_00000244f04e2d50 .cmp/eq 32, L_00000244f04e31b0, L_00000244f0495628;
L_00000244f04e3250 .part L_00000244f04e2990, 1, 1;
L_00000244f04e1b30 .cmp/ge 5, L_00000244f04e2990, L_00000244f0495670;
L_00000244f04e2df0 .functor MUXZ 1, L_00000244f04e1b30, L_00000244f04e3250, L_00000244f04e2d50, C4<>;
S_00000244f0476e10 .scope module, "s1" "fp4_add_sub" 6 77, 5 5 0, S_00000244f0477770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 4 "out";
L_00000244f03497f0 .functor NOT 1, L_00000244f04e1130, C4<0>, C4<0>, C4<0>;
L_00000244f0349860 .functor AND 1, L_00000244f04e3570, L_00000244f04e1270, C4<1>, C4<1>;
L_00000244f0349c50 .functor OR 1, L_00000244f04e1f90, L_00000244f0349860, C4<0>, C4<0>;
L_00000244f0349cc0 .functor XOR 1, L_00000244f04e1310, L_00000244f04e3b10, C4<0>, C4<0>;
L_00000244f0505640 .functor BUFT 1, L_00000244f03497f0, C4<0>, C4<0>, C4<0>;
v00000244f0489860_0 .net *"_ivl_100", 3 0, L_00000244f04dd490;  1 drivers
L_00000244f0495a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0488be0_0 .net *"_ivl_103", 0 0, L_00000244f0495a18;  1 drivers
v00000244f0489220_0 .net *"_ivl_104", 3 0, L_00000244f04ddcb0;  1 drivers
L_00000244f0495a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f048a080_0 .net *"_ivl_107", 0 0, L_00000244f0495a60;  1 drivers
v00000244f04892c0_0 .net *"_ivl_108", 3 0, L_00000244f04dc270;  1 drivers
v00000244f0489540_0 .net *"_ivl_12", 0 0, L_00000244f03497f0;  1 drivers
v00000244f048a440_0 .net *"_ivl_16", 0 0, L_00000244f04e1f90;  1 drivers
v00000244f04888c0_0 .net *"_ivl_18", 0 0, L_00000244f04e3570;  1 drivers
v00000244f0488460_0 .net *"_ivl_20", 0 0, L_00000244f04e1270;  1 drivers
v00000244f048a120_0 .net *"_ivl_23", 0 0, L_00000244f0349860;  1 drivers
L_00000244f04956b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0487ce0_0 .net/2u *"_ivl_40", 1 0, L_00000244f04956b8;  1 drivers
L_00000244f0495700 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0487ec0_0 .net/2u *"_ivl_44", 1 0, L_00000244f0495700;  1 drivers
L_00000244f0495748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0487d80_0 .net/2u *"_ivl_48", 0 0, L_00000244f0495748;  1 drivers
L_00000244f0495790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f048a1c0_0 .net/2u *"_ivl_52", 0 0, L_00000244f0495790;  1 drivers
L_00000244f04957d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0487e20_0 .net/2u *"_ivl_56", 1 0, L_00000244f04957d8;  1 drivers
v00000244f0489720_0 .net *"_ivl_58", 0 0, L_00000244f04e4010;  1 drivers
L_00000244f0495820 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000244f04899a0_0 .net/2u *"_ivl_60", 1 0, L_00000244f0495820;  1 drivers
v00000244f0488c80_0 .net *"_ivl_62", 0 0, L_00000244f04e3930;  1 drivers
L_00000244f0495868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f04895e0_0 .net/2u *"_ivl_64", 0 0, L_00000244f0495868;  1 drivers
v00000244f048a260_0 .net *"_ivl_67", 1 0, L_00000244f04e39d0;  1 drivers
v00000244f048a300_0 .net *"_ivl_68", 2 0, L_00000244f04e3a70;  1 drivers
L_00000244f04958b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000244f0489360_0 .net/2u *"_ivl_70", 1 0, L_00000244f04958b0;  1 drivers
v00000244f0488820_0 .net *"_ivl_72", 0 0, L_00000244f04dcb30;  1 drivers
L_00000244f04958f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f0487f60_0 .net/2u *"_ivl_74", 1 0, L_00000244f04958f8;  1 drivers
v00000244f04886e0_0 .net *"_ivl_77", 0 0, L_00000244f04ddb70;  1 drivers
v00000244f0488500_0 .net *"_ivl_78", 2 0, L_00000244f04de110;  1 drivers
L_00000244f0495940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000244f0488000_0 .net/2u *"_ivl_80", 2 0, L_00000244f0495940;  1 drivers
v00000244f0489400_0 .net *"_ivl_82", 2 0, L_00000244f04dc950;  1 drivers
v00000244f04894a0_0 .net *"_ivl_84", 2 0, L_00000244f04de6b0;  1 drivers
v00000244f0489a40_0 .net *"_ivl_90", 3 0, L_00000244f04dc770;  1 drivers
L_00000244f0495988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0488aa0_0 .net *"_ivl_93", 0 0, L_00000244f0495988;  1 drivers
v00000244f048a3a0_0 .net *"_ivl_94", 3 0, L_00000244f04de070;  1 drivers
L_00000244f04959d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000244f0488d20_0 .net *"_ivl_97", 0 0, L_00000244f04959d0;  1 drivers
v00000244f0489ae0_0 .net *"_ivl_98", 3 0, L_00000244f04dddf0;  1 drivers
v00000244f0488960_0 .net "a", 3 0, v00000244f04826a0_0;  alias, 1 drivers
v00000244f0488320_0 .net "a_larger", 0 0, L_00000244f0349c50;  1 drivers
v00000244f04880a0_0 .net "b", 3 0, v00000244f0480d00_0;  alias, 1 drivers
v00000244f0488dc0_0 .net "do_sub", 0 0, L_00000244f0349cc0;  1 drivers
v00000244f0488e60_0 .net "exp_a", 1 0, L_00000244f04e1ef0;  1 drivers
v00000244f0489b80_0 .net "exp_b", 1 0, L_00000244f04e3430;  1 drivers
v00000244f04885a0_0 .net "exp_diff", 1 0, L_00000244f04e3cf0;  1 drivers
v00000244f0488640_0 .net "exp_l", 1 0, L_00000244f04e13b0;  1 drivers
v00000244f0488140_0 .var "exp_norm", 1 0;
v00000244f0489f40_0 .net "exp_s", 1 0, L_00000244f04e3c50;  1 drivers
v00000244f04881e0_0 .net "hidden_l", 0 0, L_00000244f04e3e30;  1 drivers
v00000244f04883c0_0 .net "hidden_s", 0 0, L_00000244f04e3d90;  1 drivers
v00000244f0488280_0 .net "mant_a", 0 0, L_00000244f04e3070;  1 drivers
v00000244f0488780_0 .net "mant_b", 0 0, L_00000244f04e34d0;  1 drivers
v00000244f0489d60_0 .net "mant_l", 0 0, L_00000244f04e2030;  1 drivers
v00000244f0488f00_0 .net "mant_out", 0 0, L_00000244f04dcd10;  1 drivers
v00000244f0488a00_0 .net "mant_s", 0 0, L_00000244f04e3ed0;  1 drivers
v00000244f0489c20_0 .net "out", 3 0, v00000244f0488b40_0;  alias, 1 drivers
v00000244f0488b40_0 .var "result", 3 0;
v00000244f0489cc0_0 .net "sig_l", 2 0, L_00000244f04e3bb0;  1 drivers
v00000244f0489e00_0 .var "sig_norm", 2 0;
v00000244f0488fa0_0 .net "sig_result_raw", 3 0, L_00000244f04dc810;  1 drivers
v00000244f0489040_0 .net "sig_s", 2 0, L_00000244f04dcbd0;  1 drivers
v00000244f048b520_0 .net "sig_s_unaligned", 2 0, L_00000244f04e3f70;  1 drivers
v00000244f048bfc0_0 .net "sign_a", 0 0, L_00000244f04e2fd0;  1 drivers
v00000244f048a6c0_0 .net "sign_b", 0 0, L_00000244f04e1130;  1 drivers
v00000244f048bb60_0 .net "sign_b_eff", 0 0, L_00000244f0505640;  1 drivers
v00000244f048bc00_0 .net "sign_l", 0 0, L_00000244f04e1310;  1 drivers
v00000244f048b840_0 .var "sign_out", 0 0;
v00000244f048bd40_0 .net "sign_s", 0 0, L_00000244f04e3b10;  1 drivers
L_00000244f0495aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000244f048c240_0 .net "sub", 0 0, L_00000244f0495aa8;  1 drivers
E_00000244f03fe580 .event anyedge, v00000244f0489e00_0, v00000244f0488140_0, v00000244f0488f00_0, v00000244f048b840_0;
E_00000244f03fdd00 .event anyedge, v00000244f048bc00_0, v00000244f0488fa0_0, v00000244f0488640_0;
L_00000244f04e2fd0 .part v00000244f04826a0_0, 3, 1;
L_00000244f04e1ef0 .part v00000244f04826a0_0, 1, 2;
L_00000244f04e3070 .part v00000244f04826a0_0, 0, 1;
L_00000244f04e1130 .part v00000244f0480d00_0, 3, 1;
L_00000244f04e3430 .part v00000244f0480d00_0, 1, 2;
L_00000244f04e34d0 .part v00000244f0480d00_0, 0, 1;
L_00000244f04e1f90 .cmp/gt 2, L_00000244f04e1ef0, L_00000244f04e3430;
L_00000244f04e3570 .cmp/eq 2, L_00000244f04e1ef0, L_00000244f04e3430;
L_00000244f04e1270 .cmp/ge 1, L_00000244f04e3070, L_00000244f04e34d0;
L_00000244f04e1310 .functor MUXZ 1, L_00000244f0505640, L_00000244f04e2fd0, L_00000244f0349c50, C4<>;
L_00000244f04e13b0 .functor MUXZ 2, L_00000244f04e3430, L_00000244f04e1ef0, L_00000244f0349c50, C4<>;
L_00000244f04e2030 .functor MUXZ 1, L_00000244f04e34d0, L_00000244f04e3070, L_00000244f0349c50, C4<>;
L_00000244f04e3b10 .functor MUXZ 1, L_00000244f04e2fd0, L_00000244f0505640, L_00000244f0349c50, C4<>;
L_00000244f04e3c50 .functor MUXZ 2, L_00000244f04e1ef0, L_00000244f04e3430, L_00000244f0349c50, C4<>;
L_00000244f04e3ed0 .functor MUXZ 1, L_00000244f04e3070, L_00000244f04e34d0, L_00000244f0349c50, C4<>;
L_00000244f04e3cf0 .arith/sub 2, L_00000244f04e13b0, L_00000244f04e3c50;
L_00000244f04e3e30 .cmp/ne 2, L_00000244f04e13b0, L_00000244f04956b8;
L_00000244f04e3d90 .cmp/ne 2, L_00000244f04e3c50, L_00000244f0495700;
L_00000244f04e3bb0 .concat [ 1 1 1 0], L_00000244f04e2030, L_00000244f04e3e30, L_00000244f0495748;
L_00000244f04e3f70 .concat [ 1 1 1 0], L_00000244f04e3ed0, L_00000244f04e3d90, L_00000244f0495790;
L_00000244f04e4010 .cmp/eq 2, L_00000244f04e3cf0, L_00000244f04957d8;
L_00000244f04e3930 .cmp/eq 2, L_00000244f04e3cf0, L_00000244f0495820;
L_00000244f04e39d0 .part L_00000244f04e3f70, 1, 2;
L_00000244f04e3a70 .concat [ 2 1 0 0], L_00000244f04e39d0, L_00000244f0495868;
L_00000244f04dcb30 .cmp/eq 2, L_00000244f04e3cf0, L_00000244f04958b0;
L_00000244f04ddb70 .part L_00000244f04e3f70, 2, 1;
L_00000244f04de110 .concat [ 1 2 0 0], L_00000244f04ddb70, L_00000244f04958f8;
L_00000244f04dc950 .functor MUXZ 3, L_00000244f0495940, L_00000244f04de110, L_00000244f04dcb30, C4<>;
L_00000244f04de6b0 .functor MUXZ 3, L_00000244f04dc950, L_00000244f04e3a70, L_00000244f04e3930, C4<>;
L_00000244f04dcbd0 .functor MUXZ 3, L_00000244f04de6b0, L_00000244f04e3f70, L_00000244f04e4010, C4<>;
L_00000244f04dc770 .concat [ 3 1 0 0], L_00000244f04e3bb0, L_00000244f0495988;
L_00000244f04de070 .concat [ 3 1 0 0], L_00000244f04dcbd0, L_00000244f04959d0;
L_00000244f04dddf0 .arith/sub 4, L_00000244f04dc770, L_00000244f04de070;
L_00000244f04dd490 .concat [ 3 1 0 0], L_00000244f04e3bb0, L_00000244f0495a18;
L_00000244f04ddcb0 .concat [ 3 1 0 0], L_00000244f04dcbd0, L_00000244f0495a60;
L_00000244f04dc270 .arith/sum 4, L_00000244f04dd490, L_00000244f04ddcb0;
L_00000244f04dc810 .functor MUXZ 4, L_00000244f04dc270, L_00000244f04dddf0, L_00000244f0349cc0, C4<>;
L_00000244f04dcd10 .part v00000244f0489e00_0, 0, 1;
S_00000244f0476fa0 .scope module, "memory_inst" "fp4_fft_memory_reg" 4 198, 2 16 0, S_00000244f0213a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bank_sel";
    .port_info 3 /INPUT 5 "rd_addr_0";
    .port_info 4 /OUTPUT 8 "rd_data_0";
    .port_info 5 /INPUT 1 "wr_en_1";
    .port_info 6 /INPUT 5 "wr_addr_1";
    .port_info 7 /INPUT 8 "wr_data_1";
v00000244f048bca0_0 .net *"_ivl_0", 7 0, L_00000244f0503c60;  1 drivers
L_00000244f0496798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f048b7a0_0 .net *"_ivl_11", 1 0, L_00000244f0496798;  1 drivers
v00000244f048c880_0 .net *"_ivl_2", 6 0, L_00000244f0503300;  1 drivers
L_00000244f0496750 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244f048ba20_0 .net *"_ivl_5", 1 0, L_00000244f0496750;  1 drivers
v00000244f048bf20_0 .net *"_ivl_6", 7 0, L_00000244f0503760;  1 drivers
v00000244f048c420_0 .net *"_ivl_8", 6 0, L_00000244f0502e00;  1 drivers
v00000244f048b2a0 .array "bank0_mem", 31 0, 7 0;
v00000244f048b8e0 .array "bank1_mem", 31 0, 7 0;
v00000244f048aee0_0 .net "bank_sel", 0 0, v00000244f048d320_0;  alias, 1 drivers
v00000244f048b020_0 .net "clk", 0 0, v00000244f048df00_0;  alias, 1 drivers
v00000244f048cc40_0 .var/i "i", 31 0;
v00000244f048c4c0_0 .net "rd_addr_0", 4 0, L_00000244f048fb20;  alias, 1 drivers
v00000244f048b980_0 .net "rd_data_0", 7 0, L_00000244f0503a80;  alias, 1 drivers
v00000244f048c740_0 .net "rst", 0 0, v00000244f048e400_0;  alias, 1 drivers
v00000244f048c060_0 .net "wr_addr_1", 4 0, L_00000244f048e720;  alias, 1 drivers
v00000244f048c560_0 .net "wr_data_1", 7 0, L_00000244f048e860;  alias, 1 drivers
v00000244f048c100_0 .net "wr_en_1", 0 0, L_00000244f03d0b20;  alias, 1 drivers
E_00000244f03fda00/0 .event negedge, v00000244f048c740_0;
E_00000244f03fda00/1 .event posedge, v00000244f048b020_0;
E_00000244f03fda00 .event/or E_00000244f03fda00/0, E_00000244f03fda00/1;
L_00000244f0503c60 .array/port v00000244f048b8e0, L_00000244f0503300;
L_00000244f0503300 .concat [ 5 2 0 0], L_00000244f048fb20, L_00000244f0496750;
L_00000244f0503760 .array/port v00000244f048b2a0, L_00000244f0502e00;
L_00000244f0502e00 .concat [ 5 2 0 0], L_00000244f048fb20, L_00000244f0496798;
L_00000244f0503a80 .functor MUXZ 8, L_00000244f0503760, L_00000244f0503c60, v00000244f048d320_0, C4<>;
S_00000244f0492bf0 .scope module, "twiddle_inst" "twiddle_factor" 4 171, 4 8 0, S_00000244f0213a00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "k";
    .port_info 1 /INPUT 5 "n";
    .port_info 2 /OUTPUT 8 "twiddle_out";
P_00000244f0318270 .param/l "ADDR_WIDTH" 0 4 10, +C4<00000000000000000000000000000101>;
P_00000244f03182a8 .param/l "MAX_N" 0 4 9, +C4<00000000000000000000000000100000>;
v00000244f048c600_0 .net "k", 4 0, L_00000244f048f800;  alias, 1 drivers
v00000244f048b0c0_0 .net "n", 4 0, v00000244f048cce0_0;  alias, 1 drivers
v00000244f048b700_0 .var "scaled_k", 4 0;
v00000244f048b5c0_0 .var "twiddle_out", 7 0;
E_00000244f03fe600 .event anyedge, v00000244f048b700_0;
E_00000244f03fe640 .event anyedge, v00000244f048b0c0_0, v00000244f048c600_0;
S_00000244f0492d80 .scope task, "verify_output" "verify_output" 3 127, 3 127 0, S_00000244f0370af0;
 .timescale -9 -12;
v00000244f048d640_0 .var/i "dft_size", 31 0;
v00000244f048dfa0_0 .var/i "k", 31 0;
v00000244f048de60_0 .var "test_name", 2047 0;
TD_tb_dft.verify_output ;
    %vpi_call 3 132 "$display", "\012[%0t] Verifying results for test: %s", $time, v00000244f048de60_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048dfa0_0, 0, 32;
T_11.75 ;
    %load/vec4 v00000244f048dfa0_0;
    %load/vec4 v00000244f048d640_0;
    %cmp/s;
    %jmp/0xz T_11.76, 5;
    %ix/getv/s 4, v00000244f048dfa0_0;
    %load/vec4a v00000244f048d500, 4;
    %ix/getv/s 4, v00000244f048dfa0_0;
    %load/vec4a v00000244f048d6e0, 4;
    %cmp/ne;
    %jmp/0xz  T_11.77, 4;
    %vpi_call 3 136 "$display", "  [FAIL] Sample %0d: Expected 0x%h, Got 0x%h", v00000244f048dfa0_0, &A<v00000244f048d6e0, v00000244f048dfa0_0 >, &A<v00000244f048d500, v00000244f048dfa0_0 > {0 0 0};
    %load/vec4 v00000244f048dd20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048dd20_0, 0, 32;
    %jmp T_11.78;
T_11.77 ;
    %vpi_call 3 140 "$display", "  [PASS] Sample %0d: Expected 0x%h, Got 0x%h", v00000244f048dfa0_0, &A<v00000244f048d6e0, v00000244f048dfa0_0 >, &A<v00000244f048d500, v00000244f048dfa0_0 > {0 0 0};
    %load/vec4 v00000244f048e4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
T_11.78 ;
    %load/vec4 v00000244f048dfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048dfa0_0, 0, 32;
    %jmp T_11.75;
T_11.76 ;
    %vpi_call 3 145 "$display", "[%0t] Test %s Completed: %0d Passed, %0d Failed\012", $time, v00000244f048de60_0, v00000244f048e4a0_0, v00000244f048dd20_0 {0 0 0};
    %end;
    .scope S_00000244f036ba70;
T_12 ;
    %wait E_00000244f03fcc40;
    %load/vec4 v00000244f0409a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f0409470_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000244f0409dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000244f0408e30_0;
    %assign/vec4 v00000244f0409470_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000244f0492bf0;
T_13 ;
    %wait E_00000244f03fe640;
    %load/vec4 v00000244f048b0c0_0;
    %pad/u 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000244f048b700_0, 0, 5;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v00000244f048c600_0;
    %store/vec4 v00000244f048b700_0, 0, 5;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v00000244f048c600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000244f048b700_0, 0, 5;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v00000244f048c600_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000244f048b700_0, 0, 5;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v00000244f048c600_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000244f048b700_0, 0, 5;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v00000244f048c600_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000244f048b700_0, 0, 5;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000244f0492bf0;
T_14 ;
    %wait E_00000244f03fe600;
    %load/vec4 v00000244f048b700_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 32;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 32;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 32;
    %cmp/u;
    %jmp/1 T_14.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_14.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 32;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_14.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_14.31, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.0 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.1 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.2 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.3 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.4 ;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.5 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.6 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.7 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.8 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.9 ;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.10 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.11 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.12 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.13 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.14 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.15 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.16 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.17 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.18 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.19 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.20 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.21 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.22 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.23 ;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.24 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.25 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.26 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.27 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.28 ;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.29 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.30 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.31 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000244f048b5c0_0, 0, 8;
    %jmp T_14.33;
T_14.33 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000244f04775e0;
T_15 ;
    %wait E_00000244f03fd900;
    %load/vec4 v00000244f0483b40_0;
    %flag_set/vec4 8;
    %load/vec4 v00000244f0483820_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v00000244f0482f60_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 9;
    %jmp/0xz  T_15.0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f04826a0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000244f0482f60_0;
    %pad/s 32;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_15.2, 5;
    %load/vec4 v00000244f04835a0_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f04826a0_0, 0, 4;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000244f04835a0_0;
    %load/vec4 v00000244f0482f60_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f0483460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f04826a0_0, 0, 4;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000244f0477450;
T_16 ;
    %wait E_00000244f03fe440;
    %load/vec4 v00000244f0481480_0;
    %flag_set/vec4 8;
    %load/vec4 v00000244f04808a0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v00000244f0481b60_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 9;
    %jmp/0xz  T_16.0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f0480d00_0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000244f0481b60_0;
    %pad/s 32;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.2, 5;
    %load/vec4 v00000244f04822e0_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f0480d00_0, 0, 4;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000244f04822e0_0;
    %load/vec4 v00000244f0481b60_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f0480a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0480d00_0, 0, 4;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000244f0477a90;
T_17 ;
    %wait E_00000244f03fe4c0;
    %load/vec4 v00000244f0485350_0;
    %flag_set/vec4 8;
    %load/vec4 v00000244f04853f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v00000244f0483f50_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 9;
    %jmp/0xz  T_17.0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f0485710_0, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000244f0483f50_0;
    %pad/s 32;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.2, 5;
    %load/vec4 v00000244f0485030_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f0485710_0, 0, 4;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v00000244f0485030_0;
    %load/vec4 v00000244f0483f50_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f04852b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0485710_0, 0, 4;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000244f0476c80;
T_18 ;
    %wait E_00000244f03fd980;
    %load/vec4 v00000244f0487790_0;
    %flag_set/vec4 8;
    %load/vec4 v00000244f0486b10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v00000244f0487a10_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 9;
    %jmp/0xz  T_18.0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f0486c50_0, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000244f0487a10_0;
    %pad/s 32;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v00000244f04897c0_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f0486c50_0, 0, 4;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v00000244f04897c0_0;
    %load/vec4 v00000244f0487a10_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f0486890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0486c50_0, 0, 4;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000244f0476e10;
T_19 ;
    %wait E_00000244f03fdd00;
    %load/vec4 v00000244f048bc00_0;
    %store/vec4 v00000244f048b840_0, 0, 1;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0489e00_0, 0, 3;
    %load/vec4 v00000244f0488640_0;
    %addi 2, 0, 2;
    %store/vec4 v00000244f0488140_0, 0, 2;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0489e00_0, 0, 3;
    %load/vec4 v00000244f0488640_0;
    %addi 1, 0, 2;
    %store/vec4 v00000244f0488140_0, 0, 2;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0489e00_0, 0, 3;
    %load/vec4 v00000244f0488640_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_19.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244f0488140_0, 0, 2;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v00000244f0488640_0;
    %store/vec4 v00000244f0488140_0, 0, 2;
T_19.7 ;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v00000244f0488640_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_19.10, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0489e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f0488140_0, 0, 2;
    %jmp T_19.11;
T_19.10 ;
    %load/vec4 v00000244f0488fa0_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000244f0489e00_0, 0, 3;
    %load/vec4 v00000244f0488640_0;
    %subi 1, 0, 2;
    %store/vec4 v00000244f0488140_0, 0, 2;
T_19.11 ;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244f0489e00_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f0488140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048b840_0, 0, 1;
T_19.9 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000244f0476e10;
T_20 ;
    %wait E_00000244f03fe580;
    %load/vec4 v00000244f0489e00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f0488b40_0, 0, 4;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000244f0488140_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000244f0488140_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000244f0488f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v00000244f048b840_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f0488b40_0, 0, 4;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v00000244f0488140_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_20.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f0488b40_0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v00000244f048b840_0;
    %load/vec4 v00000244f0488140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f0488f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0488b40_0, 0, 4;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000244f0477130;
T_21 ;
    %wait E_00000244f03fdd80;
    %load/vec4 v00000244f047e910_0;
    %store/vec4 v00000244f047eff0_0, 0, 1;
    %load/vec4 v00000244f047f590_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047f590_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047d150_0, 0, 3;
    %load/vec4 v00000244f047d330_0;
    %addi 2, 0, 2;
    %store/vec4 v00000244f047d0b0_0, 0, 2;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000244f047f590_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047f590_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047d150_0, 0, 3;
    %load/vec4 v00000244f047d330_0;
    %addi 1, 0, 2;
    %store/vec4 v00000244f047d0b0_0, 0, 2;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000244f047f590_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047f590_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047d150_0, 0, 3;
    %load/vec4 v00000244f047d330_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244f047d0b0_0, 0, 2;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v00000244f047d330_0;
    %store/vec4 v00000244f047d0b0_0, 0, 2;
T_21.7 ;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v00000244f047f590_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v00000244f047d330_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.10, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047f590_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047d150_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f047d0b0_0, 0, 2;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v00000244f047f590_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000244f047d150_0, 0, 3;
    %load/vec4 v00000244f047d330_0;
    %subi 1, 0, 2;
    %store/vec4 v00000244f047d0b0_0, 0, 2;
T_21.11 ;
    %jmp T_21.9;
T_21.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244f047d150_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f047d0b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f047eff0_0, 0, 1;
T_21.9 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000244f0477130;
T_22 ;
    %wait E_00000244f03fd7c0;
    %load/vec4 v00000244f047d150_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f047c9d0_0, 0, 4;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000244f047d0b0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000244f047d0b0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000244f047ccf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v00000244f047eff0_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f047c9d0_0, 0, 4;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v00000244f047d0b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f047c9d0_0, 0, 4;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v00000244f047eff0_0;
    %load/vec4 v00000244f047d0b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f047ccf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047c9d0_0, 0, 4;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000244f0477900;
T_23 ;
    %wait E_00000244f03fe100;
    %load/vec4 v00000244f047afe0_0;
    %store/vec4 v00000244f047b9e0_0, 0, 1;
    %load/vec4 v00000244f047b120_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047b120_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047b580_0, 0, 3;
    %load/vec4 v00000244f047a900_0;
    %addi 2, 0, 2;
    %store/vec4 v00000244f047acc0_0, 0, 2;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v00000244f047b120_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047b120_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047b580_0, 0, 3;
    %load/vec4 v00000244f047a900_0;
    %addi 1, 0, 2;
    %store/vec4 v00000244f047acc0_0, 0, 2;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000244f047b120_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047b120_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047b580_0, 0, 3;
    %load/vec4 v00000244f047a900_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244f047acc0_0, 0, 2;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v00000244f047a900_0;
    %store/vec4 v00000244f047acc0_0, 0, 2;
T_23.7 ;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v00000244f047b120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v00000244f047a900_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.10, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f047b120_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047b580_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f047acc0_0, 0, 2;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v00000244f047b120_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000244f047b580_0, 0, 3;
    %load/vec4 v00000244f047a900_0;
    %subi 1, 0, 2;
    %store/vec4 v00000244f047acc0_0, 0, 2;
T_23.11 ;
    %jmp T_23.9;
T_23.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244f047b580_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f047acc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f047b9e0_0, 0, 1;
T_23.9 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000244f0477900;
T_24 ;
    %wait E_00000244f03fe0c0;
    %load/vec4 v00000244f047b580_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_24.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f047aae0_0, 0, 4;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000244f047acc0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000244f047acc0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000244f047b800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v00000244f047b9e0_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f047aae0_0, 0, 4;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v00000244f047acc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f047aae0_0, 0, 4;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v00000244f047b9e0_0;
    %load/vec4 v00000244f047acc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f047b800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047aae0_0, 0, 4;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000244f04772c0;
T_25 ;
    %wait E_00000244f03fe540;
    %load/vec4 v00000244f0479460_0;
    %store/vec4 v00000244f0478ba0_0, 0, 1;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047a0e0_0, 0, 3;
    %load/vec4 v00000244f047a040_0;
    %addi 2, 0, 2;
    %store/vec4 v00000244f0479000_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047a0e0_0, 0, 3;
    %load/vec4 v00000244f047a040_0;
    %addi 1, 0, 2;
    %store/vec4 v00000244f0479000_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047a0e0_0, 0, 3;
    %load/vec4 v00000244f047a040_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244f0479000_0, 0, 2;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v00000244f047a040_0;
    %store/vec4 v00000244f0479000_0, 0, 2;
T_25.7 ;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v00000244f047a040_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f047a0e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f0479000_0, 0, 2;
    %jmp T_25.11;
T_25.10 ;
    %load/vec4 v00000244f04786a0_0;
    %parti/s 1, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000244f047a0e0_0, 0, 3;
    %load/vec4 v00000244f047a040_0;
    %subi 1, 0, 2;
    %store/vec4 v00000244f0479000_0, 0, 2;
T_25.11 ;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000244f047a0e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f0479000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f0478ba0_0, 0, 1;
T_25.9 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000244f04772c0;
T_26 ;
    %wait E_00000244f03fdc80;
    %load/vec4 v00000244f047a0e0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f0479960_0, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v00000244f0479000_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000244f0479000_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000244f0479c80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v00000244f0478ba0_0;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %store/vec4 v00000244f0479960_0, 0, 4;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v00000244f0479000_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f0479960_0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v00000244f0478ba0_0;
    %load/vec4 v00000244f0479000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000244f0479c80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000244f0479960_0, 0, 4;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_00000244f0476fa0;
T_27 ;
    %wait E_00000244f03fda00;
    %load/vec4 v00000244f048c740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048cc40_0, 0, 32;
T_27.2 ;
    %load/vec4 v00000244f048cc40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000244f048cc40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244f048b2a0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000244f048cc40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244f048b8e0, 0, 4;
    %load/vec4 v00000244f048cc40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244f048cc40_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000244f048c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v00000244f048aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v00000244f048c560_0;
    %load/vec4 v00000244f048c060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244f048b2a0, 0, 4;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v00000244f048c560_0;
    %load/vec4 v00000244f048c060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000244f048b8e0, 0, 4;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000244f0213a00;
T_28 ;
    %wait E_00000244f03fda00;
    %load/vec4 v00000244f048eea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000244f048dc80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048e2c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048e5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048a800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048a8a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f048ae40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f048ed60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f048e540_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f048ac60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048b200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048eb80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048f080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f048ecc0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v00000244f048eae0_0;
    %assign/vec4 v00000244f048dc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048eb80_0, 0;
    %load/vec4 v00000244f048dc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_28.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_28.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_28.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_28.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_28.13, 6;
    %jmp T_28.14;
T_28.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048a800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048a8a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048e2c0_0, 0;
    %load/vec4 v00000244f048ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.15, 8;
    %load/vec4 v00000244f048bac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000244f048bac0_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
    %jmp/0xz  T_28.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048a8a0_0, 0;
T_28.17 ;
T_28.15 ;
    %jmp T_28.14;
T_28.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048e5e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f048ac60_0, 0;
    %jmp T_28.14;
T_28.4 ;
    %load/vec4 v00000244f048e5e0_0;
    %assign/vec4 v00000244f048b200_0, 0;
    %jmp T_28.14;
T_28.5 ;
    %load/vec4 v00000244f048e9a0_0;
    %assign/vec4 v00000244f048ae40_0, 0;
    %jmp T_28.14;
T_28.6 ;
    %load/vec4 v00000244f048ee00_0;
    %assign/vec4 v00000244f048ed60_0, 0;
    %jmp T_28.14;
T_28.7 ;
    %jmp T_28.14;
T_28.8 ;
    %load/vec4 v00000244f048ea40_0;
    %assign/vec4 v00000244f048e540_0, 0;
    %jmp T_28.14;
T_28.9 ;
    %load/vec4 v00000244f048a4e0_0;
    %assign/vec4 v00000244f048ac60_0, 0;
    %jmp T_28.14;
T_28.10 ;
    %load/vec4 v00000244f048e5e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000244f048e5e0_0, 0;
    %jmp T_28.14;
T_28.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048eb80_0, 0;
    %load/vec4 v00000244f048e2c0_0;
    %assign/vec4 v00000244f048f080_0, 0;
    %load/vec4 v00000244f048ac60_0;
    %assign/vec4 v00000244f048ecc0_0, 0;
    %jmp T_28.14;
T_28.12 ;
    %load/vec4 v00000244f048e2c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000244f048e2c0_0, 0;
    %jmp T_28.14;
T_28.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048a800_0, 0;
    %jmp T_28.14;
T_28.14 ;
    %pop/vec4 1;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000244f0213a00;
T_29 ;
    %wait E_00000244f03fe340;
    %load/vec4 v00000244f048dc80_0;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %load/vec4 v00000244f048dc80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %jmp T_29.12;
T_29.0 ;
    %load/vec4 v00000244f048ec20_0;
    %load/vec4 v00000244f048a8a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
T_29.13 ;
    %jmp T_29.12;
T_29.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.8 ;
    %load/vec4 v00000244f048e5e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v00000244f048bac0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_29.15, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.16;
T_29.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
T_29.16 ;
    %jmp T_29.12;
T_29.9 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.10 ;
    %load/vec4 v00000244f048e2c0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v00000244f048bac0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_29.17, 5;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.18;
T_29.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
T_29.18 ;
    %jmp T_29.12;
T_29.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000244f048eae0_0, 0, 4;
    %jmp T_29.12;
T_29.12 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000244f0213870;
T_30 ;
    %wait E_00000244f03fe400;
    %load/vec4 v00000244f048e0e0_0;
    %store/vec4 v00000244f048e680_0, 0, 2;
    %load/vec4 v00000244f048e0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v00000244f048efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244f048e680_0, 0, 2;
T_30.5 ;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v00000244f048ef40_0;
    %load/vec4 v00000244f048e180_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.7, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000244f048e680_0, 0, 2;
    %jmp T_30.8;
T_30.7 ;
    %load/vec4 v00000244f048efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000244f048e680_0, 0, 2;
T_30.9 ;
T_30.8 ;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v00000244f048f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000244f048e680_0, 0, 2;
T_30.11 ;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v00000244f048f440_0;
    %load/vec4 v00000244f048ef40_0;
    %cmp/u;
    %jmp/0xz  T_30.13, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000244f048e680_0, 0, 2;
    %jmp T_30.14;
T_30.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000244f048e680_0, 0, 2;
T_30.14 ;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000244f0213870;
T_31 ;
    %wait E_00000244f03fda00;
    %load/vec4 v00000244f048f300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000244f048e0e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048db40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048e040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048f440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048d320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048d960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048d820_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000244f048daa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048f1c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000244f048e680_0;
    %assign/vec4 v00000244f048e0e0_0, 0;
    %load/vec4 v00000244f048e0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048d960_0, 0;
    %load/vec4 v00000244f048efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048db40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048e040_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000244f048e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048d960_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048db40_0, 0;
T_31.8 ;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v00000244f048e180_0;
    %load/vec4 v00000244f048ef40_0;
    %cmp/u;
    %jmp/0xz  T_31.9, 5;
    %load/vec4 v00000244f048efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048db40_0, 0;
    %load/vec4 v00000244f048e180_0;
    %assign/vec4 v00000244f048e040_0, 0;
    %load/vec4 v00000244f048e180_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000244f048e180_0, 0;
    %jmp T_31.12;
T_31.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048db40_0, 0;
T_31.12 ;
    %jmp T_31.10;
T_31.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048db40_0, 0;
    %load/vec4 v00000244f048d320_0;
    %inv;
    %assign/vec4 v00000244f048d320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048f1c0_0, 0;
T_31.10 ;
    %jmp T_31.6;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048f1c0_0, 0;
    %load/vec4 v00000244f048f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000244f048f440_0, 0;
    %load/vec4 v00000244f048d320_0;
    %inv;
    %assign/vec4 v00000244f048d320_0, 0;
T_31.13 ;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v00000244f048f440_0;
    %load/vec4 v00000244f048ef40_0;
    %cmp/u;
    %jmp/0xz  T_31.15, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000244f048d820_0, 0;
    %load/vec4 v00000244f048cec0_0;
    %assign/vec4 v00000244f048daa0_0, 0;
    %load/vec4 v00000244f048f440_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000244f048f440_0, 0;
    %jmp T_31.16;
T_31.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000244f048d820_0, 0;
T_31.16 ;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_00000244f0370af0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048df00_0, 0, 1;
T_32.0 ;
    %delay 5000, 0;
    %load/vec4 v00000244f048df00_0;
    %inv;
    %store/vec4 v00000244f048df00_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_00000244f0370af0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244f048df00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048e4a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048dd20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244f048e360_0, 0, 32;
    %vpi_call 3 455 "$dumpfile", "dft_waveform.vcd" {0 0 0};
    %vpi_call 3 456 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000244f0370af0 {0 0 0};
    %vpi_call 3 458 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 459 "$display", "Starting DFT Testbench" {0 0 0};
    %vpi_call 3 460 "$display", "========================================" {0 0 0};
    %vpi_call 3 461 "$display", "Note: FP4 has only 4-bit precision" {0 0 0};
    %vpi_call 3 462 "$display", "Small numerical errors are expected\012" {0 0 0};
    %fork TD_tb_dft.reset_sys, S_00000244f021b690;
    %join;
    %fork TD_tb_dft.test_8point_impulse, S_00000244f025a190;
    %join;
    %fork TD_tb_dft.test_8point_constant, S_00000244f025a000;
    %join;
    %fork TD_tb_dft.test_16point_dft, S_00000244f021b820;
    %join;
    %fork TD_tb_dft.test_errors, S_00000244f025a320;
    %join;
    %fork TD_tb_dft.test_pipeline, S_00000244f02136e0;
    %join;
    %vpi_call 3 475 "$display", "\012========================================" {0 0 0};
    %vpi_call 3 476 "$display", "Test Summary" {0 0 0};
    %vpi_call 3 477 "$display", "========================================" {0 0 0};
    %vpi_call 3 478 "$display", "Total Tests Passed: %0d", v00000244f048e4a0_0 {0 0 0};
    %vpi_call 3 479 "$display", "Total Tests Failed: %0d", v00000244f048dd20_0 {0 0 0};
    %load/vec4 v00000244f048dd20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %vpi_call 3 482 "$display", "\012*** All tests PASSED!" {0 0 0};
    %jmp T_33.1;
T_33.0 ;
    %vpi_call 3 484 "$display", "\012*** Some tests FAILED!" {0 0 0};
T_33.1 ;
    %vpi_call 3 487 "$display", "\012Simulation complete at time %0t ns", $time {0 0 0};
    %vpi_call 3 488 "$finish" {0 0 0};
    %end;
    .thread T_33;
    .scope S_00000244f0370af0;
T_34 ;
    %delay 2755359744, 11;
    %vpi_call 3 494 "$display", "\012[ERROR] Simulation timed out!" {0 0 0};
    %vpi_call 3 495 "$display", "Test Passed: %0d, Failed: %0d", v00000244f048e4a0_0, v00000244f048dd20_0 {0 0 0};
    %vpi_call 3 496 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "src/memory.v";
    "tb/tb_dft.v";
    "src/dft.v";
    "src/adder.v";
    "src/multiplier.v";
