// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv_2 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        stream_in_V_V_dout,
        stream_in_V_V_empty_n,
        stream_in_V_V_read,
        stream_out_V_V_din,
        stream_out_V_V_full_n,
        stream_out_V_V_write
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_pp0_stage0 = 28'd65536;
parameter    ap_ST_fsm_state19 = 28'd131072;
parameter    ap_ST_fsm_state20 = 28'd262144;
parameter    ap_ST_fsm_pp1_stage0 = 28'd524288;
parameter    ap_ST_fsm_state25 = 28'd1048576;
parameter    ap_ST_fsm_pp2_stage0 = 28'd2097152;
parameter    ap_ST_fsm_pp2_stage1 = 28'd4194304;
parameter    ap_ST_fsm_state55 = 28'd8388608;
parameter    ap_ST_fsm_pp3_stage0 = 28'd16777216;
parameter    ap_ST_fsm_state62 = 28'd33554432;
parameter    ap_ST_fsm_pp4_stage0 = 28'd67108864;
parameter    ap_ST_fsm_state66 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] stream_in_V_V_dout;
input   stream_in_V_V_empty_n;
output   stream_in_V_V_read;
output  [15:0] stream_out_V_V_din;
input   stream_out_V_V_full_n;
output   stream_out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg stream_in_V_V_read;
reg[15:0] stream_out_V_V_din;
reg stream_out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg  signed [11:0] multiple_V_9;
reg   [3:0] bias_V_9_address0;
reg    bias_V_9_ce0;
reg    bias_V_9_we0;
wire   [11:0] bias_V_9_q0;
reg   [10:0] B_V_1_0_address0;
reg    B_V_1_0_ce0;
wire   [11:0] B_V_1_0_q0;
reg   [10:0] B_V_1_0_address1;
reg    B_V_1_0_ce1;
reg    B_V_1_0_we1;
wire   [11:0] B_V_1_0_q1;
reg   [10:0] B_V_1_1_address0;
reg    B_V_1_1_ce0;
wire   [11:0] B_V_1_1_q0;
reg   [10:0] B_V_1_1_address1;
reg    B_V_1_1_ce1;
reg    B_V_1_1_we1;
wire   [11:0] B_V_1_1_q1;
reg   [10:0] B_V_1_2_address0;
reg    B_V_1_2_ce0;
wire   [11:0] B_V_1_2_q0;
reg   [10:0] B_V_1_2_address1;
reg    B_V_1_2_ce1;
reg    B_V_1_2_we1;
wire   [11:0] B_V_1_2_q1;
reg   [7:0] A_V_1_2_address0;
reg    A_V_1_2_ce0;
wire   [11:0] A_V_1_2_q0;
reg   [7:0] A_V_1_2_address1;
reg    A_V_1_2_ce1;
reg    A_V_1_2_we1;
wire   [11:0] A_V_1_2_q1;
reg   [7:0] A_V_1_3_address0;
reg    A_V_1_3_ce0;
wire   [11:0] A_V_1_3_q0;
reg   [7:0] A_V_1_3_address1;
reg    A_V_1_3_ce1;
reg    A_V_1_3_we1;
wire   [11:0] A_V_1_3_q1;
reg   [7:0] A_V_1_4_address0;
reg    A_V_1_4_ce0;
wire   [11:0] A_V_1_4_q0;
reg   [7:0] A_V_1_4_address1;
reg    A_V_1_4_ce1;
reg    A_V_1_4_we1;
wire   [11:0] A_V_1_4_q1;
reg   [7:0] A_V_1_1_address0;
reg    A_V_1_1_ce0;
wire   [11:0] A_V_1_1_q0;
reg   [7:0] A_V_1_1_address1;
reg    A_V_1_1_ce1;
reg    A_V_1_1_we1;
wire   [11:0] A_V_1_1_q1;
reg   [7:0] A_V_1_0_address0;
reg    A_V_1_0_ce0;
wire   [11:0] A_V_1_0_q0;
reg   [7:0] A_V_1_0_address1;
reg    A_V_1_0_ce1;
reg    A_V_1_0_we1;
wire   [11:0] A_V_1_0_q1;
reg    stream_in_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_enable_reg_pp3_iter4;
wire    ap_block_pp3_stage0;
reg   [0:0] exitcond_flatten_reg_2985;
reg   [0:0] exitcond_flatten_reg_2985_pp3_iter3_reg;
wire    ap_CS_fsm_pp4_stage0;
reg    ap_enable_reg_pp4_iter1;
wire    ap_block_pp4_stage0;
reg   [0:0] exitcond_reg_3094;
reg    ap_enable_reg_pp1_iter2;
wire    ap_block_pp1_stage0;
reg   [0:0] exitcond_flatten16_reg_2336;
reg   [0:0] exitcond_flatten16_reg_2336_pp1_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_158_reg_2318;
reg    stream_out_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter14;
wire    ap_block_pp2_stage0;
reg   [0:0] ifzero_reg_2629;
reg   [0:0] ifzero_reg_2629_pp2_iter13_reg;
reg   [30:0] i8_reg_574;
reg   [9:0] indvar_flatten9_reg_596;
reg   [2:0] j2_reg_607;
reg   [8:0] indvar_flatten10_reg_619;
reg   [2:0] k_reg_630;
reg   [5:0] i3_reg_642;
reg   [12:0] indvar_flatten11_reg_654;
reg   [2:0] ia_reg_665;
reg   [11:0] indvar_flatten12_reg_677;
reg   [2:0] ib_reg_688;
reg   [10:0] indvar_flatten13_reg_699;
reg   [4:0] i4_reg_710;
reg   [31:0] p_7_reg_722;
reg   [5:0] j5_reg_734;
reg  signed [11:0] A_V_1_load_1_2_phi_reg_790;
reg   [12:0] indvar_flatten7_reg_846;
reg   [2:0] ka_reg_857;
reg   [11:0] indvar_flatten8_reg_869;
reg   [2:0] kb_reg_880;
reg   [10:0] indvar_flatten_reg_892;
reg   [5:0] j_reg_904;
reg   [4:0] i20_reg_916;
reg   [4:0] i1_reg_928;
reg   [4:0] i1_reg_928_pp4_iter1_reg;
wire    ap_block_state63_pp4_stage0_iter0;
reg    ap_block_state64_pp4_stage0_iter1;
wire    ap_block_state65_pp4_stage0_iter2;
reg    ap_block_pp4_stage0_11001;
reg   [11:0] reg_940;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_state26_pp2_stage0_iter0;
wire    ap_block_state28_pp2_stage0_iter1;
wire    ap_block_state30_pp2_stage0_iter2;
wire    ap_block_state32_pp2_stage0_iter3;
wire    ap_block_state34_pp2_stage0_iter4;
wire    ap_block_state36_pp2_stage0_iter5;
wire    ap_block_state38_pp2_stage0_iter6;
wire    ap_block_state40_pp2_stage0_iter7;
wire    ap_block_state42_pp2_stage0_iter8;
wire    ap_block_state44_pp2_stage0_iter9;
wire    ap_block_state46_pp2_stage0_iter10;
wire    ap_block_state48_pp2_stage0_iter11;
wire    ap_block_state50_pp2_stage0_iter12;
wire    ap_block_state52_pp2_stage0_iter13;
reg    ap_block_state54_pp2_stage0_iter14;
reg    ap_block_pp2_stage0_11001;
reg   [0:0] exitcond_flatten18_reg_2405;
reg   [0:0] exitcond_flatten18_reg_2405_pp2_iter1_reg;
reg   [2:0] ib_mid2_reg_2464;
reg   [2:0] ib_mid2_reg_2464_pp2_iter1_reg;
reg   [11:0] reg_946;
reg   [11:0] reg_953;
reg   [11:0] reg_959;
reg   [11:0] reg_965;
reg   [11:0] reg_972;
reg  signed [11:0] reg_978;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_state27_pp2_stage1_iter0;
wire    ap_block_state29_pp2_stage1_iter1;
wire    ap_block_state31_pp2_stage1_iter2;
wire    ap_block_state33_pp2_stage1_iter3;
wire    ap_block_state35_pp2_stage1_iter4;
wire    ap_block_state37_pp2_stage1_iter5;
wire    ap_block_state39_pp2_stage1_iter6;
wire    ap_block_state41_pp2_stage1_iter7;
wire    ap_block_state43_pp2_stage1_iter8;
wire    ap_block_state45_pp2_stage1_iter9;
wire    ap_block_state47_pp2_stage1_iter10;
wire    ap_block_state49_pp2_stage1_iter11;
wire    ap_block_state51_pp2_stage1_iter12;
wire    ap_block_state53_pp2_stage1_iter13;
wire    ap_block_pp2_stage1_11001;
reg   [0:0] exitcond_flatten18_reg_2405_pp2_iter2_reg;
reg    ap_enable_reg_pp2_iter3;
reg  signed [11:0] reg_982;
reg  signed [11:0] reg_986;
reg   [11:0] reg_990;
reg   [11:0] reg_997;
reg   [11:0] reg_1003;
reg   [15:0] tmp_V_reg_2247;
reg    ap_block_state1;
reg   [15:0] tmp_V_113_reg_2253;
reg    ap_block_state2;
reg  signed [15:0] tmp_V_115_reg_2258;
reg    ap_block_state3;
reg  signed [15:0] tmp_V_117_reg_2263;
reg    ap_block_state4;
reg  signed [15:0] tmp_V_121_reg_2268;
reg    ap_block_state6;
wire   [0:0] tmp_s_fu_1009_p2;
reg    ap_block_state8;
wire   [0:0] tmp_153_fu_1014_p2;
wire  signed [31:0] lhs_V_fu_1019_p1;
reg  signed [31:0] lhs_V_reg_2281;
wire  signed [31:0] tmp_155_fu_1025_p1;
wire  signed [31:0] grp_fu_2172_p2;
reg  signed [31:0] tmp8_reg_2298;
wire    ap_CS_fsm_state10;
wire  signed [31:0] grp_fu_2178_p2;
reg  signed [31:0] tmp9_reg_2303;
wire   [31:0] grp_fu_1038_p2;
reg   [31:0] p_s_reg_2308;
wire    ap_CS_fsm_state15;
wire   [31:0] KER_bound_fu_1042_p2;
reg   [31:0] KER_bound_reg_2313;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_158_fu_1050_p2;
wire    ap_block_state17_pp0_stage0_iter0;
reg    ap_block_state18_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [30:0] i_fu_1055_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_157_fu_1065_p2;
wire    ap_CS_fsm_state20;
wire   [14:0] num_img_7_fu_1070_p2;
reg   [14:0] num_img_7_reg_2331;
wire   [0:0] exitcond_flatten16_fu_1076_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state21_pp1_stage0_iter0;
wire    ap_block_state22_pp1_stage0_iter1;
reg    ap_block_state23_pp1_stage0_iter2;
wire    ap_block_state24_pp1_stage0_iter3;
reg    ap_block_pp1_stage0_11001;
wire   [9:0] indvar_flatten_next1_8_fu_1082_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] exitcond_flatten17_fu_1088_p2;
reg   [0:0] exitcond_flatten17_reg_2345;
wire   [8:0] indvar_flatten_next1_7_fu_1100_p3;
wire   [2:0] tmp_164_mid2_v_fu_1121_p3;
reg   [2:0] tmp_164_mid2_v_reg_2358;
reg    ap_enable_reg_pp1_iter1;
wire   [5:0] i3_mid2_fu_1156_p3;
reg   [5:0] i3_mid2_reg_2364;
wire   [2:0] k_mid2_fu_1164_p3;
reg   [2:0] k_mid2_reg_2370;
reg   [2:0] k_mid2_reg_2370_pp1_iter2_reg;
wire   [5:0] i_3_fu_1172_p2;
reg   [5:0] i_3_reg_2375;
wire   [8:0] tmp_191_fu_1201_p2;
reg   [8:0] tmp_191_reg_2380;
wire   [11:0] tmp_192_fu_1207_p1;
reg   [11:0] tmp_192_reg_2385;
wire   [2:0] tmp_166_fu_1219_p2;
reg   [2:0] tmp_166_reg_2394;
wire   [2:0] ia_2_fu_1225_p2;
reg   [2:0] ia_2_reg_2399;
wire   [0:0] exitcond_flatten18_fu_1231_p2;
reg   [0:0] exitcond_flatten18_reg_2405_pp2_iter3_reg;
reg   [0:0] exitcond_flatten18_reg_2405_pp2_iter4_reg;
reg   [0:0] exitcond_flatten18_reg_2405_pp2_iter5_reg;
reg   [0:0] exitcond_flatten18_reg_2405_pp2_iter6_reg;
wire   [12:0] indvar_flatten_next2_1_fu_1237_p2;
reg   [12:0] indvar_flatten_next2_1_reg_2409;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] exitcond_flatten19_fu_1243_p2;
reg   [0:0] exitcond_flatten19_reg_2414;
wire   [2:0] ib_mid_fu_1249_p3;
reg   [2:0] ib_mid_reg_2424;
wire   [0:0] exitcond_flatten65_m_fu_1281_p2;
reg   [0:0] exitcond_flatten65_m_reg_2430;
wire   [0:0] exitcond10_mid1_fu_1299_p2;
reg   [0:0] exitcond10_mid1_reg_2437;
wire   [10:0] indvar_flatten63_op_fu_1305_p2;
reg   [10:0] indvar_flatten63_op_reg_2443;
wire   [11:0] indvar_flatten78_op_fu_1311_p2;
reg   [11:0] indvar_flatten78_op_reg_2448;
wire   [2:0] tmp_230_1_mid2_fu_1317_p3;
reg   [2:0] tmp_230_1_mid2_reg_2453;
wire   [4:0] i4_mid_fu_1332_p3;
reg   [4:0] i4_mid_reg_2459;
wire   [2:0] ib_mid2_fu_1340_p3;
reg   [2:0] ib_mid2_reg_2464_pp2_iter2_reg;
wire   [4:0] i_23_fu_1346_p2;
reg   [4:0] i_23_reg_2469;
wire   [0:0] tmp_195_fu_1356_p2;
reg   [0:0] tmp_195_reg_2474;
reg   [0:0] tmp_195_reg_2474_pp2_iter1_reg;
reg   [0:0] tmp_195_reg_2474_pp2_iter2_reg;
reg   [0:0] tmp_195_reg_2474_pp2_iter3_reg;
reg   [0:0] tmp_195_reg_2474_pp2_iter4_reg;
reg   [0:0] tmp_195_reg_2474_pp2_iter5_reg;
wire   [5:0] j5_mid2_fu_1361_p3;
reg   [5:0] j5_mid2_reg_2479;
wire   [5:0] j_2_fu_1369_p2;
reg   [5:0] j_2_reg_2486;
wire   [10:0] indvar_flatten_next1_9_fu_1375_p3;
reg   [10:0] indvar_flatten_next1_9_reg_2492;
wire   [11:0] indvar_flatten_next2_fu_1382_p3;
reg   [11:0] indvar_flatten_next2_reg_2497;
wire   [4:0] tmp_174_mid2_fu_1417_p3;
reg   [4:0] tmp_174_mid2_reg_2502;
reg    ap_enable_reg_pp2_iter1;
reg   [4:0] tmp_174_mid2_reg_2502_pp2_iter2_reg;
reg   [4:0] tmp_174_mid2_reg_2502_pp2_iter3_reg;
reg   [4:0] tmp_174_mid2_reg_2502_pp2_iter4_reg;
reg   [4:0] tmp_174_mid2_reg_2502_pp2_iter5_reg;
wire   [8:0] tmp_200_fu_1457_p2;
reg   [8:0] tmp_200_reg_2508;
wire   [8:0] tmp_201_fu_1463_p2;
reg   [8:0] tmp_201_reg_2513;
wire   [8:0] tmp_202_fu_1469_p2;
reg   [8:0] tmp_202_reg_2518;
wire   [11:0] tmp_204_fu_1481_p1;
reg   [11:0] tmp_204_reg_2523;
wire   [9:0] tmp_205_fu_1485_p1;
reg   [9:0] tmp_205_reg_2528;
reg   [7:0] A_V_1_0_addr_3_reg_2543;
reg   [7:0] A_V_1_1_addr_2_reg_2553;
reg   [7:0] A_V_1_1_addr_3_reg_2559;
reg   [7:0] A_V_1_2_addr_2_reg_2570;
reg   [7:0] A_V_1_2_addr_3_reg_2576;
reg   [7:0] A_V_1_3_addr_2_reg_2587;
reg   [7:0] A_V_1_3_addr_3_reg_2593;
reg   [7:0] A_V_1_4_addr_3_reg_2609;
wire   [11:0] tmp_206_fu_1520_p2;
reg   [11:0] tmp_206_reg_2614;
wire   [11:0] tmp_207_fu_1525_p2;
reg   [11:0] tmp_207_reg_2619;
wire   [11:0] tmp_208_fu_1531_p2;
reg   [11:0] tmp_208_reg_2624;
wire   [0:0] ifzero_fu_1537_p2;
reg   [0:0] ifzero_reg_2629_pp2_iter2_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter3_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter4_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter5_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter6_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter7_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter8_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter9_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter10_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter11_reg;
reg   [0:0] ifzero_reg_2629_pp2_iter12_reg;
reg   [10:0] B_V_1_0_addr_3_reg_2643;
reg   [10:0] B_V_1_1_addr_2_reg_2653;
reg   [10:0] B_V_1_2_addr_3_reg_2673;
reg   [11:0] A_V_1_0_load_reg_2678;
reg   [11:0] A_V_1_4_load_reg_2683;
reg   [11:0] A_V_1_0_load_1_reg_2688;
reg   [11:0] A_V_1_4_load_1_reg_2693;
reg  signed [11:0] B_V_1_0_load_1_reg_2698;
reg  signed [11:0] B_V_1_2_load_1_reg_2703;
reg   [11:0] A_V_1_0_load_2_reg_2708;
reg  signed [11:0] B_V_1_1_load_2_reg_2713;
reg   [11:0] A_V_1_4_load_2_reg_2718;
wire  signed [23:0] grp_fu_2184_p2;
reg  signed [23:0] r_V_3_reg_2813;
wire  signed [23:0] grp_fu_2190_p2;
reg  signed [23:0] r_V_18_0_1_reg_2818;
wire  signed [23:0] grp_fu_2196_p2;
reg  signed [23:0] r_V_18_0_2_reg_2823;
wire  signed [23:0] grp_fu_2202_p2;
reg  signed [23:0] r_V_18_1_reg_2828;
wire  signed [23:0] grp_fu_2208_p2;
reg  signed [23:0] r_V_18_2_1_reg_2833;
wire  signed [23:0] grp_fu_2214_p2;
reg  signed [23:0] r_V_18_1_1_reg_2838;
wire  signed [23:0] grp_fu_2220_p2;
reg  signed [23:0] r_V_18_1_2_reg_2843;
wire  signed [23:0] grp_fu_2226_p2;
reg  signed [23:0] r_V_18_2_reg_2848;
wire   [24:0] tmp2_fu_1644_p2;
reg   [24:0] tmp2_reg_2853;
wire   [24:0] tmp3_fu_1650_p2;
reg   [24:0] tmp3_reg_2858;
wire  signed [24:0] grp_fu_2232_p3;
reg  signed [24:0] tmp7_reg_2863;
reg    ap_enable_reg_pp2_iter4;
wire   [25:0] tmp1_fu_1671_p2;
reg   [25:0] tmp1_reg_2868;
wire   [24:0] tmp5_fu_1677_p2;
reg   [24:0] tmp5_reg_2873;
(* use_dsp48 = "no" *) wire   [24:0] tmp6_fu_1683_p2;
reg   [24:0] tmp6_reg_2878;
wire   [25:0] tmp4_fu_1694_p2;
reg   [25:0] tmp4_reg_2883;
wire   [31:0] p_7_mid2_fu_1700_p3;
reg   [31:0] p_7_mid2_reg_2888;
wire   [26:0] tmp_187_fu_1717_p2;
reg   [26:0] tmp_187_reg_2893;
wire   [31:0] buf_V_7_2_2_fu_1726_p2;
reg   [31:0] buf_V_7_2_2_reg_2903;
reg    ap_enable_reg_pp2_iter6;
reg   [11:0] bias_V_9_load_reg_2909;
wire   [31:0] r_V_fu_1734_p2;
reg   [31:0] r_V_reg_2914;
reg   [0:0] tmp_209_reg_2919;
reg   [19:0] tmp_185_reg_2924;
reg   [19:0] tmp_182_reg_2929;
wire   [21:0] tmp_176_fu_1792_p3;
reg  signed [21:0] tmp_176_reg_2934;
wire  signed [32:0] grp_fu_2240_p2;
reg  signed [32:0] r_V_s_reg_2949;
reg   [0:0] tmp_210_reg_2954;
reg   [0:0] tmp_210_reg_2954_pp2_iter10_reg;
reg   [0:0] tmp_210_reg_2954_pp2_iter11_reg;
reg   [0:0] tmp_210_reg_2954_pp2_iter12_reg;
wire   [66:0] grp_fu_1820_p2;
reg   [66:0] mul_reg_2965;
reg   [28:0] tmp_213_reg_2970;
wire   [66:0] neg_mul_fu_1836_p2;
reg   [66:0] neg_mul_reg_2975;
wire   [15:0] Outbuf_V_fu_1889_p3;
reg   [15:0] Outbuf_V_reg_2980;
wire   [0:0] exitcond_flatten_fu_1897_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state56_pp3_stage0_iter0;
wire    ap_block_state57_pp3_stage0_iter1;
wire    ap_block_state58_pp3_stage0_iter2;
wire    ap_block_state59_pp3_stage0_iter3;
reg    ap_block_state60_pp3_stage0_iter4;
wire    ap_block_state61_pp3_stage0_iter5;
reg    ap_block_pp3_stage0_11001;
reg   [0:0] exitcond_flatten_reg_2985_pp3_iter1_reg;
reg   [0:0] exitcond_flatten_reg_2985_pp3_iter2_reg;
wire   [12:0] indvar_flatten_next1_6_fu_1903_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] exitcond_flatten14_fu_1909_p2;
reg   [0:0] exitcond_flatten14_reg_2994;
reg   [0:0] exitcond_flatten14_reg_2994_pp3_iter1_reg;
wire   [11:0] indvar_flatten_next1_fu_1921_p3;
wire   [0:0] not_exitcond_flatten_fu_1947_p2;
reg   [0:0] not_exitcond_flatten_reg_3010;
wire   [0:0] exitcond_flatten15_fu_1952_p2;
reg   [0:0] exitcond_flatten15_reg_3015;
wire   [0:0] exitcond_flatten_mid_fu_1958_p2;
reg   [0:0] exitcond_flatten_mid_reg_3020;
wire   [0:0] tmp_163_fu_1970_p2;
reg   [0:0] tmp_163_reg_3025;
wire   [1:0] kb_t_mid2_fu_1979_p3;
reg   [1:0] kb_t_mid2_reg_3031;
reg   [1:0] kb_t_mid2_reg_3031_pp3_iter2_reg;
reg   [1:0] kb_t_mid2_reg_3031_pp3_iter3_reg;
reg   [1:0] kb_t_mid2_reg_3031_pp3_iter4_reg;
wire   [2:0] kb_mid2_fu_1987_p3;
reg   [2:0] kb_mid2_reg_3035;
reg    ap_enable_reg_pp3_iter1;
wire   [10:0] indvar_flatten_op_fu_1995_p2;
reg   [10:0] indvar_flatten_op_reg_3040;
wire  signed [2:0] tmp_156_mid2_v_v_fu_2007_p3;
reg  signed [2:0] tmp_156_mid2_v_v_reg_3045;
reg    ap_enable_reg_pp3_iter2;
reg  signed [2:0] tmp_156_mid2_v_v_reg_3045_pp3_iter3_reg;
wire   [4:0] i28_mid2_fu_2064_p3;
reg   [4:0] i28_mid2_reg_3051;
wire   [5:0] tmp_165_mid2_fu_2072_p3;
reg   [5:0] tmp_165_mid2_reg_3056;
wire   [4:0] i_22_fu_2080_p2;
reg   [4:0] i_22_reg_3062;
wire   [10:0] indvar_flatten_next_fu_2086_p3;
wire   [10:0] tmp_173_fu_2106_p2;
reg   [10:0] tmp_173_reg_3072;
wire   [9:0] tmp_174_fu_2112_p1;
reg   [9:0] tmp_174_reg_3077;
wire   [11:0] tmp_180_fu_2135_p2;
reg   [11:0] tmp_180_reg_3082;
wire   [11:0] tmp_181_fu_2141_p1;
reg   [11:0] tmp_181_reg_3087;
wire   [0:0] exitcond_fu_2151_p2;
reg   [0:0] exitcond_reg_3094_pp4_iter1_reg;
wire   [4:0] i_21_fu_2157_p2;
reg   [4:0] i_21_reg_3098;
reg    ap_enable_reg_pp4_iter0;
wire   [11:0] tmp_184_fu_2163_p1;
reg   [11:0] tmp_184_reg_3103;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state17;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state21;
reg    ap_enable_reg_pp1_iter3;
wire    ap_CS_fsm_state25;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state26;
wire    ap_block_pp2_stage1_subdone;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state56;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter5;
wire    ap_CS_fsm_state62;
reg    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state63;
reg    ap_enable_reg_pp4_iter2;
reg   [14:0] num_img_reg_585;
wire    ap_CS_fsm_state55;
reg   [2:0] ap_phi_mux_j2_phi_fu_611_p4;
reg   [2:0] ap_phi_mux_k_phi_fu_634_p4;
reg   [5:0] ap_phi_mux_i3_phi_fu_646_p4;
reg   [12:0] ap_phi_mux_indvar_flatten11_phi_fu_658_p4;
reg   [2:0] ap_phi_mux_ia_phi_fu_669_p4;
reg   [11:0] ap_phi_mux_indvar_flatten12_phi_fu_681_p4;
reg   [2:0] ap_phi_mux_ib_phi_fu_692_p4;
reg   [10:0] ap_phi_mux_indvar_flatten13_phi_fu_703_p4;
reg   [4:0] ap_phi_mux_i4_phi_fu_714_p4;
wire    ap_block_pp2_stage1;
reg   [31:0] ap_phi_mux_p_7_phi_fu_726_p4;
reg   [5:0] ap_phi_mux_j5_phi_fu_738_p4;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_0_0_phi_reg_746;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_746;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_746;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_746;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_0_1_phi_reg_757;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_757;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_757;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_757;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_0_2_phi_reg_768;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_768;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_768;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_768;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_1_0_phi_reg_779;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_779;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_779;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_779;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_1_2_phi_reg_790;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_790;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_790;
reg   [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_790;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_2_1_phi_reg_802;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_802;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_802;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_802;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_1_1_phi_reg_813;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_813;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_813;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_813;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_2_0_phi_reg_824;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_824;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_824;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_824;
wire   [11:0] ap_phi_reg_pp2_iter0_A_V_1_load_2_2_phi_reg_835;
reg   [11:0] ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_835;
reg   [11:0] ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_835;
reg  signed [11:0] ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_835;
reg   [2:0] ap_phi_mux_ka_phi_fu_861_p4;
reg   [2:0] ap_phi_mux_kb_phi_fu_884_p4;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_896_p4;
reg   [5:0] ap_phi_mux_j_phi_fu_908_p4;
reg   [4:0] ap_phi_mux_i20_phi_fu_920_p4;
reg   [4:0] ap_phi_mux_i1_phi_fu_932_p4;
wire   [63:0] tmp_196_cast_fu_1211_p1;
wire   [63:0] tmp_205_cast_fu_1489_p1;
wire   [63:0] tmp_206_cast_fu_1497_p1;
wire   [63:0] tmp_207_cast_fu_1505_p1;
wire   [63:0] tmp_210_cast_fu_1542_p1;
wire   [63:0] tmp_211_cast_fu_1548_p1;
wire   [63:0] tmp_212_cast_fu_1554_p1;
wire   [63:0] tmp_174_mid2_cast_fu_1707_p1;
wire   [63:0] tmp_191_cast_fu_2145_p1;
wire   [63:0] tmp_162_fu_2167_p1;
reg    ap_block_state5;
reg    ap_block_state7;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp2_stage0_01001;
reg    ap_block_pp3_stage0_01001;
reg    ap_block_pp4_stage0_01001;
wire   [11:0] tmp_167_fu_1028_p1;
wire    ap_CS_fsm_state11;
wire   [31:0] i8_cast_fu_1046_p1;
wire   [15:0] num_img_cast_fu_1061_p1;
wire   [8:0] indvar_flatten44_op_fu_1094_p2;
wire   [2:0] j_1_fu_1108_p2;
wire   [0:0] exitcond13_fu_1133_p2;
wire   [0:0] not_exitcond_flatten_2_fu_1128_p2;
wire   [2:0] k_mid_fu_1114_p3;
wire   [0:0] exitcond8_mid_fu_1139_p2;
wire   [0:0] tmp_188_fu_1151_p2;
wire   [2:0] k_5_fu_1145_p2;
wire   [7:0] tmp_189_fu_1184_p3;
wire   [8:0] p_shl5_cast_fu_1191_p1;
wire   [8:0] tmp_172_cast_fu_1181_p1;
wire   [8:0] tmp_164_mid2_cast_fu_1178_p1;
wire   [8:0] tmp_190_fu_1195_p2;
wire   [0:0] exitcond14_fu_1263_p2;
wire   [0:0] not_exitcond_flatten_3_fu_1257_p2;
wire   [0:0] exitcond_flatten20_fu_1275_p2;
wire   [0:0] exitcond_flatten65_n_fu_1287_p2;
wire   [0:0] exitcond10_mid_fu_1269_p2;
wire   [0:0] not_exitcond_flatten_4_fu_1293_p2;
wire   [0:0] tmp_193_fu_1328_p2;
wire   [2:0] ib_2_fu_1323_p2;
wire   [0:0] tmp_194_fu_1352_p2;
wire   [2:0] tmp_167_mid2_fu_1388_p3;
wire   [2:0] ia_3_mid1_fu_1401_p2;
wire   [2:0] tmp_230_2_mid2_fu_1407_p3;
wire   [9:0] tmp_196_fu_1422_p3;
wire   [7:0] tmp_198_fu_1440_p3;
wire   [8:0] p_shl6_cast_fu_1447_p1;
wire   [8:0] tmp_179_cast_fu_1437_p1;
wire   [8:0] tmp_167_mid2_cast_fu_1394_p1;
wire   [8:0] tmp_199_fu_1451_p2;
wire   [8:0] tmp_230_1_mid2_cast_fu_1398_p1;
wire   [8:0] tmp_230_2_mid2_cast_fu_1413_p1;
wire   [63:0] tmp_179_fu_1434_p1;
wire   [63:0] tmp_197_fu_1430_p1;
wire   [63:0] tmp_203_fu_1475_p2;
wire   [11:0] p_shl7_cast_fu_1513_p3;
wire  signed [24:0] tmp_236_cast_fu_1629_p1;
wire  signed [24:0] tmp_236_0_1_cast_fu_1632_p1;
wire  signed [24:0] tmp_236_0_2_cast_fu_1635_p1;
wire  signed [24:0] tmp_236_1_cast_fu_1638_p1;
wire  signed [25:0] tmp3_cast_fu_1668_p1;
wire  signed [25:0] tmp2_cast_fu_1665_p1;
wire  signed [24:0] tmp_236_1_1_cast_fu_1656_p1;
wire  signed [24:0] tmp_236_1_2_cast_fu_1659_p1;
wire  signed [24:0] tmp_236_2_cast_fu_1662_p1;
wire  signed [25:0] tmp6_cast_fu_1691_p1;
wire  signed [25:0] tmp5_cast_fu_1688_p1;
wire  signed [26:0] tmp4_cast_fu_1714_p1;
wire  signed [26:0] tmp1_cast_fu_1711_p1;
wire  signed [31:0] p_cast_fu_1723_p1;
wire  signed [31:0] rhs_V_6_cast_fu_1731_p1;
wire   [31:0] p_neg_fu_1757_p2;
wire  signed [20:0] tmp_183_fu_1772_p1;
wire   [21:0] p_lshr_cast_fu_1775_p1;
wire  signed [20:0] tmp_186_fu_1785_p1;
wire   [21:0] p_neg_t_fu_1779_p2;
wire   [21:0] p_lshr_f_cast_fu_1788_p1;
wire   [34:0] grp_fu_1820_p0;
wire   [28:0] tmp_211_fu_1841_p4;
wire  signed [32:0] tmp_212_fu_1850_p1;
wire  signed [32:0] tmp_214_fu_1854_p1;
wire   [32:0] tmp_215_fu_1857_p3;
wire   [32:0] neg_ti_fu_1864_p2;
wire   [32:0] tmp_177_fu_1870_p3;
wire   [0:0] tmp_216_fu_1877_p3;
wire   [15:0] tmp_217_fu_1885_p1;
wire   [11:0] indvar_flatten13_op_fu_1915_p2;
wire   [1:0] tmp_169_fu_1936_p1;
wire   [2:0] kb_mid_fu_1929_p3;
wire   [2:0] kb_3_fu_1964_p2;
wire   [1:0] tmp_170_fu_1975_p1;
wire   [1:0] kb_t_mid_fu_1940_p3;
wire   [2:0] ka_4_fu_2001_p2;
wire   [0:0] exitcond12_fu_2014_p2;
wire   [0:0] exitcond_flatten_not_fu_2032_p2;
wire   [0:0] exitcond6_mid_fu_2020_p2;
wire   [0:0] not_exitcond_flatten_5_fu_2037_p2;
wire   [5:0] j_mid_fu_2025_p3;
wire   [0:0] exitcond6_mid1_fu_2042_p2;
wire   [0:0] tmp_164_fu_2054_p2;
wire   [0:0] tmp_172_fu_2059_p2;
wire   [5:0] j_11_fu_2048_p2;
wire   [9:0] tmp_168_fu_2095_p3;
wire   [10:0] tmp_165_mid2_cast_fu_2092_p1;
wire   [10:0] tmp_184_cast_fu_2102_p1;
wire   [11:0] p_shl_cast_fu_2122_p3;
wire   [11:0] tmp_188_cast_fu_2119_p1;
wire  signed [11:0] tmp_156_mid2_cast_fu_2116_p1;
wire   [11:0] tmp_175_fu_2129_p2;
wire  signed [15:0] grp_fu_2172_p0;
wire  signed [15:0] grp_fu_2172_p1;
reg    grp_fu_1820_ce;
reg    grp_fu_2172_ce;
wire    ap_CS_fsm_state9;
reg    grp_fu_2178_ce;
reg    grp_fu_2184_ce;
reg    grp_fu_2190_ce;
reg    grp_fu_2196_ce;
reg    grp_fu_2202_ce;
reg    grp_fu_2208_ce;
reg    grp_fu_2214_ce;
reg    grp_fu_2220_ce;
reg    grp_fu_2226_ce;
reg    grp_fu_2232_ce;
reg    grp_fu_2240_ce;
wire    ap_CS_fsm_state19;
reg   [27:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_472;
reg    ap_condition_456;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 28'd1;
#0 multiple_V_9 = 12'd0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
end

Conv_S_bias_V_6 #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
bias_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bias_V_9_address0),
    .ce0(bias_V_9_ce0),
    .we0(bias_V_9_we0),
    .d0(tmp_184_reg_3103),
    .q0(bias_V_9_q0)
);

Conv_2_B_V_1_0 #(
    .DataWidth( 12 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
B_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_0_address0),
    .ce0(B_V_1_0_ce0),
    .q0(B_V_1_0_q0),
    .address1(B_V_1_0_address1),
    .ce1(B_V_1_0_ce1),
    .we1(B_V_1_0_we1),
    .d1(tmp_181_reg_3087),
    .q1(B_V_1_0_q1)
);

Conv_2_B_V_1_0 #(
    .DataWidth( 12 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
B_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_1_address0),
    .ce0(B_V_1_1_ce0),
    .q0(B_V_1_1_q0),
    .address1(B_V_1_1_address1),
    .ce1(B_V_1_1_ce1),
    .we1(B_V_1_1_we1),
    .d1(tmp_181_reg_3087),
    .q1(B_V_1_1_q1)
);

Conv_2_B_V_1_0 #(
    .DataWidth( 12 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
B_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(B_V_1_2_address0),
    .ce0(B_V_1_2_ce0),
    .q0(B_V_1_2_q0),
    .address1(B_V_1_2_address1),
    .ce1(B_V_1_2_ce1),
    .we1(B_V_1_2_we1),
    .d1(tmp_181_reg_3087),
    .q1(B_V_1_2_q1)
);

Conv_2_A_V_1_2 #(
    .DataWidth( 12 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
A_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_2_address0),
    .ce0(A_V_1_2_ce0),
    .q0(A_V_1_2_q0),
    .address1(A_V_1_2_address1),
    .ce1(A_V_1_2_ce1),
    .we1(A_V_1_2_we1),
    .d1(tmp_192_reg_2385),
    .q1(A_V_1_2_q1)
);

Conv_2_A_V_1_2 #(
    .DataWidth( 12 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
A_V_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_3_address0),
    .ce0(A_V_1_3_ce0),
    .q0(A_V_1_3_q0),
    .address1(A_V_1_3_address1),
    .ce1(A_V_1_3_ce1),
    .we1(A_V_1_3_we1),
    .d1(tmp_192_reg_2385),
    .q1(A_V_1_3_q1)
);

Conv_2_A_V_1_2 #(
    .DataWidth( 12 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
A_V_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_4_address0),
    .ce0(A_V_1_4_ce0),
    .q0(A_V_1_4_q0),
    .address1(A_V_1_4_address1),
    .ce1(A_V_1_4_ce1),
    .we1(A_V_1_4_we1),
    .d1(tmp_192_reg_2385),
    .q1(A_V_1_4_q1)
);

Conv_2_A_V_1_2 #(
    .DataWidth( 12 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
A_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_1_address0),
    .ce0(A_V_1_1_ce0),
    .q0(A_V_1_1_q0),
    .address1(A_V_1_1_address1),
    .ce1(A_V_1_1_ce1),
    .we1(A_V_1_1_we1),
    .d1(tmp_192_reg_2385),
    .q1(A_V_1_1_q1)
);

Conv_2_A_V_1_2 #(
    .DataWidth( 12 ),
    .AddressRange( 160 ),
    .AddressWidth( 8 ))
A_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_V_1_0_address0),
    .ce0(A_V_1_0_ce0),
    .q0(A_V_1_0_q0),
    .address1(A_V_1_0_address1),
    .ce1(A_V_1_0_ce1),
    .we1(A_V_1_0_we1),
    .d1(tmp_192_reg_2385),
    .q1(A_V_1_0_q1)
);

ultra_mul_32s_32sbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
ultra_mul_32s_32sbkb_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp9_reg_2303),
    .din1(tmp8_reg_2298),
    .ce(1'b1),
    .dout(grp_fu_1038_p2)
);

ultra_mul_35ns_33dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 67 ))
ultra_mul_35ns_33dEe_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1820_p0),
    .din1(r_V_s_reg_2949),
    .ce(grp_fu_1820_ce),
    .dout(grp_fu_1820_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2172_p0),
    .din1(grp_fu_2172_p1),
    .ce(grp_fu_2172_ce),
    .dout(grp_fu_2172_p2)
);

ultra_mul_mul_16scud #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
ultra_mul_mul_16scud_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_V_117_reg_2263),
    .din1(tmp_V_121_reg_2268),
    .ce(grp_fu_2178_ce),
    .dout(grp_fu_2178_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_746),
    .din1(reg_978),
    .ce(grp_fu_2184_ce),
    .dout(grp_fu_2184_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_982),
    .din1(ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_757),
    .ce(grp_fu_2190_ce),
    .dout(grp_fu_2190_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_768),
    .din1(reg_986),
    .ce(grp_fu_2196_ce),
    .dout(grp_fu_2196_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_779),
    .din1(B_V_1_0_load_1_reg_2698),
    .ce(grp_fu_2202_ce),
    .dout(grp_fu_2202_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_802),
    .din1(B_V_1_1_load_2_reg_2713),
    .ce(grp_fu_2208_ce),
    .dout(grp_fu_2208_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_813),
    .din1(reg_982),
    .ce(grp_fu_2214_ce),
    .dout(grp_fu_2214_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(A_V_1_load_1_2_phi_reg_790),
    .din1(B_V_1_2_load_1_reg_2703),
    .ce(grp_fu_2220_ce),
    .dout(grp_fu_2220_p2)
);

ultra_mul_mul_12seOg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
ultra_mul_mul_12seOg_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_824),
    .din1(reg_978),
    .ce(grp_fu_2226_ce),
    .dout(grp_fu_2226_p2)
);

ultra_mac_muladd_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
ultra_mac_muladd_fYi_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_835),
    .din1(reg_986),
    .din2(r_V_18_2_1_reg_2833),
    .ce(grp_fu_2232_ce),
    .dout(grp_fu_2232_p3)
);

ultra_mul_mul_12sg8j #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 33 ))
ultra_mul_mul_12sg8j_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(multiple_V_9),
    .din1(tmp_176_reg_2934),
    .ce(grp_fu_2240_ce),
    .dout(grp_fu_2240_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state19)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state17) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state21) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_157_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state21)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state21);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if (((tmp_157_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state26) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state26)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state26);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end else if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_enable_reg_pp2_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state56) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state56)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state56);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp3_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state63) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state62)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state63)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state63);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state62)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_456)) begin
        if ((1'b1 == ap_condition_472)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_746 <= reg_946;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_746 <= reg_940;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_746 <= A_V_1_0_load_reg_2678;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_0_phi_reg_746 <= ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_746;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_456)) begin
        if ((1'b1 == ap_condition_472)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_757 <= reg_953;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_757 <= reg_946;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_757 <= reg_940;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_1_phi_reg_757 <= ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_757;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_456)) begin
        if ((1'b1 == ap_condition_472)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_768 <= A_V_1_4_load_reg_2683;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_768 <= reg_953;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_768 <= reg_946;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_0_2_phi_reg_768 <= ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_768;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_456)) begin
        if ((1'b1 == ap_condition_472)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_779 <= reg_965;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_779 <= reg_959;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_779 <= A_V_1_0_load_1_reg_2688;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_0_phi_reg_779 <= ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_779;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2464_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2464_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_813 <= reg_1003;
    end else if (((ib_mid2_reg_2464_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_813 <= reg_990;
    end else if (((ib_mid2_reg_2464_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_813 <= reg_997;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_1_1_phi_reg_813 <= ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_813;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_456)) begin
        if ((1'b1 == ap_condition_472)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_790 <= A_V_1_4_load_1_reg_2693;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_790 <= reg_972;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_790 <= reg_965;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_790 <= ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_790;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2464_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2464_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_824 <= reg_990;
    end else if (((ib_mid2_reg_2464_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_824 <= reg_997;
    end else if (((ib_mid2_reg_2464_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_824 <= A_V_1_0_load_2_reg_2708;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_0_phi_reg_824 <= ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_824;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_456)) begin
        if ((1'b1 == ap_condition_472)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_802 <= reg_972;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_802 <= reg_965;
        end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_802 <= reg_959;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter3_A_V_1_load_2_1_phi_reg_802 <= ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2464_pp2_iter2_reg == 3'd2) & ~(ib_mid2_reg_2464_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_835 <= A_V_1_4_load_2_reg_2718;
    end else if (((ib_mid2_reg_2464_pp2_iter2_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_835 <= reg_1003;
    end else if (((ib_mid2_reg_2464_pp2_iter2_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_835 <= reg_990;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_A_V_1_load_2_2_phi_reg_835 <= ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_835;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        i1_reg_928 <= 5'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3094 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i1_reg_928 <= i_21_reg_3098;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        i20_reg_916 <= i_22_reg_3062;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i20_reg_916 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        i3_reg_642 <= i_3_reg_2375;
    end else if (((tmp_157_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        i3_reg_642 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i4_reg_710 <= 5'd0;
    end else if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i4_reg_710 <= tmp_174_mid2_reg_2502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_158_fu_1050_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i8_reg_574 <= i_fu_1055_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        i8_reg_574 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ia_reg_665 <= 3'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ia_reg_665 <= tmp_230_1_mid2_reg_2453;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ib_reg_688 <= 3'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ib_reg_688 <= ib_mid2_reg_2464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_fu_1076_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten10_reg_619 <= indvar_flatten_next1_7_fu_1100_p3;
    end else if (((tmp_157_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        indvar_flatten10_reg_619 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten11_reg_654 <= 13'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten11_reg_654 <= indvar_flatten_next2_1_reg_2409;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten12_reg_677 <= 12'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten12_reg_677 <= indvar_flatten_next2_reg_2497;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        indvar_flatten13_reg_699 <= 11'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten13_reg_699 <= indvar_flatten_next1_9_reg_2492;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1897_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten7_reg_846 <= indvar_flatten_next1_6_fu_1903_p2;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten7_reg_846 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1897_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten8_reg_869 <= indvar_flatten_next1_fu_1921_p3;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten8_reg_869 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_fu_1076_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten9_reg_596 <= indvar_flatten_next1_8_fu_1082_p2;
    end else if (((tmp_157_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        indvar_flatten9_reg_596 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        indvar_flatten_reg_892 <= indvar_flatten_next_fu_2086_p3;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        indvar_flatten_reg_892 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        j2_reg_607 <= tmp_164_mid2_v_reg_2358;
    end else if (((tmp_157_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        j2_reg_607 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        j5_reg_734 <= 6'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j5_reg_734 <= j_2_reg_2486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        j_reg_904 <= tmp_165_mid2_reg_3056;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        j_reg_904 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        k_reg_630 <= k_mid2_reg_2370;
    end else if (((tmp_157_fu_1065_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        k_reg_630 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter2_reg == 1'd0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ka_reg_857 <= tmp_156_mid2_v_v_reg_3045;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ka_reg_857 <= 3'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        kb_reg_880 <= kb_mid2_reg_3035;
    end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        kb_reg_880 <= 3'd2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_153_fu_1014_p2 == 1'd1) & (tmp_s_fu_1009_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        num_img_reg_585 <= 15'd0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        num_img_reg_585 <= num_img_7_reg_2331;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_7_reg_722 <= 32'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        p_7_reg_722 <= buf_V_7_2_2_reg_2903;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        A_V_1_0_addr_3_reg_2543 <= tmp_207_cast_fu_1505_p1;
        A_V_1_1_addr_2_reg_2553 <= tmp_206_cast_fu_1497_p1;
        A_V_1_1_addr_3_reg_2559 <= tmp_207_cast_fu_1505_p1;
        A_V_1_2_addr_2_reg_2570 <= tmp_206_cast_fu_1497_p1;
        A_V_1_2_addr_3_reg_2576 <= tmp_207_cast_fu_1505_p1;
        A_V_1_3_addr_2_reg_2587 <= tmp_206_cast_fu_1497_p1;
        A_V_1_3_addr_3_reg_2593 <= tmp_207_cast_fu_1505_p1;
        A_V_1_4_addr_3_reg_2609 <= tmp_207_cast_fu_1505_p1;
        ifzero_reg_2629 <= ifzero_fu_1537_p2;
        tmp_206_reg_2614 <= tmp_206_fu_1520_p2;
        tmp_207_reg_2619 <= tmp_207_fu_1525_p2;
        tmp_208_reg_2624 <= tmp_208_fu_1531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_0_load_1_reg_2688 <= A_V_1_0_q1;
        A_V_1_0_load_reg_2678 <= A_V_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_0_load_2_reg_2708 <= A_V_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_4_load_1_reg_2693 <= A_V_1_4_q1;
        A_V_1_4_load_reg_2683 <= A_V_1_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        A_V_1_4_load_2_reg_2718 <= A_V_1_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_load_1_2_phi_reg_790 <= ap_phi_reg_pp2_iter3_A_V_1_load_1_2_phi_reg_790;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_0_addr_3_reg_2643 <= tmp_212_cast_fu_1554_p1;
        B_V_1_1_addr_2_reg_2653 <= tmp_211_cast_fu_1548_p1;
        B_V_1_2_addr_3_reg_2673 <= tmp_212_cast_fu_1554_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        B_V_1_0_load_1_reg_2698 <= B_V_1_0_q1;
        B_V_1_1_load_2_reg_2713 <= B_V_1_1_q1;
        B_V_1_2_load_1_reg_2703 <= B_V_1_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        KER_bound_reg_2313 <= KER_bound_fu_1042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2629_pp2_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        Outbuf_V_reg_2980 <= Outbuf_V_fu_1889_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_746 <= ap_phi_reg_pp2_iter0_A_V_1_load_0_0_phi_reg_746;
        ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_757 <= ap_phi_reg_pp2_iter0_A_V_1_load_0_1_phi_reg_757;
        ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_768 <= ap_phi_reg_pp2_iter0_A_V_1_load_0_2_phi_reg_768;
        ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_779 <= ap_phi_reg_pp2_iter0_A_V_1_load_1_0_phi_reg_779;
        ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_813 <= ap_phi_reg_pp2_iter0_A_V_1_load_1_1_phi_reg_813;
        ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_790 <= ap_phi_reg_pp2_iter0_A_V_1_load_1_2_phi_reg_790;
        ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_824 <= ap_phi_reg_pp2_iter0_A_V_1_load_2_0_phi_reg_824;
        ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_802 <= ap_phi_reg_pp2_iter0_A_V_1_load_2_1_phi_reg_802;
        ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_835 <= ap_phi_reg_pp2_iter0_A_V_1_load_2_2_phi_reg_835;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ap_phi_reg_pp2_iter2_A_V_1_load_0_0_phi_reg_746 <= ap_phi_reg_pp2_iter1_A_V_1_load_0_0_phi_reg_746;
        ap_phi_reg_pp2_iter2_A_V_1_load_0_1_phi_reg_757 <= ap_phi_reg_pp2_iter1_A_V_1_load_0_1_phi_reg_757;
        ap_phi_reg_pp2_iter2_A_V_1_load_0_2_phi_reg_768 <= ap_phi_reg_pp2_iter1_A_V_1_load_0_2_phi_reg_768;
        ap_phi_reg_pp2_iter2_A_V_1_load_1_0_phi_reg_779 <= ap_phi_reg_pp2_iter1_A_V_1_load_1_0_phi_reg_779;
        ap_phi_reg_pp2_iter2_A_V_1_load_1_1_phi_reg_813 <= ap_phi_reg_pp2_iter1_A_V_1_load_1_1_phi_reg_813;
        ap_phi_reg_pp2_iter2_A_V_1_load_1_2_phi_reg_790 <= ap_phi_reg_pp2_iter1_A_V_1_load_1_2_phi_reg_790;
        ap_phi_reg_pp2_iter2_A_V_1_load_2_0_phi_reg_824 <= ap_phi_reg_pp2_iter1_A_V_1_load_2_0_phi_reg_824;
        ap_phi_reg_pp2_iter2_A_V_1_load_2_1_phi_reg_802 <= ap_phi_reg_pp2_iter1_A_V_1_load_2_1_phi_reg_802;
        ap_phi_reg_pp2_iter2_A_V_1_load_2_2_phi_reg_835 <= ap_phi_reg_pp2_iter1_A_V_1_load_2_2_phi_reg_835;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2629_pp2_iter5_reg == 1'd1) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        bias_V_9_load_reg_2909 <= bias_V_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        buf_V_7_2_2_reg_2903 <= buf_V_7_2_2_fu_1726_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_fu_1231_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond10_mid1_reg_2437 <= exitcond10_mid1_fu_1299_p2;
        exitcond_flatten19_reg_2414 <= exitcond_flatten19_fu_1243_p2;
        exitcond_flatten65_m_reg_2430 <= exitcond_flatten65_m_fu_1281_p2;
        ib_mid_reg_2424 <= ib_mid_fu_1249_p3;
        indvar_flatten63_op_reg_2443 <= indvar_flatten63_op_fu_1305_p2;
        indvar_flatten78_op_reg_2448 <= indvar_flatten78_op_fu_1311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_fu_1897_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten14_reg_2994 <= exitcond_flatten14_fu_1909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten14_reg_2994_pp3_iter1_reg <= exitcond_flatten14_reg_2994;
        exitcond_flatten_reg_2985 <= exitcond_flatten_fu_1897_p2;
        exitcond_flatten_reg_2985_pp3_iter1_reg <= exitcond_flatten_reg_2985;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond_flatten15_reg_3015 <= exitcond_flatten15_fu_1952_p2;
        exitcond_flatten_mid_reg_3020 <= exitcond_flatten_mid_fu_1958_p2;
        indvar_flatten_op_reg_3040 <= indvar_flatten_op_fu_1995_p2;
        kb_t_mid2_reg_3031 <= kb_t_mid2_fu_1979_p3;
        not_exitcond_flatten_reg_3010 <= not_exitcond_flatten_fu_1947_p2;
        tmp_163_reg_3025 <= tmp_163_fu_1970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten16_reg_2336 <= exitcond_flatten16_fu_1076_p2;
        exitcond_flatten16_reg_2336_pp1_iter1_reg <= exitcond_flatten16_reg_2336;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_fu_1076_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond_flatten17_reg_2345 <= exitcond_flatten17_fu_1088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten18_reg_2405 <= exitcond_flatten18_fu_1231_p2;
        exitcond_flatten18_reg_2405_pp2_iter1_reg <= exitcond_flatten18_reg_2405;
        exitcond_flatten18_reg_2405_pp2_iter2_reg <= exitcond_flatten18_reg_2405_pp2_iter1_reg;
        exitcond_flatten18_reg_2405_pp2_iter3_reg <= exitcond_flatten18_reg_2405_pp2_iter2_reg;
        exitcond_flatten18_reg_2405_pp2_iter4_reg <= exitcond_flatten18_reg_2405_pp2_iter3_reg;
        exitcond_flatten18_reg_2405_pp2_iter5_reg <= exitcond_flatten18_reg_2405_pp2_iter4_reg;
        exitcond_flatten18_reg_2405_pp2_iter6_reg <= exitcond_flatten18_reg_2405_pp2_iter5_reg;
        ia_2_reg_2399 <= ia_2_fu_1225_p2;
        tmp_166_reg_2394 <= tmp_166_fu_1219_p2;
        tmp_174_mid2_reg_2502_pp2_iter2_reg <= tmp_174_mid2_reg_2502;
        tmp_174_mid2_reg_2502_pp2_iter3_reg <= tmp_174_mid2_reg_2502_pp2_iter2_reg;
        tmp_174_mid2_reg_2502_pp2_iter4_reg <= tmp_174_mid2_reg_2502_pp2_iter3_reg;
        tmp_174_mid2_reg_2502_pp2_iter5_reg <= tmp_174_mid2_reg_2502_pp2_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        exitcond_flatten_reg_2985_pp3_iter2_reg <= exitcond_flatten_reg_2985_pp3_iter1_reg;
        exitcond_flatten_reg_2985_pp3_iter3_reg <= exitcond_flatten_reg_2985_pp3_iter2_reg;
        kb_t_mid2_reg_3031_pp3_iter2_reg <= kb_t_mid2_reg_3031;
        kb_t_mid2_reg_3031_pp3_iter3_reg <= kb_t_mid2_reg_3031_pp3_iter2_reg;
        kb_t_mid2_reg_3031_pp3_iter4_reg <= kb_t_mid2_reg_3031_pp3_iter3_reg;
        tmp_156_mid2_v_v_reg_3045_pp3_iter3_reg <= tmp_156_mid2_v_v_reg_3045;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond_reg_3094 <= exitcond_fu_2151_p2;
        exitcond_reg_3094_pp4_iter1_reg <= exitcond_reg_3094;
        i1_reg_928_pp4_iter1_reg <= i1_reg_928;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter1_reg == 1'd0))) begin
        i28_mid2_reg_3051 <= i28_mid2_fu_2064_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_reg_2336 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i3_mid2_reg_2364 <= i3_mid2_fu_1156_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i4_mid_reg_2459 <= i4_mid_fu_1332_p3;
        j5_mid2_reg_2479 <= j5_mid2_fu_1361_p3;
        tmp_195_reg_2474 <= tmp_195_fu_1356_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        i_21_reg_3098 <= i_21_fu_2157_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        i_22_reg_3062 <= i_22_fu_2080_p2;
        tmp_156_mid2_v_v_reg_3045 <= tmp_156_mid2_v_v_fu_2007_p3;
        tmp_165_mid2_reg_3056 <= tmp_165_mid2_fu_2072_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond10_mid1_reg_2437 == 1'd1) & (exitcond_flatten18_reg_2405 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        i_23_reg_2469 <= i_23_fu_1346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_reg_2336 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_3_reg_2375 <= i_3_fu_1172_p2;
        k_mid2_reg_2370 <= k_mid2_fu_1164_p3;
        tmp_164_mid2_v_reg_2358 <= tmp_164_mid2_v_fu_1121_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ib_mid2_reg_2464 <= ib_mid2_fu_1340_p3;
        indvar_flatten_next1_9_reg_2492 <= indvar_flatten_next1_9_fu_1375_p3;
        indvar_flatten_next2_reg_2497 <= indvar_flatten_next2_fu_1382_p3;
        j_2_reg_2486 <= j_2_fu_1369_p2;
        tmp_230_1_mid2_reg_2453 <= tmp_230_1_mid2_fu_1317_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        ib_mid2_reg_2464_pp2_iter1_reg <= ib_mid2_reg_2464;
        ib_mid2_reg_2464_pp2_iter2_reg <= ib_mid2_reg_2464_pp2_iter1_reg;
        ifzero_reg_2629_pp2_iter10_reg <= ifzero_reg_2629_pp2_iter9_reg;
        ifzero_reg_2629_pp2_iter11_reg <= ifzero_reg_2629_pp2_iter10_reg;
        ifzero_reg_2629_pp2_iter12_reg <= ifzero_reg_2629_pp2_iter11_reg;
        ifzero_reg_2629_pp2_iter13_reg <= ifzero_reg_2629_pp2_iter12_reg;
        ifzero_reg_2629_pp2_iter2_reg <= ifzero_reg_2629;
        ifzero_reg_2629_pp2_iter3_reg <= ifzero_reg_2629_pp2_iter2_reg;
        ifzero_reg_2629_pp2_iter4_reg <= ifzero_reg_2629_pp2_iter3_reg;
        ifzero_reg_2629_pp2_iter5_reg <= ifzero_reg_2629_pp2_iter4_reg;
        ifzero_reg_2629_pp2_iter6_reg <= ifzero_reg_2629_pp2_iter5_reg;
        ifzero_reg_2629_pp2_iter7_reg <= ifzero_reg_2629_pp2_iter6_reg;
        ifzero_reg_2629_pp2_iter8_reg <= ifzero_reg_2629_pp2_iter7_reg;
        ifzero_reg_2629_pp2_iter9_reg <= ifzero_reg_2629_pp2_iter8_reg;
        tmp_195_reg_2474_pp2_iter1_reg <= tmp_195_reg_2474;
        tmp_195_reg_2474_pp2_iter2_reg <= tmp_195_reg_2474_pp2_iter1_reg;
        tmp_195_reg_2474_pp2_iter3_reg <= tmp_195_reg_2474_pp2_iter2_reg;
        tmp_195_reg_2474_pp2_iter4_reg <= tmp_195_reg_2474_pp2_iter3_reg;
        tmp_195_reg_2474_pp2_iter5_reg <= tmp_195_reg_2474_pp2_iter4_reg;
        tmp_210_reg_2954_pp2_iter10_reg <= tmp_210_reg_2954;
        tmp_210_reg_2954_pp2_iter11_reg <= tmp_210_reg_2954_pp2_iter10_reg;
        tmp_210_reg_2954_pp2_iter12_reg <= tmp_210_reg_2954_pp2_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten_next2_1_reg_2409 <= indvar_flatten_next2_1_fu_1237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        k_mid2_reg_2370_pp1_iter2_reg <= k_mid2_reg_2370;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        kb_mid2_reg_3035 <= kb_mid2_fu_1987_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_153_fu_1014_p2 == 1'd0) & (tmp_s_fu_1009_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        lhs_V_reg_2281 <= lhs_V_fu_1019_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2629_pp2_iter11_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        mul_reg_2965 <= grp_fu_1820_p2;
        tmp_213_reg_2970 <= {{grp_fu_1820_p2[66:38]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        multiple_V_9 <= tmp_167_fu_1028_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_210_reg_2954_pp2_iter12_reg == 1'd1) & (ifzero_reg_2629_pp2_iter12_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        neg_mul_reg_2975 <= neg_mul_fu_1836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        num_img_7_reg_2331 <= num_img_7_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        p_7_mid2_reg_2888 <= p_7_mid2_fu_1700_p3;
        tmp_187_reg_2893 <= tmp_187_fu_1717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_s_reg_2308 <= grp_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_V_18_0_1_reg_2818 <= grp_fu_2190_p2;
        r_V_18_0_2_reg_2823 <= grp_fu_2196_p2;
        r_V_18_1_reg_2828 <= grp_fu_2202_p2;
        r_V_18_2_1_reg_2833 <= grp_fu_2208_p2;
        r_V_3_reg_2813 <= grp_fu_2184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_V_18_1_1_reg_2838 <= grp_fu_2214_p2;
        r_V_18_1_2_reg_2843 <= grp_fu_2220_p2;
        r_V_18_2_reg_2848 <= grp_fu_2226_p2;
        tmp2_reg_2853 <= tmp2_fu_1644_p2;
        tmp3_reg_2858 <= tmp3_fu_1650_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2629_pp2_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        r_V_reg_2914 <= r_V_fu_1734_p2;
        tmp_185_reg_2924 <= {{r_V_fu_1734_p2[31:12]}};
        tmp_209_reg_2919 <= r_V_fu_1734_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ifzero_reg_2629_pp2_iter8_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        r_V_s_reg_2949 <= grp_fu_2240_p2;
        tmp_210_reg_2954 <= grp_fu_2240_p2[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_1003 <= A_V_1_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_940 <= A_V_1_1_q0;
        reg_959 <= A_V_1_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_946 <= A_V_1_2_q0;
        reg_965 <= A_V_1_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_953 <= A_V_1_3_q0;
        reg_972 <= A_V_1_3_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (ap_enable_reg_pp2_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        reg_978 <= B_V_1_0_q0;
        reg_982 <= B_V_1_1_q0;
        reg_986 <= B_V_1_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_990 <= A_V_1_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)))) begin
        reg_997 <= A_V_1_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp1_reg_2868 <= tmp1_fu_1671_p2;
        tmp5_reg_2873 <= tmp5_fu_1677_p2;
        tmp6_reg_2878 <= tmp6_fu_1683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp4_reg_2883 <= tmp4_fu_1694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter4_reg == 1'd0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp7_reg_2863 <= grp_fu_2232_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp8_reg_2298 <= grp_fu_2172_p2;
        tmp9_reg_2303 <= grp_fu_2178_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_158_reg_2318 <= tmp_158_fu_1050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter2_reg == 1'd0))) begin
        tmp_173_reg_3072 <= tmp_173_fu_2106_p2;
        tmp_174_reg_3077 <= tmp_174_fu_2112_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_174_mid2_reg_2502 <= tmp_174_mid2_fu_1417_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2629_pp2_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_176_reg_2934 <= tmp_176_fu_1792_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0))) begin
        tmp_180_reg_3082 <= tmp_180_fu_2135_p2;
        tmp_181_reg_3087 <= tmp_181_fu_2141_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (tmp_209_reg_2919 == 1'd1) & (ifzero_reg_2629_pp2_iter6_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        tmp_182_reg_2929 <= {{p_neg_fu_1757_p2[31:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3094 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        tmp_184_reg_3103 <= tmp_184_fu_2163_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0))) begin
        tmp_191_reg_2380 <= tmp_191_fu_1201_p2;
        tmp_192_reg_2385 <= tmp_192_fu_1207_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        tmp_200_reg_2508 <= tmp_200_fu_1457_p2;
        tmp_201_reg_2513 <= tmp_201_fu_1463_p2;
        tmp_202_reg_2518 <= tmp_202_fu_1469_p2;
        tmp_204_reg_2523 <= tmp_204_fu_1481_p1;
        tmp_205_reg_2528 <= tmp_205_fu_1485_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_V_113_reg_2253 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_V_115_reg_2258 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_117_reg_2263 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_V_121_reg_2268 <= stream_in_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_V_reg_2247 <= stream_in_V_V_dout;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_0_address0 = A_V_1_0_addr_3_reg_2543;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_0_address0 = tmp_205_cast_fu_1489_p1;
    end else begin
        A_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_0_address1 = tmp_206_cast_fu_1497_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_0_address1 = tmp_196_cast_fu_1211_p1;
    end else begin
        A_V_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_1_0_ce0 = 1'b1;
    end else begin
        A_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_1_0_ce1 = 1'b1;
    end else begin
        A_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((k_mid2_reg_2370_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_0_we1 = 1'b1;
    end else begin
        A_V_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_1_address0 = A_V_1_1_addr_3_reg_2559;
    end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_1_address0 = A_V_1_1_addr_2_reg_2553;
    end else if ((((ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_1_1_address0 = tmp_205_cast_fu_1489_p1;
    end else begin
        A_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_1_address1 = tmp_207_cast_fu_1505_p1;
    end else if (((ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_1_address1 = tmp_206_cast_fu_1497_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_1_address1 = tmp_196_cast_fu_1211_p1;
    end else begin
        A_V_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_1_1_ce0 = 1'b1;
    end else begin
        A_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_1_1_ce1 = 1'b1;
    end else begin
        A_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2370_pp1_iter2_reg == 3'd1) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_1_we1 = 1'b1;
    end else begin
        A_V_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_1_2_address0 = A_V_1_2_addr_3_reg_2576;
    end else if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_2_address0 = A_V_1_2_addr_2_reg_2570;
    end else if ((((ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | (~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_1_2_address0 = tmp_205_cast_fu_1489_p1;
    end else begin
        A_V_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_2_address1 = tmp_207_cast_fu_1505_p1;
    end else if (((~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_1_2_address1 = tmp_206_cast_fu_1497_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_2_address1 = tmp_196_cast_fu_1211_p1;
    end else begin
        A_V_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_1_2_ce0 = 1'b1;
    end else begin
        A_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_1_2_ce1 = 1'b1;
    end else begin
        A_V_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (k_mid2_reg_2370_pp1_iter2_reg == 3'd2) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_2_we1 = 1'b1;
    end else begin
        A_V_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_3_address0 = A_V_1_3_addr_3_reg_2593;
    end else if ((~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_3_address0 = A_V_1_3_addr_2_reg_2587;
    end else if ((((ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | (~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        A_V_1_3_address0 = tmp_205_cast_fu_1489_p1;
    end else begin
        A_V_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_3_address1 = tmp_207_cast_fu_1505_p1;
    end else if (((ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_3_address1 = tmp_206_cast_fu_1497_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_3_address1 = tmp_196_cast_fu_1211_p1;
    end else begin
        A_V_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_1_3_ce0 = 1'b1;
    end else begin
        A_V_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ib_mid2_reg_2464 == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | (~(ib_mid2_reg_2464 == 3'd2) & ~(ib_mid2_reg_2464 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_1_3_ce1 = 1'b1;
    end else begin
        A_V_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((k_mid2_reg_2370_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_3_we1 = 1'b1;
    end else begin
        A_V_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        A_V_1_4_address0 = A_V_1_4_addr_3_reg_2609;
    end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_4_address0 = tmp_205_cast_fu_1489_p1;
    end else begin
        A_V_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        A_V_1_4_address1 = tmp_206_cast_fu_1497_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_4_address1 = tmp_196_cast_fu_1211_p1;
    end else begin
        A_V_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        A_V_1_4_ce0 = 1'b1;
    end else begin
        A_V_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
        A_V_1_4_ce1 = 1'b1;
    end else begin
        A_V_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(k_mid2_reg_2370_pp1_iter2_reg == 3'd0) & ~(k_mid2_reg_2370_pp1_iter2_reg == 3'd1) & ~(k_mid2_reg_2370_pp1_iter2_reg == 3'd2) & ~(k_mid2_reg_2370_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        A_V_1_4_we1 = 1'b1;
    end else begin
        A_V_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            B_V_1_0_address0 = B_V_1_0_addr_3_reg_2643;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            B_V_1_0_address0 = tmp_210_cast_fu_1542_p1;
        end else begin
            B_V_1_0_address0 = 'bx;
        end
    end else begin
        B_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_1_0_address1 = tmp_191_cast_fu_2145_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_0_address1 = tmp_211_cast_fu_1548_p1;
    end else begin
        B_V_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_1_0_ce0 = 1'b1;
    end else begin
        B_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_1_0_ce1 = 1'b1;
    end else begin
        B_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1) & (kb_t_mid2_reg_3031_pp3_iter4_reg == 2'd0))) begin
        B_V_1_0_we1 = 1'b1;
    end else begin
        B_V_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            B_V_1_1_address0 = B_V_1_1_addr_2_reg_2653;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            B_V_1_1_address0 = tmp_210_cast_fu_1542_p1;
        end else begin
            B_V_1_1_address0 = 'bx;
        end
    end else begin
        B_V_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_1_1_address1 = tmp_191_cast_fu_2145_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_1_address1 = tmp_212_cast_fu_1554_p1;
    end else begin
        B_V_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_1_1_ce0 = 1'b1;
    end else begin
        B_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_1_1_ce1 = 1'b1;
    end else begin
        B_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1) & (kb_t_mid2_reg_3031_pp3_iter4_reg == 2'd1))) begin
        B_V_1_1_we1 = 1'b1;
    end else begin
        B_V_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp2_iter2 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
            B_V_1_2_address0 = B_V_1_2_addr_3_reg_2673;
        end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            B_V_1_2_address0 = tmp_210_cast_fu_1542_p1;
        end else begin
            B_V_1_2_address0 = 'bx;
        end
    end else begin
        B_V_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_1_2_address1 = tmp_191_cast_fu_2145_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        B_V_1_2_address1 = tmp_211_cast_fu_1548_p1;
    end else begin
        B_V_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_1_2_ce0 = 1'b1;
    end else begin
        B_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        B_V_1_2_ce1 = 1'b1;
    end else begin
        B_V_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(kb_t_mid2_reg_3031_pp3_iter4_reg == 2'd1) & ~(kb_t_mid2_reg_3031_pp3_iter4_reg == 2'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter5 == 1'b1))) begin
        B_V_1_2_we1 = 1'b1;
    end else begin
        B_V_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_158_fu_1050_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten16_fu_1076_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state21 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state21 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten18_fu_1231_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_1897_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state56 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state56 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_2151_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state63 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state63 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3094 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_i1_phi_fu_932_p4 = i_21_reg_3098;
    end else begin
        ap_phi_mux_i1_phi_fu_932_p4 = i1_reg_928;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2985_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_i20_phi_fu_920_p4 = i_22_reg_3062;
    end else begin
        ap_phi_mux_i20_phi_fu_920_p4 = i20_reg_916;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_i3_phi_fu_646_p4 = i_3_reg_2375;
    end else begin
        ap_phi_mux_i3_phi_fu_646_p4 = i3_reg_642;
    end
end

always @ (*) begin
    if (((exitcond_flatten18_reg_2405_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        ap_phi_mux_i4_phi_fu_714_p4 = tmp_174_mid2_reg_2502;
    end else begin
        ap_phi_mux_i4_phi_fu_714_p4 = i4_reg_710;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ia_phi_fu_669_p4 = tmp_230_1_mid2_reg_2453;
    end else begin
        ap_phi_mux_ia_phi_fu_669_p4 = ia_reg_665;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_ib_phi_fu_692_p4 = ib_mid2_reg_2464;
    end else begin
        ap_phi_mux_ib_phi_fu_692_p4 = ib_reg_688;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten11_phi_fu_658_p4 = indvar_flatten_next2_1_reg_2409;
    end else begin
        ap_phi_mux_indvar_flatten11_phi_fu_658_p4 = indvar_flatten11_reg_654;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten12_phi_fu_681_p4 = indvar_flatten_next2_reg_2497;
    end else begin
        ap_phi_mux_indvar_flatten12_phi_fu_681_p4 = indvar_flatten12_reg_677;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten13_phi_fu_703_p4 = indvar_flatten_next1_9_reg_2492;
    end else begin
        ap_phi_mux_indvar_flatten13_phi_fu_703_p4 = indvar_flatten13_reg_699;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2985_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_896_p4 = indvar_flatten_next_fu_2086_p3;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_896_p4 = indvar_flatten_reg_892;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_j2_phi_fu_611_p4 = tmp_164_mid2_v_reg_2358;
    end else begin
        ap_phi_mux_j2_phi_fu_611_p4 = j2_reg_607;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_j5_phi_fu_738_p4 = j_2_reg_2486;
    end else begin
        ap_phi_mux_j5_phi_fu_738_p4 = j5_reg_734;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2985_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_j_phi_fu_908_p4 = tmp_165_mid2_reg_3056;
    end else begin
        ap_phi_mux_j_phi_fu_908_p4 = j_reg_904;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ap_phi_mux_k_phi_fu_634_p4 = k_mid2_reg_2370;
    end else begin
        ap_phi_mux_k_phi_fu_634_p4 = k_reg_630;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2985_pp3_iter2_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter3 == 1'b1))) begin
        ap_phi_mux_ka_phi_fu_861_p4 = tmp_156_mid2_v_v_reg_3045;
    end else begin
        ap_phi_mux_ka_phi_fu_861_p4 = ka_reg_857;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_2985_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        ap_phi_mux_kb_phi_fu_884_p4 = kb_mid2_reg_3035;
    end else begin
        ap_phi_mux_kb_phi_fu_884_p4 = kb_reg_880;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten18_reg_2405_pp2_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter7 == 1'b1))) begin
        ap_phi_mux_p_7_phi_fu_726_p4 = buf_V_7_2_2_reg_2903;
    end else begin
        ap_phi_mux_p_7_phi_fu_726_p4 = p_7_reg_722;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_9_address0 = tmp_162_fu_2167_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        bias_V_9_address0 = tmp_174_mid2_cast_fu_1707_p1;
    end else begin
        bias_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        bias_V_9_ce0 = 1'b1;
    end else begin
        bias_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3094_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        bias_V_9_we0 = 1'b1;
    end else begin
        bias_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_1820_ce = 1'b1;
    end else begin
        grp_fu_1820_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_2172_ce = 1'b1;
    end else begin
        grp_fu_2172_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)))) begin
        grp_fu_2178_ce = 1'b1;
    end else begin
        grp_fu_2178_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2184_ce = 1'b1;
    end else begin
        grp_fu_2184_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2190_ce = 1'b1;
    end else begin
        grp_fu_2190_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2196_ce = 1'b1;
    end else begin
        grp_fu_2196_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2202_ce = 1'b1;
    end else begin
        grp_fu_2202_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2208_ce = 1'b1;
    end else begin
        grp_fu_2208_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2214_ce = 1'b1;
    end else begin
        grp_fu_2214_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2220_ce = 1'b1;
    end else begin
        grp_fu_2220_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2226_ce = 1'b1;
    end else begin
        grp_fu_2226_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2232_ce = 1'b1;
    end else begin
        grp_fu_2232_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_2240_ce = 1'b1;
    end else begin
        grp_fu_2240_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_158_reg_2318 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3094 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        stream_in_V_V_blk_n = stream_in_V_V_empty_n;
    end else begin
        stream_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_158_reg_2318 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3094 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_in_V_V_read = 1'b1;
    end else begin
        stream_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0) & (ifzero_reg_2629_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((tmp_158_reg_2318 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (exitcond_reg_3094 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter4 == 1'b1)))) begin
        stream_out_V_V_blk_n = stream_out_V_V_full_n;
    end else begin
        stream_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ifzero_reg_2629_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        stream_out_V_V_din = Outbuf_V_reg_2980;
    end else if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((tmp_158_reg_2318 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((exitcond_reg_3094 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_01001)) | ((exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_din = stream_in_V_V_dout;
    end else begin
        stream_out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ifzero_reg_2629_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_158_reg_2318 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (exitcond_reg_3094 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0) & (ap_enable_reg_pp3_iter4 == 1'b1)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3)) | (~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        stream_out_V_V_write = 1'b1;
    end else begin
        stream_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_s_fu_1009_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_153_fu_1014_p2 == 1'd1) & (tmp_s_fu_1009_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if ((~((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0)) & (tmp_153_fu_1014_p2 == 1'd0) & (tmp_s_fu_1009_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((tmp_158_fu_1050_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((tmp_158_fu_1050_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state20 : begin
            if (((tmp_157_fu_1065_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond_flatten16_fu_1076_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter1 == 1'b0) & (exitcond_flatten16_fu_1076_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten18_fu_1231_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if ((((ap_enable_reg_pp2_iter1 == 1'b0) & (exitcond_flatten18_fu_1231_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((exitcond_flatten_fu_1897_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)) & ~((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((exitcond_flatten_fu_1897_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0)) | ((ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((exitcond_fu_2151_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & ~((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter2 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((exitcond_fu_2151_p2 == 1'd1) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign KER_bound_fu_1042_p2 = ($signed(p_s_reg_2308) + $signed(lhs_V_reg_2281));

assign Outbuf_V_fu_1889_p3 = ((tmp_216_fu_1877_p3[0:0] === 1'b1) ? 16'd0 : tmp_217_fu_1885_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (tmp_158_reg_2318 == 1'd1)) | ((stream_in_V_V_empty_n == 1'b0) & (tmp_158_reg_2318 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (tmp_158_reg_2318 == 1'd1)) | ((stream_in_V_V_empty_n == 1'b0) & (tmp_158_reg_2318 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (tmp_158_reg_2318 == 1'd1)) | ((stream_in_V_V_empty_n == 1'b0) & (tmp_158_reg_2318 == 1'd1))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter2 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((stream_out_V_V_full_n == 1'b0) & (ifzero_reg_2629_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((stream_out_V_V_full_n == 1'b0) & (ifzero_reg_2629_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((stream_out_V_V_full_n == 1'b0) & (ifzero_reg_2629_pp2_iter13_reg == 1'd1) & (ap_enable_reg_pp2_iter14 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0))));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter4 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0))));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage0_01001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3094 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3094 == 1'd0))));
end

always @ (*) begin
    ap_block_pp4_stage0_11001 = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3094 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3094 == 1'd0))));
end

always @ (*) begin
    ap_block_pp4_stage0_subdone = ((ap_enable_reg_pp4_iter1 == 1'b1) & (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3094 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3094 == 1'd0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0) | (real_start == 1'b0));
end

assign ap_block_state17_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state18_pp0_stage0_iter1 = (((stream_out_V_V_full_n == 1'b0) & (tmp_158_reg_2318 == 1'd1)) | ((stream_in_V_V_empty_n == 1'b0) & (tmp_158_reg_2318 == 1'd1)));
end

always @ (*) begin
    ap_block_state2 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state21_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp1_stage0_iter2 = ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten16_reg_2336_pp1_iter1_reg == 1'd0));
end

assign ap_block_state24_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state30_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp2_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp2_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp2_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp2_stage1_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state40_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp2_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp2_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage1_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

assign ap_block_state50_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage1_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state54_pp2_stage0_iter14 = ((stream_out_V_V_full_n == 1'b0) & (ifzero_reg_2629_pp2_iter13_reg == 1'd1));
end

assign ap_block_state56_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state60_pp3_stage0_iter4 = (((stream_out_V_V_full_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_flatten_reg_2985_pp3_iter3_reg == 1'd0)));
end

assign ap_block_state61_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state64_pp4_stage0_iter1 = (((stream_out_V_V_full_n == 1'b0) & (exitcond_reg_3094 == 1'd0)) | ((stream_in_V_V_empty_n == 1'b0) & (exitcond_reg_3094 == 1'd0)));
end

assign ap_block_state65_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8 = ((stream_out_V_V_full_n == 1'b0) | (stream_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_456 = ((1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_472 = (~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd1) & ~(ib_mid2_reg_2464_pp2_iter1_reg == 3'd2) & (exitcond_flatten18_reg_2405_pp2_iter2_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_reg_pp2_iter0_A_V_1_load_0_0_phi_reg_746 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_0_1_phi_reg_757 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_0_2_phi_reg_768 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_1_0_phi_reg_779 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_1_1_phi_reg_813 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_1_2_phi_reg_790 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_2_0_phi_reg_824 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_2_1_phi_reg_802 = 'bx;

assign ap_phi_reg_pp2_iter0_A_V_1_load_2_2_phi_reg_835 = 'bx;

assign ap_ready = internal_ap_ready;

assign buf_V_7_2_2_fu_1726_p2 = ($signed(p_7_mid2_reg_2888) + $signed(p_cast_fu_1723_p1));

assign exitcond10_mid1_fu_1299_p2 = (not_exitcond_flatten_4_fu_1293_p2 & exitcond10_mid_fu_1269_p2);

assign exitcond10_mid_fu_1269_p2 = (not_exitcond_flatten_3_fu_1257_p2 & exitcond14_fu_1263_p2);

assign exitcond12_fu_2014_p2 = ((ap_phi_mux_i20_phi_fu_920_p4 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond13_fu_1133_p2 = ((ap_phi_mux_i3_phi_fu_646_p4 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond14_fu_1263_p2 = ((ap_phi_mux_j5_phi_fu_738_p4 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond6_mid1_fu_2042_p2 = (not_exitcond_flatten_5_fu_2037_p2 & exitcond6_mid_fu_2020_p2);

assign exitcond6_mid_fu_2020_p2 = (not_exitcond_flatten_reg_3010 & exitcond12_fu_2014_p2);

assign exitcond8_mid_fu_1139_p2 = (not_exitcond_flatten_2_fu_1128_p2 & exitcond13_fu_1133_p2);

assign exitcond_flatten14_fu_1909_p2 = ((indvar_flatten8_reg_869 == 12'd1536) ? 1'b1 : 1'b0);

assign exitcond_flatten15_fu_1952_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_896_p4 == 11'd512) ? 1'b1 : 1'b0);

assign exitcond_flatten16_fu_1076_p2 = ((indvar_flatten9_reg_596 == 10'd800) ? 1'b1 : 1'b0);

assign exitcond_flatten17_fu_1088_p2 = ((indvar_flatten10_reg_619 == 9'd160) ? 1'b1 : 1'b0);

assign exitcond_flatten18_fu_1231_p2 = ((ap_phi_mux_indvar_flatten11_phi_fu_658_p4 == 13'd4608) ? 1'b1 : 1'b0);

assign exitcond_flatten19_fu_1243_p2 = ((ap_phi_mux_indvar_flatten12_phi_fu_681_p4 == 12'd1536) ? 1'b1 : 1'b0);

assign exitcond_flatten20_fu_1275_p2 = ((ap_phi_mux_indvar_flatten13_phi_fu_703_p4 == 11'd512) ? 1'b1 : 1'b0);

assign exitcond_flatten65_m_fu_1281_p2 = (not_exitcond_flatten_3_fu_1257_p2 & exitcond_flatten20_fu_1275_p2);

assign exitcond_flatten65_n_fu_1287_p2 = (exitcond_flatten20_fu_1275_p2 ^ 1'd1);

assign exitcond_flatten_fu_1897_p2 = ((indvar_flatten7_reg_846 == 13'd4608) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_1958_p2 = (not_exitcond_flatten_fu_1947_p2 & exitcond_flatten15_fu_1952_p2);

assign exitcond_flatten_not_fu_2032_p2 = (exitcond_flatten15_reg_3015 ^ 1'd1);

assign exitcond_fu_2151_p2 = ((ap_phi_mux_i1_phi_fu_932_p4 == 5'd16) ? 1'b1 : 1'b0);

assign grp_fu_1820_p0 = 67'd13743895348;

assign grp_fu_2172_p0 = tmp_155_fu_1025_p1;

assign grp_fu_2172_p1 = tmp_155_fu_1025_p1;

assign i28_mid2_fu_2064_p3 = ((tmp_172_fu_2059_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_i20_phi_fu_920_p4);

assign i3_mid2_fu_1156_p3 = ((tmp_188_fu_1151_p2[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_i3_phi_fu_646_p4);

assign i4_mid_fu_1332_p3 = ((tmp_193_fu_1328_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_i4_phi_fu_714_p4);

assign i8_cast_fu_1046_p1 = i8_reg_574;

assign i_21_fu_2157_p2 = (ap_phi_mux_i1_phi_fu_932_p4 + 5'd1);

assign i_22_fu_2080_p2 = (i28_mid2_fu_2064_p3 + 5'd1);

assign i_23_fu_1346_p2 = (5'd1 + i4_mid_fu_1332_p3);

assign i_3_fu_1172_p2 = (i3_mid2_fu_1156_p3 + 6'd1);

assign i_fu_1055_p2 = (i8_reg_574 + 31'd1);

assign ia_2_fu_1225_p2 = (ap_phi_mux_ia_phi_fu_669_p4 + 3'd1);

assign ia_3_mid1_fu_1401_p2 = (3'd2 + ia_reg_665);

assign ib_2_fu_1323_p2 = (3'd1 + ib_mid_reg_2424);

assign ib_mid2_fu_1340_p3 = ((exitcond_flatten65_m_reg_2430[0:0] === 1'b1) ? ib_2_fu_1323_p2 : ib_mid_reg_2424);

assign ib_mid_fu_1249_p3 = ((exitcond_flatten19_fu_1243_p2[0:0] === 1'b1) ? 3'd1 : ap_phi_mux_ib_phi_fu_692_p4);

assign ifzero_fu_1537_p2 = ((j_2_reg_2486 == 6'd32) ? 1'b1 : 1'b0);

assign indvar_flatten13_op_fu_1915_p2 = (indvar_flatten8_reg_869 + 12'd1);

assign indvar_flatten44_op_fu_1094_p2 = (indvar_flatten10_reg_619 + 9'd1);

assign indvar_flatten63_op_fu_1305_p2 = (ap_phi_mux_indvar_flatten13_phi_fu_703_p4 + 11'd1);

assign indvar_flatten78_op_fu_1311_p2 = (ap_phi_mux_indvar_flatten12_phi_fu_681_p4 + 12'd1);

assign indvar_flatten_next1_6_fu_1903_p2 = (indvar_flatten7_reg_846 + 13'd1);

assign indvar_flatten_next1_7_fu_1100_p3 = ((exitcond_flatten17_fu_1088_p2[0:0] === 1'b1) ? 9'd1 : indvar_flatten44_op_fu_1094_p2);

assign indvar_flatten_next1_8_fu_1082_p2 = (indvar_flatten9_reg_596 + 10'd1);

assign indvar_flatten_next1_9_fu_1375_p3 = ((tmp_193_fu_1328_p2[0:0] === 1'b1) ? 11'd1 : indvar_flatten63_op_reg_2443);

assign indvar_flatten_next1_fu_1921_p3 = ((exitcond_flatten14_fu_1909_p2[0:0] === 1'b1) ? 12'd1 : indvar_flatten13_op_fu_1915_p2);

assign indvar_flatten_next2_1_fu_1237_p2 = (ap_phi_mux_indvar_flatten11_phi_fu_658_p4 + 13'd1);

assign indvar_flatten_next2_fu_1382_p3 = ((exitcond_flatten19_reg_2414[0:0] === 1'b1) ? 12'd1 : indvar_flatten78_op_reg_2448);

assign indvar_flatten_next_fu_2086_p3 = ((tmp_163_reg_3025[0:0] === 1'b1) ? 11'd1 : indvar_flatten_op_reg_3040);

assign indvar_flatten_op_fu_1995_p2 = (ap_phi_mux_indvar_flatten_phi_fu_896_p4 + 11'd1);

assign j5_mid2_fu_1361_p3 = ((tmp_195_fu_1356_p2[0:0] === 1'b1) ? 6'd0 : j5_reg_734);

assign j_11_fu_2048_p2 = (6'd1 + j_mid_fu_2025_p3);

assign j_1_fu_1108_p2 = (3'd1 + ap_phi_mux_j2_phi_fu_611_p4);

assign j_2_fu_1369_p2 = (j5_mid2_fu_1361_p3 + 6'd1);

assign j_mid_fu_2025_p3 = ((tmp_163_reg_3025[0:0] === 1'b1) ? 6'd0 : ap_phi_mux_j_phi_fu_908_p4);

assign k_5_fu_1145_p2 = (3'd1 + k_mid_fu_1114_p3);

assign k_mid2_fu_1164_p3 = ((exitcond8_mid_fu_1139_p2[0:0] === 1'b1) ? k_5_fu_1145_p2 : k_mid_fu_1114_p3);

assign k_mid_fu_1114_p3 = ((exitcond_flatten17_reg_2345[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_k_phi_fu_634_p4);

assign ka_4_fu_2001_p2 = ($signed(3'd7) + $signed(ap_phi_mux_ka_phi_fu_861_p4));

assign kb_3_fu_1964_p2 = ($signed(3'd7) + $signed(kb_mid_fu_1929_p3));

assign kb_mid2_fu_1987_p3 = ((exitcond_flatten_mid_fu_1958_p2[0:0] === 1'b1) ? kb_3_fu_1964_p2 : kb_mid_fu_1929_p3);

assign kb_mid_fu_1929_p3 = ((exitcond_flatten14_reg_2994[0:0] === 1'b1) ? 3'd2 : ap_phi_mux_kb_phi_fu_884_p4);

assign kb_t_mid2_fu_1979_p3 = ((exitcond_flatten_mid_fu_1958_p2[0:0] === 1'b1) ? tmp_170_fu_1975_p1 : kb_t_mid_fu_1940_p3);

assign kb_t_mid_fu_1940_p3 = ((exitcond_flatten14_reg_2994[0:0] === 1'b1) ? 2'd2 : tmp_169_fu_1936_p1);

assign lhs_V_fu_1019_p1 = tmp_V_121_reg_2268;

assign neg_mul_fu_1836_p2 = (67'd0 - mul_reg_2965);

assign neg_ti_fu_1864_p2 = (33'd0 - tmp_215_fu_1857_p3);

assign not_exitcond_flatten_2_fu_1128_p2 = (exitcond_flatten17_reg_2345 ^ 1'd1);

assign not_exitcond_flatten_3_fu_1257_p2 = (exitcond_flatten19_fu_1243_p2 ^ 1'd1);

assign not_exitcond_flatten_4_fu_1293_p2 = (exitcond_flatten65_n_fu_1287_p2 | exitcond_flatten19_fu_1243_p2);

assign not_exitcond_flatten_5_fu_2037_p2 = (exitcond_flatten_not_fu_2032_p2 | exitcond_flatten14_reg_2994_pp3_iter1_reg);

assign not_exitcond_flatten_fu_1947_p2 = (exitcond_flatten14_reg_2994 ^ 1'd1);

assign num_img_7_fu_1070_p2 = (num_img_reg_585 + 15'd1);

assign num_img_cast_fu_1061_p1 = num_img_reg_585;

assign p_7_mid2_fu_1700_p3 = ((tmp_195_reg_2474_pp2_iter5_reg[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_p_7_phi_fu_726_p4);

assign p_cast_fu_1723_p1 = $signed(tmp_187_reg_2893);

assign p_lshr_cast_fu_1775_p1 = $unsigned(tmp_183_fu_1772_p1);

assign p_lshr_f_cast_fu_1788_p1 = $unsigned(tmp_186_fu_1785_p1);

assign p_neg_fu_1757_p2 = (32'd0 - r_V_reg_2914);

assign p_neg_t_fu_1779_p2 = (22'd0 - p_lshr_cast_fu_1775_p1);

assign p_shl5_cast_fu_1191_p1 = tmp_189_fu_1184_p3;

assign p_shl6_cast_fu_1447_p1 = tmp_198_fu_1440_p3;

assign p_shl7_cast_fu_1513_p3 = {{tmp_205_reg_2528}, {2'd0}};

assign p_shl_cast_fu_2122_p3 = {{tmp_174_reg_3077}, {2'd0}};

assign r_V_fu_1734_p2 = ($signed(rhs_V_6_cast_fu_1731_p1) + $signed(buf_V_7_2_2_reg_2903));

assign rhs_V_6_cast_fu_1731_p1 = $signed(bias_V_9_load_reg_2909);

assign start_out = real_start;

assign tmp1_cast_fu_1711_p1 = $signed(tmp1_reg_2868);

assign tmp1_fu_1671_p2 = ($signed(tmp3_cast_fu_1668_p1) + $signed(tmp2_cast_fu_1665_p1));

assign tmp2_cast_fu_1665_p1 = $signed(tmp2_reg_2853);

assign tmp2_fu_1644_p2 = ($signed(tmp_236_cast_fu_1629_p1) + $signed(tmp_236_0_1_cast_fu_1632_p1));

assign tmp3_cast_fu_1668_p1 = $signed(tmp3_reg_2858);

assign tmp3_fu_1650_p2 = ($signed(tmp_236_0_2_cast_fu_1635_p1) + $signed(tmp_236_1_cast_fu_1638_p1));

assign tmp4_cast_fu_1714_p1 = $signed(tmp4_reg_2883);

assign tmp4_fu_1694_p2 = ($signed(tmp6_cast_fu_1691_p1) + $signed(tmp5_cast_fu_1688_p1));

assign tmp5_cast_fu_1688_p1 = $signed(tmp5_reg_2873);

assign tmp5_fu_1677_p2 = ($signed(tmp_236_1_1_cast_fu_1656_p1) + $signed(tmp_236_1_2_cast_fu_1659_p1));

assign tmp6_cast_fu_1691_p1 = $signed(tmp6_reg_2878);

assign tmp6_fu_1683_p2 = ($signed(tmp7_reg_2863) + $signed(tmp_236_2_cast_fu_1662_p1));

assign tmp_153_fu_1014_p2 = ((tmp_V_reg_2247 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_155_fu_1025_p1 = tmp_V_115_reg_2258;

assign tmp_156_mid2_cast_fu_2116_p1 = tmp_156_mid2_v_v_reg_3045_pp3_iter3_reg;

assign tmp_156_mid2_v_v_fu_2007_p3 = ((exitcond_flatten14_reg_2994_pp3_iter1_reg[0:0] === 1'b1) ? ka_4_fu_2001_p2 : ap_phi_mux_ka_phi_fu_861_p4);

assign tmp_157_fu_1065_p2 = (($signed(num_img_cast_fu_1061_p1) < $signed(tmp_V_113_reg_2253)) ? 1'b1 : 1'b0);

assign tmp_158_fu_1050_p2 = (($signed(i8_cast_fu_1046_p1) < $signed(KER_bound_reg_2313)) ? 1'b1 : 1'b0);

assign tmp_162_fu_2167_p1 = i1_reg_928_pp4_iter1_reg;

assign tmp_163_fu_1970_p2 = (exitcond_flatten_mid_fu_1958_p2 | exitcond_flatten14_reg_2994);

assign tmp_164_fu_2054_p2 = (exitcond_flatten_mid_reg_3020 | exitcond6_mid1_fu_2042_p2);

assign tmp_164_mid2_cast_fu_1178_p1 = tmp_164_mid2_v_reg_2358;

assign tmp_164_mid2_v_fu_1121_p3 = ((exitcond_flatten17_reg_2345[0:0] === 1'b1) ? j_1_fu_1108_p2 : ap_phi_mux_j2_phi_fu_611_p4);

assign tmp_165_mid2_cast_fu_2092_p1 = tmp_165_mid2_reg_3056;

assign tmp_165_mid2_fu_2072_p3 = ((exitcond6_mid1_fu_2042_p2[0:0] === 1'b1) ? j_11_fu_2048_p2 : j_mid_fu_2025_p3);

assign tmp_166_fu_1219_p2 = ($signed(ap_phi_mux_ia_phi_fu_669_p4) + $signed(3'd7));

assign tmp_167_fu_1028_p1 = stream_in_V_V_dout[11:0];

assign tmp_167_mid2_cast_fu_1394_p1 = tmp_167_mid2_fu_1388_p3;

assign tmp_167_mid2_fu_1388_p3 = ((exitcond_flatten19_reg_2414[0:0] === 1'b1) ? ia_reg_665 : tmp_166_reg_2394);

assign tmp_168_fu_2095_p3 = {{i28_mid2_reg_3051}, {5'd0}};

assign tmp_169_fu_1936_p1 = ap_phi_mux_kb_phi_fu_884_p4[1:0];

assign tmp_170_fu_1975_p1 = kb_3_fu_1964_p2[1:0];

assign tmp_172_cast_fu_1181_p1 = i3_mid2_reg_2364;

assign tmp_172_fu_2059_p2 = (tmp_164_fu_2054_p2 | exitcond_flatten14_reg_2994_pp3_iter1_reg);

assign tmp_173_fu_2106_p2 = (tmp_165_mid2_cast_fu_2092_p1 + tmp_184_cast_fu_2102_p1);

assign tmp_174_fu_2112_p1 = tmp_173_fu_2106_p2[9:0];

assign tmp_174_mid2_cast_fu_1707_p1 = tmp_174_mid2_reg_2502_pp2_iter5_reg;

assign tmp_174_mid2_fu_1417_p3 = ((exitcond10_mid1_reg_2437[0:0] === 1'b1) ? i_23_reg_2469 : i4_mid_reg_2459);

assign tmp_175_fu_2129_p2 = (p_shl_cast_fu_2122_p3 - tmp_188_cast_fu_2119_p1);

assign tmp_176_fu_1792_p3 = ((tmp_209_reg_2919[0:0] === 1'b1) ? p_neg_t_fu_1779_p2 : p_lshr_f_cast_fu_1788_p1);

assign tmp_177_fu_1870_p3 = ((tmp_210_reg_2954_pp2_iter12_reg[0:0] === 1'b1) ? neg_ti_fu_1864_p2 : tmp_214_fu_1854_p1);

assign tmp_179_cast_fu_1437_p1 = j5_mid2_reg_2479;

assign tmp_179_fu_1434_p1 = j5_mid2_reg_2479;

assign tmp_180_fu_2135_p2 = ($signed(tmp_156_mid2_cast_fu_2116_p1) + $signed(tmp_175_fu_2129_p2));

assign tmp_181_fu_2141_p1 = stream_in_V_V_dout[11:0];

assign tmp_183_fu_1772_p1 = $signed(tmp_182_reg_2929);

assign tmp_184_cast_fu_2102_p1 = tmp_168_fu_2095_p3;

assign tmp_184_fu_2163_p1 = stream_in_V_V_dout[11:0];

assign tmp_186_fu_1785_p1 = $signed(tmp_185_reg_2924);

assign tmp_187_fu_1717_p2 = ($signed(tmp4_cast_fu_1714_p1) + $signed(tmp1_cast_fu_1711_p1));

assign tmp_188_cast_fu_2119_p1 = tmp_173_reg_3072;

assign tmp_188_fu_1151_p2 = (exitcond_flatten17_reg_2345 | exitcond8_mid_fu_1139_p2);

assign tmp_189_fu_1184_p3 = {{i3_mid2_reg_2364}, {2'd0}};

assign tmp_190_fu_1195_p2 = (p_shl5_cast_fu_1191_p1 + tmp_172_cast_fu_1181_p1);

assign tmp_191_cast_fu_2145_p1 = tmp_180_reg_3082;

assign tmp_191_fu_1201_p2 = (tmp_164_mid2_cast_fu_1178_p1 + tmp_190_fu_1195_p2);

assign tmp_192_fu_1207_p1 = stream_in_V_V_dout[11:0];

assign tmp_193_fu_1328_p2 = (exitcond_flatten65_m_reg_2430 | exitcond_flatten19_reg_2414);

assign tmp_194_fu_1352_p2 = (exitcond_flatten65_m_reg_2430 | exitcond10_mid1_reg_2437);

assign tmp_195_fu_1356_p2 = (tmp_194_fu_1352_p2 | exitcond_flatten19_reg_2414);

assign tmp_196_cast_fu_1211_p1 = tmp_191_reg_2380;

assign tmp_196_fu_1422_p3 = {{tmp_174_mid2_fu_1417_p3}, {5'd0}};

assign tmp_197_fu_1430_p1 = tmp_196_fu_1422_p3;

assign tmp_198_fu_1440_p3 = {{j5_mid2_reg_2479}, {2'd0}};

assign tmp_199_fu_1451_p2 = (p_shl6_cast_fu_1447_p1 + tmp_179_cast_fu_1437_p1);

assign tmp_200_fu_1457_p2 = (tmp_167_mid2_cast_fu_1394_p1 + tmp_199_fu_1451_p2);

assign tmp_201_fu_1463_p2 = (tmp_230_1_mid2_cast_fu_1398_p1 + tmp_199_fu_1451_p2);

assign tmp_202_fu_1469_p2 = (tmp_230_2_mid2_cast_fu_1413_p1 + tmp_199_fu_1451_p2);

assign tmp_203_fu_1475_p2 = (tmp_179_fu_1434_p1 + tmp_197_fu_1430_p1);

assign tmp_204_fu_1481_p1 = tmp_203_fu_1475_p2[11:0];

assign tmp_205_cast_fu_1489_p1 = tmp_200_reg_2508;

assign tmp_205_fu_1485_p1 = tmp_203_fu_1475_p2[9:0];

assign tmp_206_cast_fu_1497_p1 = tmp_201_reg_2513;

assign tmp_206_fu_1520_p2 = (p_shl7_cast_fu_1513_p3 - tmp_204_reg_2523);

assign tmp_207_cast_fu_1505_p1 = tmp_202_reg_2518;

assign tmp_207_fu_1525_p2 = (12'd1 + tmp_206_fu_1520_p2);

assign tmp_208_fu_1531_p2 = (12'd2 + tmp_206_fu_1520_p2);

assign tmp_210_cast_fu_1542_p1 = tmp_206_reg_2614;

assign tmp_211_cast_fu_1548_p1 = tmp_207_reg_2619;

assign tmp_211_fu_1841_p4 = {{neg_mul_reg_2975[66:38]}};

assign tmp_212_cast_fu_1554_p1 = tmp_208_reg_2624;

assign tmp_212_fu_1850_p1 = $signed(tmp_211_fu_1841_p4);

assign tmp_214_fu_1854_p1 = $signed(tmp_213_reg_2970);

assign tmp_215_fu_1857_p3 = ((tmp_210_reg_2954_pp2_iter12_reg[0:0] === 1'b1) ? tmp_212_fu_1850_p1 : tmp_214_fu_1854_p1);

assign tmp_216_fu_1877_p3 = tmp_177_fu_1870_p3[32'd28];

assign tmp_217_fu_1885_p1 = tmp_177_fu_1870_p3[15:0];

assign tmp_230_1_mid2_cast_fu_1398_p1 = tmp_230_1_mid2_reg_2453;

assign tmp_230_1_mid2_fu_1317_p3 = ((exitcond_flatten19_reg_2414[0:0] === 1'b1) ? ia_2_reg_2399 : ia_reg_665);

assign tmp_230_2_mid2_cast_fu_1413_p1 = tmp_230_2_mid2_fu_1407_p3;

assign tmp_230_2_mid2_fu_1407_p3 = ((exitcond_flatten19_reg_2414[0:0] === 1'b1) ? ia_3_mid1_fu_1401_p2 : ia_2_reg_2399);

assign tmp_236_0_1_cast_fu_1632_p1 = r_V_18_0_1_reg_2818;

assign tmp_236_0_2_cast_fu_1635_p1 = r_V_18_0_2_reg_2823;

assign tmp_236_1_1_cast_fu_1656_p1 = r_V_18_1_1_reg_2838;

assign tmp_236_1_2_cast_fu_1659_p1 = r_V_18_1_2_reg_2843;

assign tmp_236_1_cast_fu_1638_p1 = r_V_18_1_reg_2828;

assign tmp_236_2_cast_fu_1662_p1 = r_V_18_2_reg_2848;

assign tmp_236_cast_fu_1629_p1 = r_V_3_reg_2813;

assign tmp_s_fu_1009_p2 = ((tmp_V_reg_2247 == 16'd5) ? 1'b1 : 1'b0);

endmodule //Conv_2
