
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.170733                       # Number of seconds simulated
sim_ticks                                170732647500                       # Number of ticks simulated
final_tick                               170732647500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61985                       # Simulator instruction rate (inst/s)
host_op_rate                                   107391                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105828560                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221412                       # Number of bytes of host memory used
host_seconds                                  1613.29                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     173253102                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29952                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             12288                       # Number of bytes read from this memory
system.physmem.bytes_read::total                42240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29952                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29952                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                468                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                192                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   660                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               175432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                71972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  247404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          175432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             175432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              175432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               71972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 247404                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        370.422400                       # Cycle average of tags in use
system.l2.total_refs                               21                       # Total number of references to valid blocks.
system.l2.sampled_refs                            571                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.036778                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             1.217308                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             291.492990                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              77.712102                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.000074                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.017791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.004743                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.022609                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      20                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                4                       # number of Writeback hits
system.l2.Writeback_hits::total                     4                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                       20                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data                    1                       # number of overall hits
system.l2.overall_hits::total                      20                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                468                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                100                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   568                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 468                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 192                       # number of demand (read+write) misses
system.l2.demand_misses::total                    660                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                468                       # number of overall misses
system.l2.overall_misses::cpu.data                192                       # number of overall misses
system.l2.overall_misses::total                   660                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     24749000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5312000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        30061000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4860000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4860000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      10172000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34921000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24749000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     10172000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34921000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 588                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            4                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 4                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             92                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                92                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               487                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               193                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  680                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              487                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              193                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 680                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.960986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.990099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.965986                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.960986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.994819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970588                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.960986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.994819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970588                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52882.478632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data        53120                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52924.295775                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52826.086957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52826.086957                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52882.478632                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52979.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52910.606061                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52882.478632                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52979.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52910.606061                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           468                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              568                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              660                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19038500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      4089500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     23128000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3747000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      7836500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     26875000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      7836500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     26875000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.960986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.990099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.965986                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.960986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.994819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970588                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.960986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.994819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970588                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40680.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data        40895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40718.309859                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40728.260870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40728.260870                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40680.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40815.104167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40719.696970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40680.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40815.104167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40719.696970                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                24177977                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24177977                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1146574                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24075093                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                22948809                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.321788                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.numCycles                        341465296                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3374418                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      104399862                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    24177977                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22948809                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     100617103                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2293150                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              236283963                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   3364186                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    83                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          341422059                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.526685                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.844547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                240805104     70.53%     70.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 21411888      6.27%     76.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 79205067     23.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            341422059                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.070807                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.305741                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 61839247                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             178903628                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  73487726                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              26044883                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1146575                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              177653342                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1146575                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 86294182                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               140579251                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            245                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  34911010                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              78490796                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              175484484                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               38324119                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    69                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           250510826                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             411257173                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        411256389                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               784                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             248279194                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2231623                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 17                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 116118790                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1559754                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1497362                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  173315441                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 173315405                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                23                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           61980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       185704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     341422059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.507628                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.517182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           171100132     50.11%     50.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           167328449     49.01%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2993478      0.88%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       341422059                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                36101162    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    43      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1125235      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             169132827     97.59%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 233      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1559750      0.90%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1497360      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173315405                       # Type of FU issued
system.cpu.iq.rate                           0.507564                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    36101205                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208298                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          724153439                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         173377129                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    173253060                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 657                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                312                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          301                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              208291025                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     350                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                8                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        61855                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           10                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1146575                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4068                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1033                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           173315461                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2168469                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1559754                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1497362                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 16                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    667                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1084226                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        62348                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1146574                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             173315147                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1559685                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               257                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3057038                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 24177879                       # Number of branches executed
system.cpu.iew.exec_stores                    1497353                       # Number of stores executed
system.cpu.iew.exec_rate                     0.507563                       # Inst execution rate
system.cpu.iew.wb_sent                      173253363                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     173253361                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  28217820                       # num instructions producing a value
system.cpu.iew.wb_consumers                  28959865                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.507382                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.974377                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           62357                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1146574                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    340275484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.509155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.515102                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    169644888     49.86%     49.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    168008090     49.37%     99.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2622506      0.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    340275484                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              173253102                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2995251                       # Number of memory references committed
system.cpu.commit.loads                       1497899                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   24177879                       # Number of branches committed
system.cpu.commit.fp_insts                        301                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 172127869                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               2622506                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    510968437                       # The number of ROB reads
system.cpu.rob.rob_writes                   347777494                       # The number of ROB writes
system.cpu.timesIdled                             521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           43237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     173253102                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.414653                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.414653                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.292856                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.292856                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                358085496                       # number of integer regfile reads
system.cpu.int_regfile_writes               248279221                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       469                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      223                       # number of floating regfile writes
system.cpu.misc_regfile_reads                49916875                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.icache.tagsinuse                266.106425                       # Cycle average of tags in use
system.cpu.icache.total_refs                  3363683                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    487                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                6906.946612                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     266.106425                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.519739                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.519739                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      3363683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3363683                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3363683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3363683                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3363683                       # number of overall hits
system.cpu.icache.overall_hits::total         3363683                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           503                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          503                       # number of overall misses
system.cpu.icache.overall_misses::total           503                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     27110000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27110000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     27110000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27110000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     27110000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27110000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3364186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3364186                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3364186                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3364186                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3364186                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3364186                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000150                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000150                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000150                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000150                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000150                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000150                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53896.620278                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53896.620278                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53896.620278                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53896.620278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53896.620278                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53896.620278                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          487                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     25427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     25427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     25427000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25427000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000145                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52211.498973                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52211.498973                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52211.498973                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52211.498973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52211.498973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52211.498973                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      8                       # number of replacements
system.cpu.dcache.tagsinuse                149.338277                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3056829                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    193                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               15838.492228                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     149.338277                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.291676                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.291676                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      1559569                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1559569                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1497260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1497260                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3056829                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3056829                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3056829                       # number of overall hits
system.cpu.dcache.overall_hits::total         3056829                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          203                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            203                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          203                       # number of overall misses
system.cpu.dcache.overall_misses::total           203                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      6131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6131500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      5136000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5136000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     11267500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11267500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     11267500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11267500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1559680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1559680                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1497352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1497352                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3057032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3057032                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3057032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3057032                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000061                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000066                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55238.738739                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55238.738739                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55826.086957                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55826.086957                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55504.926108                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55504.926108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55504.926108                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55504.926108                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu.dcache.writebacks::total                 4                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           10                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           92                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           92                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          193                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          193                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          193                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4952000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4952000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     10376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10376000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     10376000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10376000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000063                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000063                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53702.970297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53702.970297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53826.086957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53826.086957                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53761.658031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53761.658031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53761.658031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53761.658031                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
