{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611823610794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611823610799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 11:46:50 2021 " "Processing started: Thu Jan 28 11:46:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611823610799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823610799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823610800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611823611289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611823611289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK main.v(9) " "Verilog HDL Declaration information at main.v(9): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611823619113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619115 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/UART_Rx.v " "Can't analyze file -- file output_files/UART_Rx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619122 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mem.v " "Can't analyze file -- file mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619128 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/RAM.v " "Can't analyze file -- file output_files/RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619131 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse1.v " "Can't analyze file -- file Pulse1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619143 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Pulse.v " "Can't analyze file -- file st_Pulse.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619148 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "st_Delay.v " "Can't analyze file -- file st_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619152 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_CH2.v " "Can't analyze file -- file Pulse_CH2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619157 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Delay_CH2.v " "Can't analyze file -- file Delay_CH2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619165 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL1.v " "Can't analyze file -- file Pulse_PL1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619170 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL2.v " "Can't analyze file -- file Pulse_PL2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619175 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL3.v " "Can't analyze file -- file Pulse_PL3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619181 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL4.v " "Can't analyze file -- file Pulse_PL4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619185 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL5.v " "Can't analyze file -- file Pulse_PL5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619191 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL6.v " "Can't analyze file -- file Pulse_PL6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619196 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_PL7.v " "Can't analyze file -- file Pulse_PL7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619200 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Pulse_PL8.v " "Can't analyze file -- file output_files/Pulse_PL8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619203 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Delay_DL1.v " "Can't analyze file -- file Delay_DL1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619209 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL2.v " "Can't analyze file -- file output_files/Delay_DL2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619212 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL3.v " "Can't analyze file -- file output_files/Delay_DL3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619214 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL4.v " "Can't analyze file -- file output_files/Delay_DL4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619218 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL5.v " "Can't analyze file -- file output_files/Delay_DL5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619220 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL6.v " "Can't analyze file -- file output_files/Delay_DL6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619223 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL7.v " "Can't analyze file -- file output_files/Delay_DL7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619226 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Delay_DL8.v " "Can't analyze file -- file output_files/Delay_DL8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Pulse_st.v " "Can't analyze file -- file Pulse_st.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1611823619239 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 DLST.v(23) " "Verilog HDL Expression warning at DLST.v(23): truncated literal to match 24 bits" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/DLST.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1611823619241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_UART_clk main.v(179) " "Verilog HDL Implicit Net warning at main.v(179): created implicit net for \"control_UART_clk\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619243 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIV_CLK main.v(202) " "Verilog HDL Implicit Net warning at main.v(202): created implicit net for \"DIV_CLK\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619243 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(176) " "Verilog HDL Instantiation warning at main.v(176): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 176 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611823619244 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(179) " "Verilog HDL Instantiation warning at main.v(179): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 179 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611823619244 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(196) " "Verilog HDL Instantiation warning at main.v(196): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 196 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1611823619244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611823619284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll_inst\"" {  } { { "main.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll_inst\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611823619340 ""}  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611823619340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823619386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619395 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt Start.v(7) " "Verilog HDL or VHDL warning at Start.v(7): object \"cnt\" assigned a value but never read" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Start.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611823619396 "|main|Start:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_Rx.v(40) " "Verilog HDL assignment warning at UART_Rx.v(40): truncated value with size 32 to match size of target (16)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619399 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 UART_Rx.v(60) " "Verilog HDL assignment warning at UART_Rx.v(60): truncated value with size 9 to match size of target (8)" {  } { { "UART_Rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/UART_Rx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619399 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(126) " "Verilog HDL information at ram.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1611823619415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611823619419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1611823619419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619421 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(138) " "Verilog HDL assignment warning at ram.v(138): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(140) " "Verilog HDL assignment warning at ram.v(140): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(141) " "Verilog HDL assignment warning at ram.v(141): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(145) " "Verilog HDL assignment warning at ram.v(145): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(147) " "Verilog HDL assignment warning at ram.v(147): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(148) " "Verilog HDL assignment warning at ram.v(148): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(152) " "Verilog HDL assignment warning at ram.v(152): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(154) " "Verilog HDL assignment warning at ram.v(154): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(155) " "Verilog HDL assignment warning at ram.v(155): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(158) " "Verilog HDL assignment warning at ram.v(158): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(160) " "Verilog HDL assignment warning at ram.v(160): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(161) " "Verilog HDL assignment warning at ram.v(161): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(164) " "Verilog HDL assignment warning at ram.v(164): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(166) " "Verilog HDL assignment warning at ram.v(166): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(167) " "Verilog HDL assignment warning at ram.v(167): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(170) " "Verilog HDL assignment warning at ram.v(170): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(172) " "Verilog HDL assignment warning at ram.v(172): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(173) " "Verilog HDL assignment warning at ram.v(173): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(176) " "Verilog HDL assignment warning at ram.v(176): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(178) " "Verilog HDL assignment warning at ram.v(178): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(179) " "Verilog HDL assignment warning at ram.v(179): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(182) " "Verilog HDL assignment warning at ram.v(182): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram.v(184) " "Verilog HDL assignment warning at ram.v(184): truncated value with size 8 to match size of target (5)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619427 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ram.v(185) " "Verilog HDL assignment warning at ram.v(185): truncated value with size 8 to match size of target (4)" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL9_drt ram.v(60) " "Output port \"PL9_drt\" at ram.v(60) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL9_del ram.v(61) " "Output port \"DL9_del\" at ram.v(61) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch9_type_start ram.v(62) " "Output port \"ch9_type_start\" at ram.v(62) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL9 ram.v(63) " "Output port \"Mult_PL9\" at ram.v(63) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL9 ram.v(64) " "Output port \"Mult_DL9\" at ram.v(64) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL10_drt ram.v(66) " "Output port \"PL10_drt\" at ram.v(66) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL10_del ram.v(67) " "Output port \"DL10_del\" at ram.v(67) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch10_type_start ram.v(68) " "Output port \"ch10_type_start\" at ram.v(68) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL10 ram.v(69) " "Output port \"Mult_PL10\" at ram.v(69) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL10 ram.v(70) " "Output port \"Mult_DL10\" at ram.v(70) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL11_drt ram.v(72) " "Output port \"PL11_drt\" at ram.v(72) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL11_del ram.v(73) " "Output port \"DL11_del\" at ram.v(73) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch11_type_start ram.v(74) " "Output port \"ch11_type_start\" at ram.v(74) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL11 ram.v(75) " "Output port \"Mult_PL11\" at ram.v(75) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL11 ram.v(76) " "Output port \"Mult_DL11\" at ram.v(76) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL12_drt ram.v(78) " "Output port \"PL12_drt\" at ram.v(78) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL12_del ram.v(79) " "Output port \"DL12_del\" at ram.v(79) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch12_type_start ram.v(80) " "Output port \"ch12_type_start\" at ram.v(80) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL12 ram.v(81) " "Output port \"Mult_PL12\" at ram.v(81) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL12 ram.v(82) " "Output port \"Mult_DL12\" at ram.v(82) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL13_drt ram.v(84) " "Output port \"PL13_drt\" at ram.v(84) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL13_del ram.v(85) " "Output port \"DL13_del\" at ram.v(85) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch13_type_start ram.v(86) " "Output port \"ch13_type_start\" at ram.v(86) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL13 ram.v(87) " "Output port \"Mult_PL13\" at ram.v(87) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL13 ram.v(88) " "Output port \"Mult_DL13\" at ram.v(88) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL14_drt ram.v(90) " "Output port \"PL14_drt\" at ram.v(90) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL14_del ram.v(91) " "Output port \"DL14_del\" at ram.v(91) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch14_type_start ram.v(92) " "Output port \"ch14_type_start\" at ram.v(92) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL14 ram.v(93) " "Output port \"Mult_PL14\" at ram.v(93) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL14 ram.v(94) " "Output port \"Mult_DL14\" at ram.v(94) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL15_drt ram.v(96) " "Output port \"PL15_drt\" at ram.v(96) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL15_del ram.v(97) " "Output port \"DL15_del\" at ram.v(97) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch15_type_start ram.v(98) " "Output port \"ch15_type_start\" at ram.v(98) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL15 ram.v(99) " "Output port \"Mult_PL15\" at ram.v(99) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL15 ram.v(100) " "Output port \"Mult_DL15\" at ram.v(100) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PL16_drt ram.v(102) " "Output port \"PL16_drt\" at ram.v(102) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DL16_del ram.v(103) " "Output port \"DL16_del\" at ram.v(103) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ch16_type_start ram.v(104) " "Output port \"ch16_type_start\" at ram.v(104) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_PL16 ram.v(105) " "Output port \"Mult_PL16\" at ram.v(105) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Mult_DL16 ram.v(106) " "Output port \"Mult_DL16\" at ram.v(106) has no driver" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/ram.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611823619428 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619431 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Pulse.v(38) " "Verilog HDL assignment warning at Pulse.v(38): truncated value with size 32 to match size of target (26)" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619433 "|main|Pulse:PL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Pulse.v(42) " "Verilog HDL assignment warning at Pulse.v(42): truncated value with size 32 to match size of target (26)" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Pulse.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619433 "|main|Pulse:PL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 26 Delay.v(17) " "Verilog HDL assignment warning at Delay.v(17): truncated value with size 35 to match size of target (26)" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619435 "|main|Delay:DL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Delay.v(40) " "Verilog HDL assignment warning at Delay.v(40): truncated value with size 32 to match size of target (26)" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619435 "|main|Delay:DL1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Delay.v(44) " "Verilog HDL assignment warning at Delay.v(44): truncated value with size 32 to match size of target (26)" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/Delay.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1611823619435 "|main|Delay:DL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:ST1 " "Elaborating entity \"DLST\" for hierarchy \"DLST:ST1\"" {  } { { "main.v" "ST1" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823619448 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619529 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619529 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619529 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619529 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611823619529 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611823619530 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611823619530 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/main.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1611823619530 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1611823619530 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611823620556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611823621165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Optic_Synchro_generator/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823622051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611823622228 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611823622228 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2238 " "Implemented 2238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611823622406 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611823622406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2225 " "Implemented 2225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611823622406 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1611823622406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611823622406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611823622445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 11:47:02 2021 " "Processing ended: Thu Jan 28 11:47:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611823622445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611823622445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611823622445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611823622445 ""}
