INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AC
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/AC.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/OpenMSP430/OpenMSP430.srcs/sources_1/new/D_Table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Table
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/X_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X_stack
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/atomicity.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module atomicity
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_AC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_AC
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_AC.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_X_stack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_X_stack
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_X_stack.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_detect
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_detect.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/driver_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/io_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_memory/keyrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyrom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_clock_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_dbg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_dbg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_dbg_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_dbg_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_execution_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_execution_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_frontend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_frontend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_periph/omsp_gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_mem_backbone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_mem_backbone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_sfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_sfr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_sync_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_sync_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_periph/omsp_timerA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_timerA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/omsp_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module omsp_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_core/openMSP430.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openMSP430
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/fpga/openMSP430_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openMSP430_fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_memory/pmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_memory/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/msp_memory/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/vrased.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module X_stack
WARNING: [VRFC 10-3609] overwriting previous definition of module 'X_stack' [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/X_stack.v:1]
INFO: [VRFC 10-311] analyzing module AC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'AC' [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/AC.v:2]
INFO: [VRFC 10-311] analyzing module atomicity
WARNING: [VRFC 10-3609] overwriting previous definition of module 'atomicity' [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/atomicity.v:2]
INFO: [VRFC 10-311] analyzing module dma_AC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dma_AC' [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_AC.v:2]
INFO: [VRFC 10-311] analyzing module dma_detect
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dma_detect' [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_detect.v:2]
INFO: [VRFC 10-311] analyzing module dma_X_stack
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dma_X_stack' [C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/vrased/hw-mod/dma_X_stack.v:2]
INFO: [VRFC 10-311] analyzing module vrased
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Siren/Desktop/MS CSEC/Capstone/vrased-master/openmsp430/simulation/tb_openMSP430_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_openMSP430_fpga
