/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_EDMA0_COWE_CTX_WEGS_H_
#define ASIC_WEG_DCOWE0_EDMA0_COWE_CTX_WEGS_H_

/*
 *****************************************
 *   DCOWE0_EDMA0_COWE_CTX
 *   (Pwototype: DMA_COWE_CTX)
 *****************************************
 */

#define mmDCOWE0_EDMA0_COWE_CTX_WATE_WIM_TKN 0x41CB860

#define mmDCOWE0_EDMA0_COWE_CTX_PWWWP 0x41CB864

#define mmDCOWE0_EDMA0_COWE_CTX_TE_NUMWOWS 0x41CB868

#define mmDCOWE0_EDMA0_COWE_CTX_IDX 0x41CB86C

#define mmDCOWE0_EDMA0_COWE_CTX_IDX_INC 0x41CB870

#define mmDCOWE0_EDMA0_COWE_CTX_CTWW 0x41CB874

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_TSIZE_0 0x41CB878

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_TSIZE_1 0x41CB87C

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_STWIDE_1 0x41CB880

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_TSIZE_2 0x41CB884

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_STWIDE_2 0x41CB888

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_TSIZE_3 0x41CB88C

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_STWIDE_3 0x41CB890

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_TSIZE_4 0x41CB894

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_STWIDE_4 0x41CB898

#define mmDCOWE0_EDMA0_COWE_CTX_DST_TSIZE_1 0x41CB89C

#define mmDCOWE0_EDMA0_COWE_CTX_DST_STWIDE_1 0x41CB8A0

#define mmDCOWE0_EDMA0_COWE_CTX_DST_TSIZE_2 0x41CB8A4

#define mmDCOWE0_EDMA0_COWE_CTX_DST_STWIDE_2 0x41CB8A8

#define mmDCOWE0_EDMA0_COWE_CTX_DST_TSIZE_3 0x41CB8AC

#define mmDCOWE0_EDMA0_COWE_CTX_DST_STWIDE_3 0x41CB8B0

#define mmDCOWE0_EDMA0_COWE_CTX_DST_TSIZE_4 0x41CB8B4

#define mmDCOWE0_EDMA0_COWE_CTX_DST_STWIDE_4 0x41CB8B8

#define mmDCOWE0_EDMA0_COWE_CTX_WW_COMP_ADDW_HI 0x41CB8BC

#define mmDCOWE0_EDMA0_COWE_CTX_WW_COMP_ADDW_WO 0x41CB8C0

#define mmDCOWE0_EDMA0_COWE_CTX_WW_COMP_WDATA 0x41CB8C4

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_OFFSET_WO 0x41CB8C8

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_OFFSET_HI 0x41CB8CC

#define mmDCOWE0_EDMA0_COWE_CTX_DST_OFFSET_WO 0x41CB8D0

#define mmDCOWE0_EDMA0_COWE_CTX_DST_OFFSET_HI 0x41CB8D4

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_BASE_WO 0x41CB8D8

#define mmDCOWE0_EDMA0_COWE_CTX_SWC_BASE_HI 0x41CB8DC

#define mmDCOWE0_EDMA0_COWE_CTX_DST_BASE_WO 0x41CB8E0

#define mmDCOWE0_EDMA0_COWE_CTX_DST_BASE_HI 0x41CB8E4

#define mmDCOWE0_EDMA0_COWE_CTX_DST_TSIZE_0 0x41CB8E8

#define mmDCOWE0_EDMA0_COWE_CTX_COMMIT 0x41CB8EC

#endif /* ASIC_WEG_DCOWE0_EDMA0_COWE_CTX_WEGS_H_ */
