digraph "CFG for '_Z8dotCuda3PfS_S_' function" {
	label="CFG for '_Z8dotCuda3PfS_S_' function";

	Node0x47d2320 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = sext i32 %12 to i64\l  %14 = getelementptr inbounds float, float addrspace(1)* %0, i64 %13\l  %15 = load float, float addrspace(1)* %14, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %16 = getelementptr inbounds float, float addrspace(1)* %1, i64 %13\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %18 = fmul contract float %15, %17\l  %19 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ8dotCuda3PfS_S_E5cache, i32 0, i32 %11\l  store float %18, float addrspace(3)* %19, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %20 = icmp ult i16 %8, 2\l  br i1 %20, label %21, label %23\l|{<s0>T|<s1>F}}"];
	Node0x47d2320:s0 -> Node0x47d5860;
	Node0x47d2320:s1 -> Node0x47d58f0;
	Node0x47d5860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%21:\l21:                                               \l  %22 = icmp eq i32 %11, 0\l  br i1 %22, label %35, label %39\l|{<s0>T|<s1>F}}"];
	Node0x47d5860:s0 -> Node0x47d5ac0;
	Node0x47d5860:s1 -> Node0x47d5b10;
	Node0x47d58f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %25, %33 ], [ %9, %3 ]\l  %25 = lshr i32 %24, 1\l  %26 = icmp ult i32 %11, %25\l  br i1 %26, label %27, label %33\l|{<s0>T|<s1>F}}"];
	Node0x47d58f0:s0 -> Node0x47d5f10;
	Node0x47d58f0:s1 -> Node0x47d5c80;
	Node0x47d5f10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%27:\l27:                                               \l  %28 = add nuw nsw i32 %25, %11\l  %29 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ8dotCuda3PfS_S_E5cache, i32 0, i32 %28\l  %30 = load float, float addrspace(3)* %29, align 4, !tbaa !7\l  %31 = load float, float addrspace(3)* %19, align 4, !tbaa !7\l  %32 = fadd contract float %30, %31\l  store float %32, float addrspace(3)* %19, align 4, !tbaa !7\l  br label %33\l}"];
	Node0x47d5f10 -> Node0x47d5c80;
	Node0x47d5c80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%33:\l33:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %34 = icmp ult i32 %24, 4\l  br i1 %34, label %21, label %23, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x47d5c80:s0 -> Node0x47d5860;
	Node0x47d5c80:s1 -> Node0x47d58f0;
	Node0x47d5ac0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%35:\l35:                                               \l  %36 = load float, float addrspace(3)* getelementptr inbounds ([1024 x\l... float], [1024 x float] addrspace(3)* @_ZZ8dotCuda3PfS_S_E5cache, i32 0, i32\l... 0), align 16, !tbaa !7\l  %37 = zext i32 %4 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %2, i64 %37\l  store float %36, float addrspace(1)* %38, align 4, !tbaa !7\l  br label %39\l}"];
	Node0x47d5ac0 -> Node0x47d5b10;
	Node0x47d5b10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%39:\l39:                                               \l  ret void\l}"];
}
