Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 24 18:19:52 2025
| Host         : dvirhersh_comp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3933 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.663        0.000                      0                  527        0.152        0.000                      0                  527        3.000        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}     40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 19.861}     39.722          25.175          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          32.663        0.000                      0                  229        0.152        0.000                      0                  229       19.500        0.000                       0                    95  
  clk_vga_design_1_clk_wiz_0_0          33.075        0.000                      0                  298        0.175        0.000                      0                  298       19.361        0.000                       0                   126  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.663ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.826ns (41.961%)  route 3.909ns (58.039%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 37.171 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.587     4.469    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.602    37.171    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.489    37.660    
                         clock uncertainty           -0.098    37.561    
    SLICE_X83Y67         FDRE (Setup_fdre_C_R)       -0.429    37.132    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                 32.663    

Slack (MET) :             32.663ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.826ns (41.961%)  route 3.909ns (58.039%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 37.171 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.587     4.469    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.602    37.171    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.489    37.660    
                         clock uncertainty           -0.098    37.561    
    SLICE_X83Y67         FDRE (Setup_fdre_C_R)       -0.429    37.132    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                 32.663    

Slack (MET) :             32.663ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.826ns (41.961%)  route 3.909ns (58.039%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 37.171 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.587     4.469    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.602    37.171    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
                         clock pessimism              0.489    37.660    
                         clock uncertainty           -0.098    37.561    
    SLICE_X83Y67         FDRE (Setup_fdre_C_R)       -0.429    37.132    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                 32.663    

Slack (MET) :             32.663ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 2.826ns (41.961%)  route 3.909ns (58.039%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.829ns = ( 37.171 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.587     4.469    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.602    37.171    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/C
                         clock pessimism              0.489    37.660    
                         clock uncertainty           -0.098    37.561    
    SLICE_X83Y67         FDRE (Setup_fdre_C_R)       -0.429    37.132    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                         37.132    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                 32.663    

Slack (MET) :             32.711ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.826ns (42.271%)  route 3.859ns (57.729%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 37.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.538     4.419    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.600    37.169    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]/C
                         clock pessimism              0.489    37.657    
                         clock uncertainty           -0.098    37.559    
    SLICE_X83Y68         FDRE (Setup_fdre_C_R)       -0.429    37.130    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 32.711    

Slack (MET) :             32.711ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.826ns (42.271%)  route 3.859ns (57.729%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 37.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.538     4.419    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.600    37.169    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]/C
                         clock pessimism              0.489    37.657    
                         clock uncertainty           -0.098    37.559    
    SLICE_X83Y68         FDRE (Setup_fdre_C_R)       -0.429    37.130    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 32.711    

Slack (MET) :             32.711ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.826ns (42.271%)  route 3.859ns (57.729%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 37.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.538     4.419    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.600    37.169    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]/C
                         clock pessimism              0.489    37.657    
                         clock uncertainty           -0.098    37.559    
    SLICE_X83Y68         FDRE (Setup_fdre_C_R)       -0.429    37.130    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 32.711    

Slack (MET) :             32.711ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.826ns (42.271%)  route 3.859ns (57.729%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 37.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.538     4.419    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.600    37.169    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]/C
                         clock pessimism              0.489    37.657    
                         clock uncertainty           -0.098    37.559    
    SLICE_X83Y68         FDRE (Setup_fdre_C_R)       -0.429    37.130    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 32.711    

Slack (MET) :             32.711ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.826ns (42.271%)  route 3.859ns (57.729%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 37.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.538     4.419    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.600    37.169    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/C
                         clock pessimism              0.489    37.657    
                         clock uncertainty           -0.098    37.559    
    SLICE_X83Y68         FDRE (Setup_fdre_C_R)       -0.429    37.130    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 32.711    

Slack (MET) :             32.711ns  (required time - arrival time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 2.826ns (42.271%)  route 3.859ns (57.729%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.831ns = ( 37.169 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.266ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.756    -2.266    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     0.188 f  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/DOADO[0]
                         net (fo=2, routed)           1.240     1.428    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/DOADO[0]
    SLICE_X83Y66         LUT4 (Prop_lut4_I1_O)        0.124     1.552 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2/O
                         net (fo=3, routed)           1.132     2.684    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/config_finished_INST_0_i_2_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I2_O)        0.124     2.808 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.950     3.758    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in[0]
    SLICE_X83Y68         LUT3 (Prop_lut3_I0_O)        0.124     3.882 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.538     4.419    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[30]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          1.600    37.169    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]/C
                         clock pessimism              0.489    37.657    
                         clock uncertainty           -0.098    37.559    
    SLICE_X83Y68         FDRE (Setup_fdre_C_R)       -0.429    37.130    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         37.130    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 32.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.597    -0.817    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y70         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDSE (Prop_fdse_C_Q)         0.141    -0.676 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[19]/Q
                         net (fo=2, routed)           0.099    -0.577    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/p_1_in_0[0]
    SLICE_X84Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.532 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.532    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr[20]_i_1_n_0
    SLICE_X84Y70         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.867    -1.244    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y70         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]/C
                         clock pessimism              0.440    -0.804    
    SLICE_X84Y70         FDSE (Hold_fdse_C_D)         0.120    -0.684    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.599    -0.815    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.114    -0.560    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[10]
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.870    -1.241    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
                         clock pessimism              0.441    -0.800    
    SLICE_X83Y67         FDRE (Hold_fdre_C_D)         0.070    -0.730    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.599    -0.815    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.118    -0.556    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[27]
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.869    -1.242    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]/C
                         clock pessimism              0.440    -0.802    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.075    -0.727    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.099    -0.551    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[1]
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.870    -1.241    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/C
                         clock pessimism              0.441    -0.800    
    SLICE_X83Y67         FDRE (Hold_fdre_C_D)         0.072    -0.728    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.728    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.118    -0.555    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[19]
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.870    -1.241    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
                         clock pessimism              0.440    -0.801    
    SLICE_X83Y67         FDRE (Hold_fdre_C_D)         0.066    -0.735    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.289%)  route 0.310ns (68.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.203ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.602    -0.812    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    SLICE_X82Y65         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.310    -0.361    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/address[2]
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.907    -1.203    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/clk
    RAMB18_X3Y26         RAMB18E1                                     r  design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.463    -0.740    
    RAMB18_X3Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.557    design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.231ns (65.981%)  route 0.119ns (34.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.598    -0.816    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X85Y69         FDSE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDSE (Prop_fdse_C_Q)         0.141    -0.675 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[1]/Q
                         net (fo=2, routed)           0.065    -0.610    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg_n_0_[1]
    SLICE_X84Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.565 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_i_2/O
                         net (fo=1, routed)           0.054    -0.511    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_i_2_n_0
    SLICE_X84Y69         LUT6 (Prop_lut6_I0_O)        0.045    -0.466 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_i_1/O
                         net (fo=1, routed)           0.000    -0.466    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_i_1_n_0
    SLICE_X84Y69         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.868    -1.243    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X84Y69         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_reg/C
                         clock pessimism              0.440    -0.803    
    SLICE_X84Y69         FDRE (Hold_fdre_C_D)         0.121    -0.682    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/sioc_reg
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_fdre_C_Q)         0.128    -0.686 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[6]/Q
                         net (fo=1, routed)           0.100    -0.586    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[6]
    SLICE_X82Y67         LUT3 (Prop_lut3_I0_O)        0.101    -0.485 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.485    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[7]_i_1_n_0
    SLICE_X82Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.870    -1.241    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]/C
                         clock pessimism              0.427    -0.814    
    SLICE_X82Y67         FDRE (Hold_fdre_C_D)         0.107    -0.707    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.707    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.601    -0.813    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_fdre_C_Q)         0.128    -0.685 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[15]/Q
                         net (fo=1, routed)           0.101    -0.584    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[15]
    SLICE_X82Y66         LUT3 (Prop_lut3_I0_O)        0.102    -0.482 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.482    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[16]_i_1_n_0
    SLICE_X82Y66         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.871    -1.240    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]/C
                         clock pessimism              0.427    -0.813    
    SLICE_X82Y66         FDRE (Hold_fdre_C_D)         0.107    -0.706    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.600    -0.814    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X83Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.673 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/Q
                         net (fo=1, routed)           0.143    -0.529    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg_n_0_[21]
    SLICE_X82Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.484 r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.484    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr[22]_i_1_n_0
    SLICE_X82Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=93, routed)          0.870    -1.241    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/clk
    SLICE_X82Y67         FDRE                                         r  design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
                         clock pessimism              0.440    -0.801    
    SLICE_X82Y67         FDRE (Hold_fdre_C_D)         0.092    -0.709    design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y26     design_1_i/ov7670_controller_0/U0/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X89Y115    design_1_i/ov7670_controller_0/U0/sys_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X83Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X85Y69     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y115    design_1_i/ov7670_controller_0/U0/sys_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X84Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X82Y67     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/data_sr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X89Y115    design_1_i/ov7670_controller_0/U0/sys_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X83Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X85Y69     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X85Y69     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X86Y70     design_1_i/ov7670_controller_0/U0/Inst_SCCB_sender/busy_sr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.075ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.843ns (29.612%)  route 4.381ns (70.388%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 36.783 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.508     3.821    design_1_i/vga_0/U0/bg_red0
    SLICE_X53Y78         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.492    36.783    design_1_i/vga_0/U0/pix_clk
    SLICE_X53Y78         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/C
                         clock pessimism              0.417    37.200    
                         clock uncertainty           -0.098    37.102    
    SLICE_X53Y78         FDRE (Setup_fdre_C_CE)      -0.205    36.897    design_1_i/vga_0/U0/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                         36.897    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 33.075    

Slack (MET) :             33.075ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.843ns (29.612%)  route 4.381ns (70.388%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 36.783 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.508     3.821    design_1_i/vga_0/U0/bg_red0
    SLICE_X53Y78         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.492    36.783    design_1_i/vga_0/U0/pix_clk
    SLICE_X53Y78         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/C
                         clock pessimism              0.417    37.200    
                         clock uncertainty           -0.098    37.102    
    SLICE_X53Y78         FDRE (Setup_fdre_C_CE)      -0.205    36.897    design_1_i/vga_0/U0/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                         36.897    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 33.075    

Slack (MET) :             33.112ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 1.843ns (29.617%)  route 4.380ns (70.383%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 36.783 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.507     3.820    design_1_i/vga_0/U0/bg_red0
    SLICE_X54Y78         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.492    36.783    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y78         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/C
                         clock pessimism              0.417    37.200    
                         clock uncertainty           -0.098    37.102    
    SLICE_X54Y78         FDRE (Setup_fdre_C_CE)      -0.169    36.933    design_1_i/vga_0/U0/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                          -3.820    
  -------------------------------------------------------------------
                         slack                                 33.112    

Slack (MET) :             33.170ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 1.843ns (30.064%)  route 4.287ns (69.936%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 36.784 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.415     3.728    design_1_i/vga_0/U0/bg_red0
    SLICE_X52Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.493    36.784    design_1_i/vga_0/U0/pix_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/C
                         clock pessimism              0.417    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X52Y79         FDRE (Setup_fdre_C_CE)      -0.205    36.898    design_1_i/vga_0/U0/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                         36.898    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                 33.170    

Slack (MET) :             33.210ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.843ns (30.264%)  route 4.247ns (69.736%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 36.784 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.374     3.687    design_1_i/vga_0/U0/bg_red0
    SLICE_X53Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.493    36.784    design_1_i/vga_0/U0/pix_clk
    SLICE_X53Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/C
                         clock pessimism              0.417    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X53Y80         FDRE (Setup_fdre_C_CE)      -0.205    36.898    design_1_i/vga_0/U0/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         36.898    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                 33.210    

Slack (MET) :             33.210ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.843ns (30.264%)  route 4.247ns (69.736%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 36.784 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.374     3.687    design_1_i/vga_0/U0/bg_red0
    SLICE_X52Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.493    36.784    design_1_i/vga_0/U0/pix_clk
    SLICE_X52Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/C
                         clock pessimism              0.417    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X52Y80         FDRE (Setup_fdre_C_CE)      -0.205    36.898    design_1_i/vga_0/U0/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         36.898    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                 33.210    

Slack (MET) :             33.210ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.843ns (30.264%)  route 4.247ns (69.736%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 36.784 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.374     3.687    design_1_i/vga_0/U0/bg_red0
    SLICE_X53Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.493    36.784    design_1_i/vga_0/U0/pix_clk
    SLICE_X53Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[2]/C
                         clock pessimism              0.417    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X53Y80         FDRE (Setup_fdre_C_CE)      -0.205    36.898    design_1_i/vga_0/U0/bg_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         36.898    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                 33.210    

Slack (MET) :             33.210ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.843ns (30.264%)  route 4.247ns (69.736%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 36.784 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.374     3.687    design_1_i/vga_0/U0/bg_red0
    SLICE_X52Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.493    36.784    design_1_i/vga_0/U0/pix_clk
    SLICE_X52Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[3]/C
                         clock pessimism              0.417    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X52Y80         FDRE (Setup_fdre_C_CE)      -0.205    36.898    design_1_i/vga_0/U0/bg_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         36.898    
                         arrival time                          -3.687    
  -------------------------------------------------------------------
                         slack                                 33.210    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.843ns (30.298%)  route 4.240ns (69.702%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 36.784 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.367     3.680    design_1_i/vga_0/U0/bg_red0
    SLICE_X54Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.493    36.784    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/C
                         clock pessimism              0.417    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X54Y79         FDRE (Setup_fdre_C_CE)      -0.169    36.934    design_1_i/vga_0/U0/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                         36.934    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 33.253    

Slack (MET) :             33.253ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_vga_design_1_clk_wiz_0_0 rise@39.722ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.843ns (30.298%)  route 4.240ns (69.702%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 36.784 - 39.722 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.619    -2.402    design_1_i/vga_0/U0/pix_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -1.884 f  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=29, routed)          1.328    -0.556    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X47Y82         LUT2 (Prop_lut2_I1_O)        0.124    -0.432 r  design_1_i/vga_0/U0/fr_address[18]_i_6/O
                         net (fo=1, routed)           0.000    -0.432    design_1_i/vga_0/U0/fr_address[18]_i_6_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     0.104 r  design_1_i/vga_0/U0/fr_address_reg[18]_i_1/CO[2]
                         net (fo=42, routed)          1.256     1.360    design_1_i/vga_0/U0/ltOp_1
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.339     1.699 r  design_1_i/vga_0/U0/bg_red[3]_i_5/O
                         net (fo=9, routed)           1.288     2.987    design_1_i/vga_0/U0/bg_red[3]_i_5_n_0
    SLICE_X52Y79         LUT4 (Prop_lut4_I1_O)        0.326     3.313 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.367     3.680    design_1_i/vga_0/U0/bg_red0
    SLICE_X54Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     39.722    39.722 r  
    E3                   IBUF                         0.000    39.722 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    40.884    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.560 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.199    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.290 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.493    36.784    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/C
                         clock pessimism              0.417    37.201    
                         clock uncertainty           -0.098    37.103    
    SLICE_X54Y79         FDRE (Setup_fdre_C_CE)      -0.169    36.934    design_1_i/vga_0/U0/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                         36.934    
                         arrival time                          -3.680    
  -------------------------------------------------------------------
                         slack                                 33.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/vga_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.557    -0.857    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y81         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  design_1_i/vga_0/U0/bg_green_d_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.606    design_1_i/vga_0/U0/bg_green_d[1]
    SLICE_X54Y81         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.825    -1.286    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y81         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[1]/C
                         clock pessimism              0.442    -0.844    
    SLICE_X54Y81         FDRE (Hold_fdre_C_D)         0.063    -0.781    design_1_i/vga_0/U0/vga_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/vga_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.557    -0.857    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y81         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  design_1_i/vga_0/U0/bg_green_d_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.600    design_1_i/vga_0/U0/bg_green_d[3]
    SLICE_X54Y83         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.827    -1.284    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y83         FDRE                                         r  design_1_i/vga_0/U0/vga_green_reg[3]/C
                         clock pessimism              0.443    -0.841    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.052    -0.789    design_1_i/vga_0/U0/vga_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_green_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.555    -0.859    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.695 r  design_1_i/vga_0/U0/bg_green_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.583    design_1_i/vga_0/U0/bg_green_reg_n_0_[0]
    SLICE_X55Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.824    -1.287    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[0]/C
                         clock pessimism              0.443    -0.844    
    SLICE_X55Y80         FDRE (Hold_fdre_C_D)         0.070    -0.774    design_1_i/vga_0/U0/bg_green_d_reg[0]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/bg_green_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.555    -0.859    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y79         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.695 r  design_1_i/vga_0/U0/bg_green_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.583    design_1_i/vga_0/U0/bg_green_reg_n_0_[2]
    SLICE_X55Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.824    -1.287    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y80         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[2]/C
                         clock pessimism              0.443    -0.844    
    SLICE_X55Y80         FDRE (Hold_fdre_C_D)         0.066    -0.778    design_1_i/vga_0/U0/bg_green_d_reg[2]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_red_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.559    -0.855    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y83         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.691 r  design_1_i/vga_0/U0/bg_red_d_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.581    design_1_i/vga_0/U0/bg_red_d[2]
    SLICE_X54Y83         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.827    -1.284    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y83         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[2]/C
                         clock pessimism              0.429    -0.855    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.063    -0.792    design_1_i/vga_0/U0/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.952%)  route 0.097ns (28.048%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.858    design_1_i/vga_0/U0/pix_clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/vga_0/U0/val_tmp_reg[3]/Q
                         net (fo=3, routed)           0.097    -0.620    design_1_i/vga_0/U0/val_tmp_reg[3]
    SLICE_X49Y78         LUT4 (Prop_lut4_I0_O)        0.045    -0.575 r  design_1_i/vga_0/U0/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000    -0.575    design_1_i/vga_0/U0/i__carry_i_5__2_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.512 r  design_1_i/vga_0/U0/_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.512    design_1_i/vga_0/U0/fr_address[3]
    SLICE_X49Y78         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.825    -1.286    design_1_i/vga_0/U0/pix_clk
    SLICE_X49Y78         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/C
                         clock pessimism              0.441    -0.845    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.105    -0.740    design_1_i/vga_0/U0/fr_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.938%)  route 0.097ns (28.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.557    -0.857    design_1_i/vga_0/U0/pix_clk
    SLICE_X48Y79         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.716 r  design_1_i/vga_0/U0/val_tmp_reg[7]/Q
                         net (fo=3, routed)           0.097    -0.619    design_1_i/vga_0/U0/val_tmp_reg[7]
    SLICE_X49Y79         LUT4 (Prop_lut4_I0_O)        0.045    -0.574 r  design_1_i/vga_0/U0/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.574    design_1_i/vga_0/U0/i__carry__0_i_5_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.511 r  design_1_i/vga_0/U0/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.511    design_1_i/vga_0/U0/fr_address[7]
    SLICE_X49Y79         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.826    -1.285    design_1_i/vga_0/U0/pix_clk
    SLICE_X49Y79         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[7]/C
                         clock pessimism              0.441    -0.844    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.105    -0.739    design_1_i/vga_0/U0/fr_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.249ns (71.938%)  route 0.097ns (28.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.559    -0.855    design_1_i/vga_0/U0/pix_clk
    SLICE_X48Y81         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/vga_0/U0/val_tmp_reg[15]/Q
                         net (fo=3, routed)           0.097    -0.617    design_1_i/vga_0/U0/val_tmp_reg[15]
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/vga_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.572    design_1_i/vga_0/U0/i__carry__2_i_5_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.509 r  design_1_i/vga_0/U0/_inferred__4/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.509    design_1_i/vga_0/U0/fr_address[15]
    SLICE_X49Y81         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.828    -1.283    design_1_i/vga_0/U0/pix_clk
    SLICE_X49Y81         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/C
                         clock pessimism              0.441    -0.842    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.105    -0.737    design_1_i/vga_0/U0/fr_address_reg[15]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/vga_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.559    -0.855    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y83         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  design_1_i/vga_0/U0/bg_blue_d_reg[2]/Q
                         net (fo=1, routed)           0.172    -0.542    design_1_i/vga_0/U0/bg_blue_d[2]
    SLICE_X54Y86         FDRE                                         r  design_1_i/vga_0/U0/vga_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.829    -1.282    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y86         FDRE                                         r  design_1_i/vga_0/U0/vga_blue_reg[2]/C
                         clock pessimism              0.443    -0.839    
    SLICE_X54Y86         FDRE (Hold_fdre_C_D)         0.063    -0.776    design_1_i/vga_0/U0/vga_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.566%)  route 0.097ns (27.434%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.556    -0.858    design_1_i/vga_0/U0/pix_clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.717 r  design_1_i/vga_0/U0/val_tmp_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.620    design_1_i/vga_0/U0/val_tmp_reg[0]
    SLICE_X49Y78         LUT2 (Prop_lut2_I0_O)        0.045    -0.575 r  design_1_i/vga_0/U0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    -0.575    design_1_i/vga_0/U0/i__carry_i_8__0_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.505 r  design_1_i/vga_0/U0/_inferred__4/i__carry/O[0]
                         net (fo=1, routed)           0.000    -0.505    design_1_i/vga_0/U0/fr_address[0]
    SLICE_X49Y78         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.825    -1.286    design_1_i/vga_0/U0/pix_clk
    SLICE_X49Y78         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[0]/C
                         clock pessimism              0.441    -0.845    
    SLICE_X49Y78         FDRE (Hold_fdre_C_D)         0.105    -0.740    design_1_i/vga_0/U0/fr_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X51Y87     design_1_i/vga_0/U0/VGA_H_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X53Y80     design_1_i/vga_0/U0/bg_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X52Y80     design_1_i/vga_0/U0/bg_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X53Y80     design_1_i/vga_0/U0/bg_blue_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y87     design_1_i/vga_0/U0/VGA_H_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X54Y78     design_1_i/vga_0/U0/bg_green_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X53Y78     design_1_i/vga_0/U0/bg_green_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X53Y78     design_1_i/vga_0/U0/bg_red_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y87     design_1_i/vga_0/U0/h_sync_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y87     design_1_i/vga_0/U0/v_sync_d_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X50Y87     design_1_i/vga_0/U0/v_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y87     design_1_i/vga_0/U0/vga_V_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y87     design_1_i/vga_0/U0/VGA_H_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y81     design_1_i/vga_0/U0/bg_green_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X51Y87     design_1_i/vga_0/U0/VGA_H_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y83     design_1_i/vga_0/U0/bg_blue_d_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X55Y81     design_1_i/vga_0/U0/bg_green_d_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



