Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Oct 28 17:41:01 2022
| Host         : DESKTOP-55M8RCS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_module_control_sets_placed.rpt
| Design       : Top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             236 |           77 |
| No           | No                    | Yes                    |               8 |            2 |
| No           | Yes                   | No                     |             129 |           32 |
| Yes          | No                    | No                     |              60 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-------------------------+--------------------------+------------------+----------------+
|  d1/out        |                         |                          |                2 |              4 |
|  d1/out        |                         | s1/position_t[6]_i_1_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | B3/BCD[31]              |                          |                3 |              7 |
|  clk_IBUF_BUFG | s1/B2/BCD[31]           |                          |                2 |              7 |
| ~clk_IBUF_BUFG | s1/a_to_g1_t            |                          |                3 |              7 |
| ~clk_IBUF_BUFG | s1/a_to_g0_t            |                          |                3 |              7 |
|  d2/out        |                         | sin1/Fre_acc[7]_i_1_n_0  |                2 |              8 |
|  clk_IBUF_BUFG |                         | c1/clk_count[0]_i_1_n_0  |                7 |             27 |
|  clk_IBUF_BUFG |                         | c1/fre0                  |                5 |             32 |
|  clk_IBUF_BUFG | c1/fre_out[31]_i_1_n_0  |                          |               10 |             32 |
|  u1/out_BUFG   | c1/ulk_count[0]_i_2_n_0 | c1/ulk_count[0]_i_1_n_0  |                8 |             32 |
|  clk_IBUF_BUFG |                         | d2/div[0]_i_1__0_n_0     |                9 |             33 |
|  clk_IBUF_BUFG |                         | d1/clear                 |                9 |             33 |
| ~clk_IBUF_BUFG |                         |                          |               25 |             61 |
|  clk_IBUF_BUFG |                         |                          |               50 |            171 |
+----------------+-------------------------+--------------------------+------------------+----------------+


