

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Mon Oct  7 15:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3154|     3154|  10.503 us|  10.503 us|  3154|  3154|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop0_loop1  |     3152|     3152|         4|          1|          1|  3150|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       98|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      180|    -|
|Register             |        -|     -|      429|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      429|      278|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_7ns_12_4_1_U183  |mac_muladd_5ns_7ns_7ns_12_4_1  |  i0 * i1 + i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_358_p2              |         +|   0|  0|  19|          12|           1|
    |add_ln24_fu_370_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln25_fu_402_p2                |         +|   0|  0|  14|           7|           1|
    |ap_condition_319                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_352_p2               |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln25_fu_376_p2               |      icmp|   0|  0|  14|           7|           6|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_390_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln24_fu_382_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  98|          49|          31|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_v2_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v3_load              |   9|          2|    7|         14|
    |indvar_flatten_fu_102                 |   9|          2|   12|         24|
    |v2_fu_98                              |   9|          2|    5|         10|
    |v3_fu_94                              |   9|          2|    7|         14|
    |v67_0_0_blk_n                         |   9|          2|    1|          2|
    |v67_0_1_blk_n                         |   9|          2|    1|          2|
    |v67_1_0_blk_n                         |   9|          2|    1|          2|
    |v67_1_1_blk_n                         |   9|          2|    1|          2|
    |v67_2_0_blk_n                         |   9|          2|    1|          2|
    |v67_2_1_blk_n                         |   9|          2|    1|          2|
    |v67_3_0_blk_n                         |   9|          2|    1|          2|
    |v67_3_1_blk_n                         |   9|          2|    1|          2|
    |v67_4_0_blk_n                         |   9|          2|    1|          2|
    |v67_4_1_blk_n                         |   9|          2|    1|          2|
    |v67_5_0_blk_n                         |   9|          2|    1|          2|
    |v67_5_1_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 180|         40|   62|        124|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_102              |  12|   0|   12|          0|
    |select_ln24_reg_475                |   7|   0|    7|          0|
    |select_ln24_reg_475_pp0_iter1_reg  |   7|   0|    7|          0|
    |v2_fu_98                           |   5|   0|    5|          0|
    |v3_fu_94                           |   7|   0|    7|          0|
    |v6_10_reg_540                      |  32|   0|   32|          0|
    |v6_11_reg_545                      |  32|   0|   32|          0|
    |v6_1_reg_495                       |  32|   0|   32|          0|
    |v6_2_reg_500                       |  32|   0|   32|          0|
    |v6_3_reg_505                       |  32|   0|   32|          0|
    |v6_4_reg_510                       |  32|   0|   32|          0|
    |v6_5_reg_515                       |  32|   0|   32|          0|
    |v6_6_reg_520                       |  32|   0|   32|          0|
    |v6_7_reg_525                       |  32|   0|   32|          0|
    |v6_8_reg_530                       |  32|   0|   32|          0|
    |v6_9_reg_535                       |  32|   0|   32|          0|
    |v6_reg_490                         |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 429|   0|  429|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v67_0_0_dout            |   in|   32|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_num_data_valid  |   in|   13|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_fifo_cap        |   in|   13|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_empty_n         |   in|    1|     ap_fifo|       v67_0_0|       pointer|
|v67_0_0_read            |  out|    1|     ap_fifo|       v67_0_0|       pointer|
|v67_0_1_dout            |   in|   32|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_num_data_valid  |   in|   13|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_fifo_cap        |   in|   13|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_empty_n         |   in|    1|     ap_fifo|       v67_0_1|       pointer|
|v67_0_1_read            |  out|    1|     ap_fifo|       v67_0_1|       pointer|
|v67_1_0_dout            |   in|   32|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_num_data_valid  |   in|   13|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_fifo_cap        |   in|   13|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_empty_n         |   in|    1|     ap_fifo|       v67_1_0|       pointer|
|v67_1_0_read            |  out|    1|     ap_fifo|       v67_1_0|       pointer|
|v67_1_1_dout            |   in|   32|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_num_data_valid  |   in|   13|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_fifo_cap        |   in|   13|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_empty_n         |   in|    1|     ap_fifo|       v67_1_1|       pointer|
|v67_1_1_read            |  out|    1|     ap_fifo|       v67_1_1|       pointer|
|v67_2_0_dout            |   in|   32|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_num_data_valid  |   in|   13|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_fifo_cap        |   in|   13|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_empty_n         |   in|    1|     ap_fifo|       v67_2_0|       pointer|
|v67_2_0_read            |  out|    1|     ap_fifo|       v67_2_0|       pointer|
|v67_2_1_dout            |   in|   32|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_num_data_valid  |   in|   13|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_fifo_cap        |   in|   13|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_empty_n         |   in|    1|     ap_fifo|       v67_2_1|       pointer|
|v67_2_1_read            |  out|    1|     ap_fifo|       v67_2_1|       pointer|
|v67_3_0_dout            |   in|   32|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_num_data_valid  |   in|   13|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_fifo_cap        |   in|   13|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_empty_n         |   in|    1|     ap_fifo|       v67_3_0|       pointer|
|v67_3_0_read            |  out|    1|     ap_fifo|       v67_3_0|       pointer|
|v67_3_1_dout            |   in|   32|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_num_data_valid  |   in|   13|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_fifo_cap        |   in|   13|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_empty_n         |   in|    1|     ap_fifo|       v67_3_1|       pointer|
|v67_3_1_read            |  out|    1|     ap_fifo|       v67_3_1|       pointer|
|v67_4_0_dout            |   in|   32|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_num_data_valid  |   in|   13|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_fifo_cap        |   in|   13|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_empty_n         |   in|    1|     ap_fifo|       v67_4_0|       pointer|
|v67_4_0_read            |  out|    1|     ap_fifo|       v67_4_0|       pointer|
|v67_4_1_dout            |   in|   32|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_num_data_valid  |   in|   13|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_fifo_cap        |   in|   13|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_empty_n         |   in|    1|     ap_fifo|       v67_4_1|       pointer|
|v67_4_1_read            |  out|    1|     ap_fifo|       v67_4_1|       pointer|
|v67_5_0_dout            |   in|   32|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_num_data_valid  |   in|   13|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_fifo_cap        |   in|   13|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_empty_n         |   in|    1|     ap_fifo|       v67_5_0|       pointer|
|v67_5_0_read            |  out|    1|     ap_fifo|       v67_5_0|       pointer|
|v67_5_1_dout            |   in|   32|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_num_data_valid  |   in|   13|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_fifo_cap        |   in|   13|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_empty_n         |   in|    1|     ap_fifo|       v67_5_1|       pointer|
|v67_5_1_read            |  out|    1|     ap_fifo|       v67_5_1|       pointer|
|v66_0_0_address0        |  out|   12|   ap_memory|       v66_0_0|         array|
|v66_0_0_ce0             |  out|    1|   ap_memory|       v66_0_0|         array|
|v66_0_0_we0             |  out|    1|   ap_memory|       v66_0_0|         array|
|v66_0_0_d0              |  out|   32|   ap_memory|       v66_0_0|         array|
|v66_0_1_address0        |  out|   12|   ap_memory|       v66_0_1|         array|
|v66_0_1_ce0             |  out|    1|   ap_memory|       v66_0_1|         array|
|v66_0_1_we0             |  out|    1|   ap_memory|       v66_0_1|         array|
|v66_0_1_d0              |  out|   32|   ap_memory|       v66_0_1|         array|
|v66_1_0_address0        |  out|   12|   ap_memory|       v66_1_0|         array|
|v66_1_0_ce0             |  out|    1|   ap_memory|       v66_1_0|         array|
|v66_1_0_we0             |  out|    1|   ap_memory|       v66_1_0|         array|
|v66_1_0_d0              |  out|   32|   ap_memory|       v66_1_0|         array|
|v66_1_1_address0        |  out|   12|   ap_memory|       v66_1_1|         array|
|v66_1_1_ce0             |  out|    1|   ap_memory|       v66_1_1|         array|
|v66_1_1_we0             |  out|    1|   ap_memory|       v66_1_1|         array|
|v66_1_1_d0              |  out|   32|   ap_memory|       v66_1_1|         array|
|v66_2_0_address0        |  out|   12|   ap_memory|       v66_2_0|         array|
|v66_2_0_ce0             |  out|    1|   ap_memory|       v66_2_0|         array|
|v66_2_0_we0             |  out|    1|   ap_memory|       v66_2_0|         array|
|v66_2_0_d0              |  out|   32|   ap_memory|       v66_2_0|         array|
|v66_2_1_address0        |  out|   12|   ap_memory|       v66_2_1|         array|
|v66_2_1_ce0             |  out|    1|   ap_memory|       v66_2_1|         array|
|v66_2_1_we0             |  out|    1|   ap_memory|       v66_2_1|         array|
|v66_2_1_d0              |  out|   32|   ap_memory|       v66_2_1|         array|
|v66_3_0_address0        |  out|   12|   ap_memory|       v66_3_0|         array|
|v66_3_0_ce0             |  out|    1|   ap_memory|       v66_3_0|         array|
|v66_3_0_we0             |  out|    1|   ap_memory|       v66_3_0|         array|
|v66_3_0_d0              |  out|   32|   ap_memory|       v66_3_0|         array|
|v66_3_1_address0        |  out|   12|   ap_memory|       v66_3_1|         array|
|v66_3_1_ce0             |  out|    1|   ap_memory|       v66_3_1|         array|
|v66_3_1_we0             |  out|    1|   ap_memory|       v66_3_1|         array|
|v66_3_1_d0              |  out|   32|   ap_memory|       v66_3_1|         array|
|v66_4_0_address0        |  out|   12|   ap_memory|       v66_4_0|         array|
|v66_4_0_ce0             |  out|    1|   ap_memory|       v66_4_0|         array|
|v66_4_0_we0             |  out|    1|   ap_memory|       v66_4_0|         array|
|v66_4_0_d0              |  out|   32|   ap_memory|       v66_4_0|         array|
|v66_4_1_address0        |  out|   12|   ap_memory|       v66_4_1|         array|
|v66_4_1_ce0             |  out|    1|   ap_memory|       v66_4_1|         array|
|v66_4_1_we0             |  out|    1|   ap_memory|       v66_4_1|         array|
|v66_4_1_d0              |  out|   32|   ap_memory|       v66_4_1|         array|
|v66_5_0_address0        |  out|   12|   ap_memory|       v66_5_0|         array|
|v66_5_0_ce0             |  out|    1|   ap_memory|       v66_5_0|         array|
|v66_5_0_we0             |  out|    1|   ap_memory|       v66_5_0|         array|
|v66_5_0_d0              |  out|   32|   ap_memory|       v66_5_0|         array|
|v66_5_1_address0        |  out|   12|   ap_memory|       v66_5_1|         array|
|v66_5_1_ce0             |  out|    1|   ap_memory|       v66_5_1|         array|
|v66_5_1_we0             |  out|    1|   ap_memory|       v66_5_1|         array|
|v66_5_1_d0              |  out|   32|   ap_memory|       v66_5_1|         array|
+------------------------+-----+-----+------------+--------------+--------------+

