<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='7800' type='7785'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='15151'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='29596'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='147' u='r' c='_ZL15isYMMLoadOpcodej'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='187' c='_ZL28isPotentialBlockedMemCpyPairjj'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='245' c='_ZL21getYMMtoXMMLoadOpcodej'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='941'/>
<use f='llvm/llvm/lib/Target/X86/X86FastISel.cpp' l='418' u='r' c='_ZN12_GLOBAL__N_111X86FastISel15X86FastEmitLoadEN4llvm3MVTERNS1_14X86AddressModeEPNS1_17MachineMemOperandERjj'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='57258' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='57258' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='852'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='759' c='_ZL17isFrameLoadOpcodeiRj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='1053' c='_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3643' u='r' c='_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6600' c='_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6683' c='_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='7079'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='451' u='r' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86MCInstLower.cpp' l='2207' macro='1' c='_ZL19addConstantCommentsPKN4llvm12MachineInstrERNS_10MCStreamerE'/>
