// Seed: 4033392119
module module_0;
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output logic id_2,
    inout  tri   id_3,
    inout  wire  id_4,
    output wand  id_5
);
  assign id_4 = 1;
  initial begin : LABEL_0
    if (-1'b0) begin : LABEL_1
      $signed(22);
      ;
      id_2 = 1;
    end
    begin : LABEL_2
      id_0 <= -1'h0 !== -1'b0;
      @((id_1)) id_0 = 1;
    end
  end
  assign id_4 = -1;
  module_0 modCall_1 ();
endmodule
