#ifndef _RISCV_ANDES45_H
#define _RISCV_ANDES45_H

/* Memory and Miscellaneous Registers */
#define CSR_MCACHECTL		0x7ca
#define CSR_MCCTLCOMMAND	0x7cc

#endif /* _RISCV_ANDES45_H */
