Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Dec 10 10:12:00 2019
| Host         : student03 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file fsm_counter_control_sets_placed.rpt
| Design       : fsm_counter
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      3 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               7 |            7 |
| No           | Yes                   | No                     |              31 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+------------------------------------+------------------+----------------+
|             Clock Signal            | Enable Signal |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------+------------------------------------+------------------+----------------+
|  p_2_in                             |               | next_state[0]_i_1_n_0              |                1 |              1 |
|  p_2_in                             |               | slow_counter_reg[0]__0_LDC_i_1_n_0 |                1 |              1 |
|  p_2_in                             |               | slow_counter_reg[0]__0_LDC_i_2_n_0 |                1 |              1 |
|  p_2_in                             |               | slow_counter_reg[1]__0_LDC_i_1_n_0 |                1 |              1 |
|  p_2_in                             |               | slow_counter_reg[1]__0_LDC_i_2_n_0 |                1 |              1 |
|  p_2_in                             |               | slow_counter_reg[2]__0_LDC_i_1_n_0 |                1 |              1 |
|  p_2_in                             |               | slow_counter_reg[2]__0_LDC_i_2_n_0 |                1 |              1 |
|  slow_counter_reg[0]__0_LDC_i_1_n_0 |               | slow_counter_reg[0]__0_LDC_i_2_n_0 |                1 |              1 |
|  slow_counter_reg[1]__0_LDC_i_1_n_0 |               | slow_counter_reg[1]__0_LDC_i_2_n_0 |                1 |              1 |
|  slow_counter_reg[2]__0_LDC_i_1_n_0 |               | slow_counter_reg[2]__0_LDC_i_2_n_0 |                1 |              1 |
|  p_2_in                             |               |                                    |                2 |              3 |
|  clk_IBUF_BUFG                      |               | rst_IBUF                           |                7 |             28 |
+-------------------------------------+---------------+------------------------------------+------------------+----------------+


