i<>.\..\..\design_top.v
i<>.\..\..\top_pll.v
i<>.\..\..\UART\uart_fifo.v
i<>.\..\..\ftdi_fifo\ftdi_fifo.v
i<>.\..\..\RAM_Fifo\fifo_sync.v
i<>.\..\..\ftdi_fifo\ft2232h_async.v
i<>.\..\..\UART\uart.v
i<>.\..\..\memory\ram_blocks.v
i<>.\..\..\testbench\top_TB.v
i<>.\src\TestBench\fifo_sync_8bit_TB.v
i<>.\..\..\ftdi_fifo\ft2232h_async_TB.v
i<>.\..\..\ftdi_fifo\ftdi_fifo_async_TB.v
i<>.\..\..\RAM_Fifo\packet_to_fifo_TB.v
i<>.\..\..\RAM_Fifo\packet_to_fifo.v
i<>.\..\..\adc\adc_to_packet.v
i<>.\..\..\adc\adc_to_packet_TB.v
