{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1515664982699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1515664982699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 18:03:02 2018 " "Processing started: Thu Jan 11 18:03:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1515664982699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1515664982699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUTest -c ALUTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUTest -c ALUTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1515664982699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1515664983499 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../tuozhan/A.v " "Can't analyze file -- file ../tuozhan/A.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1515664983724 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../tuozhan/clk_1.v " "Can't analyze file -- file ../tuozhan/clk_1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1515664983726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alutest.v 1 1 " "Found 1 design units, including 1 entities, in source file alutest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "ALUTest.v" "" { Text "E:/perfect/ALUTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1515664983729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1515664983729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "E:/perfect/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1515664983731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1515664983731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/perfect/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1515664983733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1515664983733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1515664983735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1515664983735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "E:/perfect/SEG7_LUT_8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1515664983736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1515664983736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "E:/perfect/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1515664983738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1515664983738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "E:/perfect/Block3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1515664983740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1515664983740 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block3 " "Elaborating entity \"Block3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1515664983803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:inst4 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:inst4\"" {  } { { "Block3.bdf" "inst4" { Schematic "E:/perfect/Block3.bdf" { { 200 1520 1704 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1515664983846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:inst4\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:inst4\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "E:/perfect/SEG7_LUT_8.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1515664983876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst8 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst8\"" {  } { { "Block3.bdf" "inst8" { Schematic "E:/perfect/Block3.bdf" { { 160 1312 1464 320 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1515664983889 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux4.v(11) " "Verilog HDL Case Statement warning at mux4.v(11): incomplete case statement has no default case item" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1515664983889 "|Block3|mux4:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ou mux4.v(11) " "Verilog HDL Always Construct warning at mux4.v(11): inferring latch(es) for variable \"ou\", which holds its previous value in one or more paths through the always construct" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1515664983889 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[0\] mux4.v(11) " "Inferred latch for \"ou\[0\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983890 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[1\] mux4.v(11) " "Inferred latch for \"ou\[1\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983891 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[2\] mux4.v(11) " "Inferred latch for \"ou\[2\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983891 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[3\] mux4.v(11) " "Inferred latch for \"ou\[3\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983891 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[4\] mux4.v(11) " "Inferred latch for \"ou\[4\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983891 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[5\] mux4.v(11) " "Inferred latch for \"ou\[5\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983891 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[6\] mux4.v(11) " "Inferred latch for \"ou\[6\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983891 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[7\] mux4.v(11) " "Inferred latch for \"ou\[7\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[8\] mux4.v(11) " "Inferred latch for \"ou\[8\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[9\] mux4.v(11) " "Inferred latch for \"ou\[9\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[10\] mux4.v(11) " "Inferred latch for \"ou\[10\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[11\] mux4.v(11) " "Inferred latch for \"ou\[11\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[12\] mux4.v(11) " "Inferred latch for \"ou\[12\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[13\] mux4.v(11) " "Inferred latch for \"ou\[13\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[14\] mux4.v(11) " "Inferred latch for \"ou\[14\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983892 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[15\] mux4.v(11) " "Inferred latch for \"ou\[15\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[16\] mux4.v(11) " "Inferred latch for \"ou\[16\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[17\] mux4.v(11) " "Inferred latch for \"ou\[17\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[18\] mux4.v(11) " "Inferred latch for \"ou\[18\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[19\] mux4.v(11) " "Inferred latch for \"ou\[19\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[20\] mux4.v(11) " "Inferred latch for \"ou\[20\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[21\] mux4.v(11) " "Inferred latch for \"ou\[21\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[22\] mux4.v(11) " "Inferred latch for \"ou\[22\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[23\] mux4.v(11) " "Inferred latch for \"ou\[23\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983893 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[24\] mux4.v(11) " "Inferred latch for \"ou\[24\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[25\] mux4.v(11) " "Inferred latch for \"ou\[25\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[26\] mux4.v(11) " "Inferred latch for \"ou\[26\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[27\] mux4.v(11) " "Inferred latch for \"ou\[27\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[28\] mux4.v(11) " "Inferred latch for \"ou\[28\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[29\] mux4.v(11) " "Inferred latch for \"ou\[29\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[30\] mux4.v(11) " "Inferred latch for \"ou\[30\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ou\[31\] mux4.v(11) " "Inferred latch for \"ou\[31\]\" at mux4.v(11)" {  } { { "mux4.v" "" { Text "E:/perfect/mux4.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1515664983894 "|Block3|mux4:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst1\"" {  } { { "Block3.bdf" "inst1" { Schematic "E:/perfect/Block3.bdf" { { 192 872 1008 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1515664983906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUTest ALUTest:inst " "Elaborating entity \"ALUTest\" for hierarchy \"ALUTest:inst\"" {  } { { "Block3.bdf" "inst" { Schematic "E:/perfect/Block3.bdf" { { 208 672 816 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1515664983918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst2\"" {  } { { "Block3.bdf" "inst2" { Schematic "E:/perfect/Block3.bdf" { { 192 1088 1224 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1515664983929 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst9 clk_1 " "Node instance \"inst9\" instantiates undefined entity \"clk_1\"" {  } { { "Block3.bdf" "inst9" { Schematic "E:/perfect/Block3.bdf" { { 8 504 600 104 "inst9" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1515664983958 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst10 A " "Node instance \"inst10\" instantiates undefined entity \"A\"" {  } { { "Block3.bdf" "inst10" { Schematic "E:/perfect/Block3.bdf" { { 8 672 800 136 "inst10" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1515664983958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1515664984219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 11 18:03:04 2018 " "Processing ended: Thu Jan 11 18:03:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1515664984219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1515664984219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1515664984219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1515664984219 ""}
