TimeQuest Timing Analyzer report for dds_and_nios_lab
Tue Apr 04 18:36:01 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'PLL1|altpll_component|pll|clk[2]'
 13. Setup: 'freqgen_plots'
 14. Setup: 'CLOCK_50'
 15. Setup: 'SW[1]'
 16. Setup: 'PLL1|altpll_component|pll|clk[0]'
 17. Setup: 'CLK_25MHZ'
 18. Setup: 'hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy'
 19. Setup: 'signal_generator:Generate_1Hz_Clock|outclk'
 20. Hold: 'SW[1]'
 21. Hold: 'CLOCK_50'
 22. Hold: 'CLK_25MHZ'
 23. Hold: 'PLL1|altpll_component|pll|clk[0]'
 24. Hold: 'PLL1|altpll_component|pll|clk[2]'
 25. Hold: 'signal_generator:Generate_1Hz_Clock|outclk'
 26. Hold: 'freqgen_plots'
 27. Hold: 'hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy'
 28. Recovery: 'PLL1|altpll_component|pll|clk[2]'
 29. Recovery: 'PLL1|altpll_component|pll|clk[0]'
 30. Recovery: 'CLOCK_50'
 31. Recovery: 'CLK_25MHZ'
 32. Removal: 'PLL1|altpll_component|pll|clk[2]'
 33. Removal: 'CLK_25MHZ'
 34. Removal: 'CLOCK_50'
 35. Removal: 'PLL1|altpll_component|pll|clk[0]'
 36. Minimum Pulse Width: 'PLL1|altpll_component|pll|clk[0]'
 37. Minimum Pulse Width: 'CLOCK_50'
 38. Minimum Pulse Width: 'PLL1|altpll_component|pll|clk[2]'
 39. Minimum Pulse Width: 'CLK_25MHZ'
 40. Minimum Pulse Width: 'hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy'
 41. Minimum Pulse Width: 'signal_generator:Generate_1Hz_Clock|outclk'
 42. Minimum Pulse Width: 'SW[1]'
 43. Minimum Pulse Width: 'altera_reserved_tck'
 44. Minimum Pulse Width: 'freqgen_plots'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Recovery Transfers
 52. Removal Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; dds_and_nios_lab                                                  ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Slow Model                                                        ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------+
; SDC File List                                                                                 ;
+-----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                             ; Status ; Read at                  ;
+-----------------------------------------------------------+--------+--------------------------+
; DE2_QSYS/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Apr 04 18:35:54 2017 ;
; DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.sdc       ; OK     ; Tue Apr 04 18:35:54 2017 ;
; DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc       ; OK     ; Tue Apr 04 18:35:55 2017 ;
; DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.sdc            ; OK     ; Tue Apr 04 18:35:55 2017 ;
; dds_and_nios_lab.sdc                                      ; OK     ; Tue Apr 04 18:35:55 2017 ;
+-----------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------+-----------+----------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period   ; Frequency ; Rise   ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                                                                                                                                                                            ;
+---------------------------------------------------------------+-----------+----------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                           ; Base      ; 40.000   ; 25.0 MHz  ; 0.000  ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { altera_reserved_tck }                                                                                                                                                            ;
; CLK_25MHZ                                                     ; Base      ; 39.000   ; 25.64 MHz ; 0.000  ; 19.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLK_25MHZ }                                                                                                                                                                      ;
; CLOCK_50                                                      ; Base      ; 20.000   ; 50.0 MHz  ; 0.000  ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_50 }                                                                                                                                                                       ;
; freqgen_plots                                                 ; Base      ; 1000.000 ; 1.0 MHz   ; 0.000  ; 500.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|tc_reg_temp } ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Base      ; 39.000   ; 25.64 MHz ; 0.000  ; 19.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy }                                                                                                                  ;
; PLL1|altpll_component|pll|clk[0]                              ; Generated ; 8.000    ; 125.0 MHz ; 0.000  ; 4.000   ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL1|altpll_component|pll|inclk[0] ; { PLL1|altpll_component|pll|clk[0] }                                                                                                                                               ;
; PLL1|altpll_component|pll|clk[1]                              ; Generated ; 8.000    ; 125.0 MHz ; -1.250 ; 2.750   ; 50.00      ; 2         ; 5           ; -56.3 ;        ;           ;            ; false    ; CLOCK_50 ; PLL1|altpll_component|pll|inclk[0] ; { PLL1|altpll_component|pll|clk[1] }                                                                                                                                               ;
; PLL1|altpll_component|pll|clk[2]                              ; Generated ; 25.000   ; 40.0 MHz  ; 0.000  ; 12.500  ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL1|altpll_component|pll|inclk[0] ; { PLL1|altpll_component|pll|clk[2] }                                                                                                                                               ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; Base      ; 39.000   ; 25.64 MHz ; 0.000  ; 19.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { signal_generator:Generate_1Hz_Clock|outclk }                                                                                                                                     ;
; SW[1]                                                         ; Base      ; 39.000   ; 25.64 MHz ; 0.000  ; 19.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { SW[1] }                                                                                                                                                                          ;
+---------------------------------------------------------------+-----------+----------+-----------+--------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                         ;
+------------+-----------------+---------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                                  ;
+------------+-----------------+---------------------------------------------------------------+-------------------------------------------------------+
; 59.27 MHz  ; 59.27 MHz       ; PLL1|altpll_component|pll|clk[2]                              ;                                                       ;
; 81.19 MHz  ; 81.19 MHz       ; CLOCK_50                                                      ;                                                       ;
; 86.76 MHz  ; 86.76 MHz       ; CLK_25MHZ                                                     ;                                                       ;
; 134.55 MHz ; 134.55 MHz      ; freqgen_plots                                                 ;                                                       ;
; 136.2 MHz  ; 136.2 MHz       ; PLL1|altpll_component|pll|clk[0]                              ;                                                       ;
; 186.6 MHz  ; 186.6 MHz       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ;                                                       ;
; 773.99 MHz ; 500.0 MHz       ; signal_generator:Generate_1Hz_Clock|outclk                    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------+
; Setup Summary                                                                          ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; PLL1|altpll_component|pll|clk[2]                              ; -7.058 ; -204.468      ;
; freqgen_plots                                                 ; -3.887 ; -49.761       ;
; CLOCK_50                                                      ; -0.272 ; -0.543        ;
; SW[1]                                                         ; 0.163  ; 0.000         ;
; PLL1|altpll_component|pll|clk[0]                              ; 0.658  ; 0.000         ;
; CLK_25MHZ                                                     ; 27.474 ; 0.000         ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 33.641 ; 0.000         ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; 37.708 ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Hold Summary                                                                           ;
+---------------------------------------------------------------+--------+---------------+
; Clock                                                         ; Slack  ; End Point TNS ;
+---------------------------------------------------------------+--------+---------------+
; SW[1]                                                         ; -1.104 ; -11.892       ;
; CLOCK_50                                                      ; 0.089  ; 0.000         ;
; CLK_25MHZ                                                     ; 0.391  ; 0.000         ;
; PLL1|altpll_component|pll|clk[0]                              ; 0.391  ; 0.000         ;
; PLL1|altpll_component|pll|clk[2]                              ; 0.391  ; 0.000         ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; 0.774  ; 0.000         ;
; freqgen_plots                                                 ; 0.780  ; 0.000         ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 1.472  ; 0.000         ;
+---------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Recovery Summary                                          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; PLL1|altpll_component|pll|clk[2] ; -2.507 ; -197.255      ;
; PLL1|altpll_component|pll|clk[0] ; 3.782  ; 0.000         ;
; CLOCK_50                         ; 4.893  ; 0.000         ;
; CLK_25MHZ                        ; 36.614 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Removal Summary                                          ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; PLL1|altpll_component|pll|clk[2] ; 1.028 ; 0.000         ;
; CLK_25MHZ                        ; 1.032 ; 0.000         ;
; CLOCK_50                         ; 1.038 ; 0.000         ;
; PLL1|altpll_component|pll|clk[0] ; 2.778 ; 0.000         ;
+----------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                             ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; PLL1|altpll_component|pll|clk[0]                              ; 1.620   ; 0.000         ;
; CLOCK_50                                                      ; 7.500   ; 0.000         ;
; PLL1|altpll_component|pll|clk[2]                              ; 10.373  ; 0.000         ;
; CLK_25MHZ                                                     ; 18.500  ; 0.000         ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 18.500  ; 0.000         ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; 18.500  ; 0.000         ;
; SW[1]                                                         ; 19.500  ; 0.000         ;
; altera_reserved_tck                                           ; 37.778  ; 0.000         ;
; freqgen_plots                                                 ; 497.620 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'PLL1|altpll_component|pll|clk[2]'                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+----------------+---------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node        ; Launch Clock                                                  ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+----------------+---------------------------------------------------------------+----------------------------------+--------------+------------+------------+
; -7.058 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.114     ; 5.980      ;
; -6.986 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.907      ;
; -6.975 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.896      ;
; -6.937 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.858      ;
; -6.936 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.857      ;
; -6.932 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.853      ;
; -6.932 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.853      ;
; -6.911 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.114     ; 5.833      ;
; -6.911 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_b_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.114     ; 5.833      ;
; -6.908 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.114     ; 5.830      ;
; -6.906 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.114     ; 5.828      ;
; -6.904 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.114     ; 5.826      ;
; -6.875 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.795      ;
; -6.865 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.785      ;
; -6.864 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.784      ;
; -6.860 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.780      ;
; -6.854 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.774      ;
; -6.853 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.773      ;
; -6.849 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.769      ;
; -6.839 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.760      ;
; -6.839 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_b_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.760      ;
; -6.839 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.759      ;
; -6.836 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.757      ;
; -6.834 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.755      ;
; -6.832 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_g_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.753      ;
; -6.830 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.751      ;
; -6.828 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.749      ;
; -6.828 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_b_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.749      ;
; -6.825 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.746      ;
; -6.823 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.744      ;
; -6.821 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.742      ;
; -6.821 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.742      ;
; -6.785 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.706      ;
; -6.785 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_b_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.706      ;
; -6.782 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.703      ;
; -6.780 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.701      ;
; -6.778 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.699      ;
; -6.737 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.657      ;
; -6.727 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.647      ;
; -6.683 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.604      ;
; -6.683 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_b_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.604      ;
; -6.683 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.604      ;
; -6.680 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.601      ;
; -6.678 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.599      ;
; -6.676 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.597      ;
; -6.670 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.591      ;
; -6.659 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.579      ;
; -6.658 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.578      ;
; -6.654 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3] ; video_g_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.574      ;
; -6.616 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_r_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.122     ; 5.530      ;
; -6.611 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.531      ;
; -6.610 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.530      ;
; -6.606 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_g_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.526      ;
; -6.596 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_b_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.122     ; 5.510      ;
; -6.593 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_b_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.122     ; 5.507      ;
; -6.591 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6] ; video_b_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.512      ;
; -6.590 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_r_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.122     ; 5.504      ;
; -6.590 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.510      ;
; -6.589 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_r_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.122     ; 5.503      ;
; -6.577 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.497      ;
; -6.553 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_b_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.108     ; 5.481      ;
; -6.550 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_r_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.108     ; 5.478      ;
; -6.544 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_r_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.457      ;
; -6.536 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.457      ;
; -6.536 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_b_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.457      ;
; -6.535 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.455      ;
; -6.534 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.454      ;
; -6.533 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_r_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.446      ;
; -6.533 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.454      ;
; -6.531 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.452      ;
; -6.530 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.450      ;
; -6.529 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5] ; video_g_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.450      ;
; -6.527 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_r_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.108     ; 5.455      ;
; -6.526 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_b_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.108     ; 5.454      ;
; -6.526 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0] ; video_b_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.108     ; 5.454      ;
; -6.524 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_b_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.437      ;
; -6.523 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7] ; video_g_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.444      ;
; -6.523 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7] ; video_b_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.444      ;
; -6.521 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_b_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.434      ;
; -6.520 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7] ; video_g_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.441      ;
; -6.518 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7] ; video_g_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.439      ;
; -6.518 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_r_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.431      ;
; -6.517 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_r_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.430      ;
; -6.516 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7] ; video_g_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.115     ; 5.437      ;
; -6.513 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_b_out[7] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.426      ;
; -6.510 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_b_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.423      ;
; -6.507 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_r_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.420      ;
; -6.506 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_r_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.419      ;
; -6.498 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6] ; video_g_out[0] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.418      ;
; -6.481 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_b_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.109     ; 5.408      ;
; -6.478 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_r_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.109     ; 5.405      ;
; -6.470 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_b_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.109     ; 5.397      ;
; -6.467 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2] ; video_r_out[4] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.109     ; 5.394      ;
; -6.460 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4] ; video_r_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.123     ; 5.373      ;
; -6.455 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_r_out[5] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.109     ; 5.382      ;
; -6.454 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_b_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.109     ; 5.381      ;
; -6.454 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_b_out[2] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.109     ; 5.381      ;
; -6.453 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1] ; video_r_out[6] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.373      ;
; -6.451 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6] ; video_g_out[3] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.371      ;
; -6.450 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6] ; video_g_out[1] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -2.116     ; 5.370      ;
+--------+-----------------------------------------------------------------+----------------+---------------------------------------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'freqgen_plots'                                                                                                                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------+--------------+------------+------------+
; Slack   ; From Node                                                           ; To Node                                                                                                                                                             ; Launch Clock                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------+--------------+------------+------------+
; -3.887  ; actual_selected_modulation[7]_958                                   ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg0 ; SW[1]                            ; freqgen_plots ; 0.500        ; -3.060     ; 1.292      ;
; -3.885  ; actual_selected_signal[5]_858                                       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg1 ; SW[1]                            ; freqgen_plots ; 0.500        ; -3.056     ; 1.294      ;
; -3.872  ; actual_selected_modulation[8]_968                                   ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg1 ; SW[1]                            ; freqgen_plots ; 0.500        ; -3.061     ; 1.276      ;
; -3.840  ; actual_selected_signal[8]_888                                       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_datain_reg0 ; SW[1]                            ; freqgen_plots ; 0.500        ; -3.015     ; 1.290      ;
; -3.589  ; actual_selected_signal[7]_878                                       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg3 ; SW[1]                            ; freqgen_plots ; 0.500        ; -3.020     ; 1.034      ;
; -3.589  ; actual_selected_signal[9]_898                                       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_datain_reg1 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.769     ; 1.285      ;
; -3.568  ; actual_selected_modulation[11]_998                                  ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg0 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.762     ; 1.271      ;
; -3.453  ; actual_selected_modulation[10]_988                                  ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg3 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.882     ; 1.036      ;
; -3.451  ; actual_selected_modulation[9]_978                                   ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg2 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.882     ; 1.034      ;
; -3.329  ; actual_selected_signal[6]_868                                       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg2 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.772     ; 1.022      ;
; -3.328  ; actual_selected_modulation[6]_948                                   ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_datain_reg1 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.762     ; 1.031      ;
; -3.327  ; actual_selected_signal[10]_908                                      ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_datain_reg2 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.757     ; 1.035      ;
; -3.323  ; actual_selected_modulation[5]_938                                   ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_datain_reg0 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.763     ; 1.025      ;
; -3.320  ; actual_selected_signal[11]_918                                      ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_datain_reg3 ; SW[1]                            ; freqgen_plots ; 0.500        ; -2.758     ; 1.027      ;
; 17.994  ; sync_fast2slow:sync_mod|reg3[8]                                     ; sync_fast2slow:sync_mod|reg2[8]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 1.919      ;
; 18.572  ; sync_fast2slow:sync_mod|reg3[11]                                    ; sync_fast2slow:sync_mod|reg2[11]                                                                                                                                    ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.111     ; 1.353      ;
; 18.792  ; sync_fast2slow:sync_sig|reg3[7]                                     ; sync_fast2slow:sync_sig|reg2[7]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.124     ; 1.120      ;
; 18.801  ; sync_fast2slow:sync_sig|reg3[5]                                     ; sync_fast2slow:sync_sig|reg2[5]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 1.112      ;
; 18.803  ; sync_fast2slow:sync_sig|reg3[8]                                     ; sync_fast2slow:sync_sig|reg2[8]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 1.110      ;
; 18.805  ; sync_fast2slow:sync_mod|reg3[6]                                     ; sync_fast2slow:sync_mod|reg2[6]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 1.108      ;
; 18.805  ; sync_fast2slow:sync_mod|reg3[7]                                     ; sync_fast2slow:sync_mod|reg2[7]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 1.108      ;
; 18.807  ; sync_fast2slow:sync_mod|reg3[10]                                    ; sync_fast2slow:sync_mod|reg2[10]                                                                                                                                    ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 1.106      ;
; 18.810  ; sync_fast2slow:sync_sig|reg3[10]                                    ; sync_fast2slow:sync_sig|reg2[10]                                                                                                                                    ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 1.103      ;
; 18.979  ; sync_fast2slow:sync_sig|reg3[11]                                    ; sync_fast2slow:sync_sig|reg2[11]                                                                                                                                    ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 0.934      ;
; 18.984  ; sync_fast2slow:sync_sig|reg3[6]                                     ; sync_fast2slow:sync_sig|reg2[6]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.124     ; 0.928      ;
; 18.985  ; sync_fast2slow:sync_sig|reg3[9]                                     ; sync_fast2slow:sync_sig|reg2[9]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 0.928      ;
; 18.988  ; sync_fast2slow:sync_mod|reg3[5]                                     ; sync_fast2slow:sync_mod|reg2[5]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 0.925      ;
; 18.990  ; sync_fast2slow:sync_mod|reg3[9]                                     ; sync_fast2slow:sync_mod|reg2[9]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 20.000       ; -0.123     ; 0.923      ;
; 23.224  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.262      ; 4.074      ;
; 23.225  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.262      ; 4.073      ;
; 23.236  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.282      ; 4.082      ;
; 23.356  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.282      ; 3.962      ;
; 23.386  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.282      ; 3.932      ;
; 23.426  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.262      ; 3.872      ;
; 23.471  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.262      ; 3.827      ;
; 23.476  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.262      ; 3.822      ;
; 23.611  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Bandera_Scroll_FX                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.282      ; 3.707      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[0]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[1]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[2]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[3]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[4]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[5]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[6]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[7]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[8]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.634  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.263      ; 3.665      ;
; 23.656  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.262      ; 3.642      ;
; 23.923  ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                                                                                                                           ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 25.000       ; 2.282      ; 3.395      ;
; 992.568 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.468      ;
; 992.612 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.424      ;
; 992.712 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.324      ;
; 992.739 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.297      ;
; 992.746 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 7.270      ;
; 992.795 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 7.221      ;
; 992.797 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.239      ;
; 992.851 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.185      ;
; 992.895 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.141      ;
; 992.910 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.126      ;
; 992.929 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 7.107      ;
; 993.080 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.956      ;
; 993.121 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.895      ;
; 993.125 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.911      ;
; 993.161 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.875      ;
; 993.163 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.873      ;
; 993.169 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.867      ;
; 993.193 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.843      ;
; 993.247 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.789      ;
; 993.304 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|Bandera_Scroll_FX                                                                                                                            ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.752      ;
; 993.343 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.713      ;
; 993.354 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.682      ;
; 993.444 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.592      ;
; 993.446 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.590      ;
; 993.447 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.589      ;
; 993.453 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.563      ;
; 993.454 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.562      ;
; 993.467 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.569      ;
; 993.527 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.489      ;
; 993.540 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.496      ;
; 993.547 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.469      ;
; 993.587 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|Bandera_Scroll_FX                                                                                                                            ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.469      ;
; 993.626 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.430      ;
; 993.718 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.318      ;
; 993.735 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.301      ;
; 993.752 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.264      ;
; 993.787 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.249      ;
; 993.794 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.222      ;
; 993.796 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.220      ;
; 993.809 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.247      ;
; 993.828 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.188      ;
; 993.829 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.187      ;
; 993.840 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.216      ;
; 993.843 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.173      ;
; 993.861 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|Bandera_Scroll_FX                                                                                                                            ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.195      ;
; 993.865 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.151      ;
; 993.900 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.156      ;
; 993.922 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.094      ;
; 993.950 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.020      ; 6.106      ;
; 993.981 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; -0.020     ; 6.035      ;
; 994.033 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                           ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                           ; freqgen_plots                    ; freqgen_plots ; 1000.000     ; 0.000      ; 6.003      ;
+---------+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLOCK_50'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                        ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.272 ; lfsr:lfsr5bit|out[0]                          ; doublesync:lfsr_sync|FF1_reg                                                   ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 1.000        ; -0.508     ; 0.800      ;
; -0.271 ; lfsr:lfsr5bit|out[0]                          ; DE2_QSYS:U0|DE2_QSYS_lfsr_val:lfsr_val|readdata[0]                             ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 1.000        ; -0.508     ; 0.799      ;
; 0.040  ; CLK_25MHZ                                     ; CLK_25MHZ                                                                      ; CLK_25MHZ                                  ; CLOCK_50    ; 0.500        ; 2.683      ; 3.429      ;
; 0.101  ; signal_generator:Generate_1Hz_Clock|outclk    ; DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|readdata[0] ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 0.500        ; 2.696      ; 3.381      ;
; 0.120  ; signal_generator:Generate_1Hz_Clock|outclk    ; DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|d1_data_in  ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 0.500        ; 2.696      ; 3.362      ;
; 0.181  ; signal_generator:Generate_1Hz_Clock|outclk    ; signal_generator:Generate_1Hz_Clock|outclk                                     ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 0.500        ; 2.696      ; 3.301      ;
; 0.540  ; CLK_25MHZ                                     ; CLK_25MHZ                                                                      ; CLK_25MHZ                                  ; CLOCK_50    ; 1.000        ; 2.683      ; 3.429      ;
; 0.601  ; signal_generator:Generate_1Hz_Clock|outclk    ; DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|readdata[0] ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 1.000        ; 2.696      ; 3.381      ;
; 0.620  ; signal_generator:Generate_1Hz_Clock|outclk    ; DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|d1_data_in  ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 1.000        ; 2.696      ; 3.362      ;
; 0.681  ; signal_generator:Generate_1Hz_Clock|outclk    ; signal_generator:Generate_1Hz_Clock|outclk                                     ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 1.000        ; 2.696      ; 3.301      ;
; 7.133  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[9]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[17]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.914      ;
; 7.303  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[21]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[1]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.732      ;
; 7.332  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[23]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[31]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.002     ; 2.702      ;
; 7.351  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[3]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[15]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.684      ;
; 7.380  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[25]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.667      ;
; 7.385  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[1]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.662      ;
; 7.391  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[1]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[1]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.645      ;
; 7.393  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[14]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.654      ;
; 7.405  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[11]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.641      ;
; 7.433  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[31]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.613      ;
; 7.438  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[15]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.608      ;
; 7.452  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[20]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[0]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.002     ; 2.582      ;
; 7.456  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[20]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[28]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.002     ; 2.578      ;
; 7.476  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[21]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.571      ;
; 7.494  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[31]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[11]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.542      ;
; 7.515  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[4]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[12]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.520      ;
; 7.522  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[24]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[4]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.513      ;
; 7.525  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[1]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[9]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.511      ;
; 7.527  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[30]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[10]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.510      ;
; 7.556  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[28]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[8]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.480      ;
; 7.570  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[31]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[7]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.466      ;
; 7.573  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[2]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[14]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.463      ;
; 7.588  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[3]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[11]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.447      ;
; 7.589  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[23]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[3]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.446      ;
; 7.605  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[29]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.442      ;
; 7.607  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[10]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.440      ;
; 7.610  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[26]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.437      ;
; 7.622  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[8]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.424      ;
; 7.626  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[4]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.420      ;
; 7.630  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[7]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[15]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.406      ;
; 7.638  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[7]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.408      ;
; 7.640  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[9]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.407      ;
; 7.641  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[2]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.406      ;
; 7.643  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[16]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.403      ;
; 7.650  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[24]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[0]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.385      ;
; 7.652  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[12]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.394      ;
; 7.656  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[21]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[21]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.379      ;
; 7.661  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[18] ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[2]                                          ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.017     ; 2.358      ;
; 7.663  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[19]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.384      ;
; 7.665  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[18] ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[18]                                         ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.017     ; 2.354      ;
; 7.666  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[3]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.381      ;
; 7.671  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[9]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[9]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.376      ;
; 7.683  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_baddr[21]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_stall                                       ; CLOCK_50                                   ; CLOCK_50    ; 20.000       ; -0.015     ; 12.338     ;
; 7.698  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[22] ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[22]                                         ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.337      ;
; 7.700  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[22] ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[6]                                          ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.335      ;
; 7.708  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_baddr[11]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_stall                                       ; CLOCK_50                                   ; CLOCK_50    ; 20.000       ; 0.003      ; 12.331     ;
; 7.712  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[27]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[7]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.324      ;
; 7.722  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[1]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[13]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.314      ;
; 7.729  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[30]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[6]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.308      ;
; 7.737  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[25]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[5]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.300      ;
; 7.761  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[27]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[3]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.276      ;
; 7.766  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_baddr[12]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_stall                                       ; CLOCK_50                                   ; CLOCK_50    ; 20.000       ; -0.008     ; 12.262     ;
; 7.767  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[4]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[16]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.268      ;
; 7.772  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[26]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[2]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.265      ;
; 7.775  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[17]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[25]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.272      ;
; 7.781  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[29]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[5]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.256      ;
; 7.785  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[6]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[14]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.262      ;
; 7.785  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[21]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[29]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.250      ;
; 7.800  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[18]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.247      ;
; 7.801  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[27]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.245      ;
; 7.804  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[13]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.243      ;
; 7.807  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[0]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.239      ;
; 7.807  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[11]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[19]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.240      ;
; 7.808  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[22]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[2]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.227      ;
; 7.809  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[25]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[1]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.228      ;
; 7.810  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[0]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[8]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.225      ;
; 7.811  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[8]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[16]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.235      ;
; 7.814  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_baddr[14]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_stall                                       ; CLOCK_50                                   ; CLOCK_50    ; 20.000       ; -0.008     ; 12.214     ;
; 7.815  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[23]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.231      ;
; 7.816  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[30]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.231      ;
; 7.817  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[0]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[12]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.218      ;
; 7.820  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[2]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[10]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.216      ;
; 7.832  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[28]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.214      ;
; 7.832  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[7]   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[19]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.205      ;
; 7.833  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[28]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[4]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.000      ; 2.203      ;
; 7.836  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[6]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.211      ;
; 7.837  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[17]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.210      ;
; 7.868  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[31]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[3]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.169      ;
; 7.869  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[19]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[31]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.009      ; 2.176      ;
; 7.874  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_baddr[23]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_stall                                       ; CLOCK_50                                   ; CLOCK_50    ; 20.000       ; -0.015     ; 12.147     ;
; 7.890  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[17]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[21]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.157      ;
; 7.896  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[29]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[1]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.001      ; 2.141      ;
; 7.905  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[7]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[7]                                          ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.130      ;
; 7.906  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_baddr[22]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mem_stall                                       ; CLOCK_50                                   ; CLOCK_50    ; 20.000       ; -0.015     ; 12.115     ;
; 7.906  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[7]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[23]                                         ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.001     ; 2.129      ;
; 7.917  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[4]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[4]                                          ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.008     ; 2.111      ;
; 7.919  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[4]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[20]                                         ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.008     ; 2.109      ;
; 7.924  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_rn[2]      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[5]                                   ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.011      ; 2.123      ;
; 7.946  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[20] ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_rot[20]                                         ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; -0.008     ; 2.082      ;
; 7.948  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_rot_step1[15]  ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[19]                                  ; CLOCK_50                                   ; CLOCK_50    ; 10.000       ; 0.010      ; 2.098      ;
+--------+-----------------------------------------------+--------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'SW[1]'                                                                                                                                                                    ;
+-------+---------------------------------------------------------------+------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                            ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+------------------------------------+---------------+-------------+--------------+------------+------------+
; 0.163 ; wave_selector:select|sig_out[7]                               ; actual_selected_signal[7]_878      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.971      ; 2.023      ;
; 0.174 ; wave_selector:select|sig_out[8]                               ; actual_selected_signal[8]_888      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.958      ; 2.034      ;
; 0.233 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[7]  ; actual_selected_signal[7]_878      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.971      ; 1.953      ;
; 0.241 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[8]  ; actual_selected_signal[8]_888      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.958      ; 1.967      ;
; 0.277 ; wave_selector:select|sig_out[5]                               ; actual_selected_signal[5]_858      ; CLOCK_50      ; SW[1]       ; 0.500        ; 3.002      ; 2.138      ;
; 0.342 ; wave_selector:select|sig_out[11]                              ; actual_selected_signal[11]_918     ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.710      ; 2.007      ;
; 0.349 ; DDS:dds_inst|ask_out[7]                                       ; actual_selected_modulation[7]_958  ; CLOCK_50      ; SW[1]       ; 0.500        ; 3.003      ; 2.066      ;
; 0.351 ; DDS:dds_inst|ask_out[9]                                       ; actual_selected_modulation[9]_978  ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.834      ; 2.038      ;
; 0.366 ; wave_selector:select|mod_out[5]                               ; actual_selected_modulation[5]_938  ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.716      ; 2.022      ;
; 0.380 ; DDS:dds_inst|ask_out[8]                                       ; actual_selected_modulation[8]_968  ; CLOCK_50      ; SW[1]       ; 0.500        ; 3.004      ; 2.041      ;
; 0.387 ; wave_selector:select|mod_out[11]                              ; actual_selected_modulation[11]_998 ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.704      ; 1.996      ;
; 0.392 ; wave_selector:select|sig_out[9]                               ; actual_selected_signal[9]_898      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.712      ; 1.989      ;
; 0.397 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[10] ; actual_selected_signal[10]_908     ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.709      ; 1.951      ;
; 0.399 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[11] ; actual_selected_signal[11]_918     ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.712      ; 1.952      ;
; 0.416 ; wave_selector:select|sig_out[10]                              ; actual_selected_signal[10]_908     ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.709      ; 1.932      ;
; 0.419 ; wave_selector:select|mod_out[9]                               ; actual_selected_modulation[9]_978  ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.824      ; 1.960      ;
; 0.427 ; DDS:dds_inst|ask_out[5]                                       ; actual_selected_modulation[5]_938  ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.715      ; 1.960      ;
; 0.435 ; wave_selector:select|mod_out[7]                               ; actual_selected_modulation[7]_958  ; CLOCK_50      ; SW[1]       ; 0.500        ; 3.002      ; 1.979      ;
; 0.436 ; DDS:dds_inst|ask_out[6]                                       ; actual_selected_modulation[6]_948  ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.714      ; 1.949      ;
; 0.437 ; wave_selector:select|mod_out[8]                               ; actual_selected_modulation[8]_968  ; CLOCK_50      ; SW[1]       ; 0.500        ; 3.003      ; 1.983      ;
; 0.438 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[5]  ; actual_selected_signal[5]_858      ; CLOCK_50      ; SW[1]       ; 0.500        ; 3.002      ; 1.977      ;
; 0.438 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[9]  ; actual_selected_signal[9]_898      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.712      ; 1.943      ;
; 0.448 ; wave_selector:select|mod_out[10]                              ; actual_selected_modulation[10]_988 ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.824      ; 1.927      ;
; 0.451 ; DDS:dds_inst|ask_out[11]                                      ; actual_selected_modulation[11]_998 ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.704      ; 1.932      ;
; 0.458 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[6]  ; actual_selected_signal[6]_868      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.723      ; 1.941      ;
; 0.464 ; wave_selector:select|mod_out[6]                               ; actual_selected_modulation[6]_948  ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.715      ; 1.922      ;
; 0.470 ; wave_selector:select|sig_out[6]                               ; actual_selected_signal[6]_868      ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.723      ; 1.929      ;
; 0.481 ; DDS:dds_inst|ask_out[10]                                      ; actual_selected_modulation[10]_988 ; CLOCK_50      ; SW[1]       ; 0.500        ; 2.834      ; 1.904      ;
; 0.694 ; sync_fast2slow:sync_sig|reg2[7]                               ; actual_selected_signal[7]_878      ; freqgen_plots ; SW[1]       ; 0.500        ; 3.095      ; 1.616      ;
; 0.714 ; sync_fast2slow:sync_sig|reg2[8]                               ; actual_selected_signal[8]_888      ; freqgen_plots ; SW[1]       ; 0.500        ; 3.081      ; 1.617      ;
; 0.809 ; sync_fast2slow:sync_sig|reg2[5]                               ; actual_selected_signal[5]_858      ; freqgen_plots ; SW[1]       ; 0.500        ; 3.125      ; 1.729      ;
; 0.824 ; sync_fast2slow:sync_mod|reg2[11]                              ; actual_selected_modulation[11]_998 ; freqgen_plots ; SW[1]       ; 0.500        ; 2.828      ; 1.683      ;
; 0.834 ; sync_fast2slow:sync_sig|reg2[9]                               ; actual_selected_signal[9]_898      ; freqgen_plots ; SW[1]       ; 0.500        ; 2.835      ; 1.670      ;
; 0.838 ; sync_fast2slow:sync_mod|reg2[5]                               ; actual_selected_modulation[5]_938  ; freqgen_plots ; SW[1]       ; 0.500        ; 2.838      ; 1.672      ;
; 0.867 ; sync_fast2slow:sync_sig|reg2[10]                              ; actual_selected_signal[10]_908     ; freqgen_plots ; SW[1]       ; 0.500        ; 2.832      ; 1.604      ;
; 0.873 ; sync_fast2slow:sync_sig|reg2[11]                              ; actual_selected_signal[11]_918     ; freqgen_plots ; SW[1]       ; 0.500        ; 2.833      ; 1.599      ;
; 0.881 ; sync_fast2slow:sync_mod|reg2[7]                               ; actual_selected_modulation[7]_958  ; freqgen_plots ; SW[1]       ; 0.500        ; 3.126      ; 1.657      ;
; 0.885 ; sync_fast2slow:sync_mod|reg2[8]                               ; actual_selected_modulation[8]_968  ; freqgen_plots ; SW[1]       ; 0.500        ; 3.127      ; 1.659      ;
; 0.914 ; sync_fast2slow:sync_mod|reg2[6]                               ; actual_selected_modulation[6]_948  ; freqgen_plots ; SW[1]       ; 0.500        ; 2.837      ; 1.594      ;
; 0.924 ; sync_fast2slow:sync_sig|reg2[6]                               ; actual_selected_signal[6]_868      ; freqgen_plots ; SW[1]       ; 0.500        ; 2.847      ; 1.599      ;
; 1.138 ; sync_fast2slow:sync_mod|reg2[9]                               ; actual_selected_modulation[9]_978  ; freqgen_plots ; SW[1]       ; 0.500        ; 2.957      ; 1.374      ;
; 1.155 ; sync_fast2slow:sync_mod|reg2[10]                              ; actual_selected_modulation[10]_988 ; freqgen_plots ; SW[1]       ; 0.500        ; 2.957      ; 1.353      ;
+-------+---------------------------------------------------------------+------------------------------------+---------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'PLL1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.658 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.390      ;
; 0.698 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[6]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.348      ;
; 0.727 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.321      ;
; 0.731 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.317      ;
; 0.770 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.278      ;
; 0.771 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[6]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.275      ;
; 0.775 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.273      ;
; 0.800 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.248      ;
; 0.802 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1_OTERM655_OTERM663                                                             ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 7.260      ;
; 0.815 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[6]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.231      ;
; 0.840 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 7.223      ;
; 0.843 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.205      ;
; 0.844 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.204      ;
; 0.856 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[3]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.190      ;
; 0.875 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1_OTERM655_OTERM663                                                             ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 7.187      ;
; 0.880 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[5]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.166      ;
; 0.887 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.161      ;
; 0.912 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.136      ;
; 0.913 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd_OTERM441                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 7.150      ;
; 0.913 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 7.150      ;
; 0.917 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.131      ;
; 0.919 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1_OTERM655_OTERM663                                                             ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 7.143      ;
; 0.929 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[3]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.117      ;
; 0.953 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[5]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.093      ;
; 0.957 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 7.106      ;
; 0.973 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[3]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.073      ;
; 0.985 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.063      ;
; 0.986 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd_OTERM441                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 7.077      ;
; 0.990 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.058      ;
; 0.997 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[5]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 7.049      ;
; 1.000 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.048      ;
; 1.029 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.019      ;
; 1.030 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd_OTERM441                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 7.033      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 7.014      ;
; 1.073 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.975      ;
; 1.076 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.972      ;
; 1.096 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal6~0_OTERM485                                                                           ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.967      ;
; 1.113 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[4]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.933      ;
; 1.116 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[6]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.930      ;
; 1.117 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.931      ;
; 1.117 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.945      ;
; 1.119 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.927      ;
; 1.145 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.903      ;
; 1.169 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal6~0_OTERM485                                                                           ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.894      ;
; 1.186 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[4]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.860      ;
; 1.187 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|full0                                                                                                                   ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.876      ;
; 1.188 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.860      ;
; 1.190 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.872      ;
; 1.192 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.854      ;
; 1.213 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal6~0_OTERM485                                                                           ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.850      ;
; 1.220 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1_OTERM655_OTERM663                                                             ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.842      ;
; 1.230 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[4]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.816      ;
; 1.234 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.828      ;
; 1.236 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.810      ;
; 1.250 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.812      ;
; 1.258 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.805      ;
; 1.260 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|full0                                                                                                                   ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.803      ;
; 1.269 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[7]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.777      ;
; 1.272 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                               ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.791      ;
; 1.274 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[3]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.772      ;
; 1.298 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[5]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.748      ;
; 1.304 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|full0                                                                                                                   ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.759      ;
; 1.320 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[1]                                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 6.717      ;
; 1.323 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.739      ;
; 1.330 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.718      ;
; 1.331 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd_OTERM441                                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.732      ;
; 1.335 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.713      ;
; 1.342 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[7]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.704      ;
; 1.345 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                               ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.718      ;
; 1.367 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.695      ;
; 1.386 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[7]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.660      ;
; 1.388 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.674      ;
; 1.389 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                               ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.674      ;
; 1.393 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[1]                                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 6.644      ;
; 1.418 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.630      ;
; 1.430 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]           ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.618      ;
; 1.437 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[1]                                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 6.600      ;
; 1.461 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.601      ;
; 1.470 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[6]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]           ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.576      ;
; 1.499 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]           ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.549      ;
; 1.505 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.557      ;
; 1.507 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[2]                                                                                                                                                      ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]~3_OTERM671                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.501      ;
; 1.508 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[2]                                                                                                                                                      ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]~2_OTERM669                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.500      ;
; 1.509 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[2]                                                                                                                                                      ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]~0_OTERM665                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.499      ;
; 1.509 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[2]                                                                                                                                                      ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]~1_OTERM667                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.028     ; 6.499      ;
; 1.514 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Equal6~0_OTERM485                                                                           ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.027      ; 6.549      ;
; 1.529 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]~3_OTERM671                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.015     ; 6.492      ;
; 1.530 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]~2_OTERM669                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.015     ; 6.491      ;
; 1.531 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[4]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.515      ;
; 1.531 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1]~0_OTERM665                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.015     ; 6.490      ;
; 1.531 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]~1_OTERM667                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.015     ; 6.490      ;
; 1.535 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                                                                    ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.527      ;
; 1.537 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read                ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]_OTERM505 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.511      ;
; 1.537 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5]          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.509      ;
; 1.542 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]           ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.012      ; 6.506      ;
; 1.547 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4]_OTERM553 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.008     ; 6.481      ;
; 1.570 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|discard_remaining_data_of_read_word                                                                     ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|Add0~36_OTERM11                                                                                         ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.003     ; 6.463      ;
; 1.574 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1_OTERM655_OTERM663                                                             ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9]           ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.026      ; 6.488      ;
; 1.577 ; DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[6]                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14]_OTERM505 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 6.469      ;
; 1.582 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid                   ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3]          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.002      ; 6.456      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLK_25MHZ'                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 27.474 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.026      ; 11.588     ;
; 27.579 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.026      ; 11.483     ;
; 27.716 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.030      ; 11.350     ;
; 27.745 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.030      ; 11.321     ;
; 27.835 ; Keyboard_Controller:kc0|ScanBytes[1][5] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 11.211     ;
; 27.884 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|oEventType[1]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.021      ; 11.173     ;
; 27.900 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 11.146     ;
; 27.981 ; Keyboard_Controller:kc0|ScanBytes[0][6] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.026      ; 11.081     ;
; 27.989 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|oEventType[1]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.021      ; 11.068     ;
; 28.005 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[7][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 11.041     ;
; 28.068 ; Keyboard_Controller:kc0|ScanBytes[1][6] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.008      ; 10.976     ;
; 28.082 ; Keyboard_Controller:kc0|ScanBytes[1][3] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.970     ;
; 28.126 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|oEventType[1]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.025      ; 10.935     ;
; 28.132 ; Keyboard_Controller:kc0|ScanBytes[0][3] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.026      ; 10.930     ;
; 28.138 ; Keyboard_Controller:kc0|ScanBytes[0][0] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.912     ;
; 28.142 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[7][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.908     ;
; 28.153 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.893     ;
; 28.154 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.892     ;
; 28.154 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.892     ;
; 28.155 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|oEventType[1]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.025      ; 10.906     ;
; 28.156 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.890     ;
; 28.156 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.890     ;
; 28.157 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[1][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.889     ;
; 28.157 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.889     ;
; 28.161 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.885     ;
; 28.165 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[1][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.881     ;
; 28.165 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.881     ;
; 28.165 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.881     ;
; 28.171 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[7][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.879     ;
; 28.178 ; Keyboard_Controller:kc0|ScanBytes[1][4] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.874     ;
; 28.202 ; Keyboard_Controller:kc0|ScanBytes[1][7] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.025      ; 10.859     ;
; 28.233 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[1][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.001      ; 10.804     ;
; 28.245 ; Keyboard_Controller:kc0|ScanBytes[1][5] ; Keyboard_Controller:kc0|oEventType[1]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.005      ; 10.796     ;
; 28.248 ; Keyboard_Controller:kc0|ScanBytes[1][1] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.008      ; 10.796     ;
; 28.258 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[7][1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.788     ;
; 28.259 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[6][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.787     ;
; 28.259 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[7][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.787     ;
; 28.260 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[4][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.792     ;
; 28.261 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[7][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.785     ;
; 28.261 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[7][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.785     ;
; 28.261 ; Keyboard_Controller:kc0|ScanBytes[1][5] ; Keyboard_Controller:kc0|ScanBytes[7][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.006     ; 10.769     ;
; 28.262 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[1][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.784     ;
; 28.262 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[6][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.784     ;
; 28.265 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[1][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.787     ;
; 28.265 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[4][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.787     ;
; 28.266 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[7][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.780     ;
; 28.269 ; Keyboard_Controller:kc0|ScanBytes[0][1] ; Keyboard_Controller:kc0|oEventType[2]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.026      ; 10.793     ;
; 28.270 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[1][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.776     ;
; 28.270 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[6][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.776     ;
; 28.270 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[7][2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.776     ;
; 28.289 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[3][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.015      ; 10.762     ;
; 28.338 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[1][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.001      ; 10.699     ;
; 28.365 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[4][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.687     ;
; 28.370 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[1][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.682     ;
; 28.370 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[4][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.682     ;
; 28.391 ; Keyboard_Controller:kc0|ScanBytes[0][6] ; Keyboard_Controller:kc0|oEventType[1]   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.021      ; 10.666     ;
; 28.394 ; Keyboard_Controller:kc0|ScanBytes[0][5] ; Keyboard_Controller:kc0|ScanBytes[3][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.015      ; 10.657     ;
; 28.395 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[7][1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.655     ;
; 28.396 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[6][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.654     ;
; 28.396 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[7][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.654     ;
; 28.398 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[7][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.652     ;
; 28.398 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[7][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.652     ;
; 28.399 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[1][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.651     ;
; 28.399 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[6][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.651     ;
; 28.403 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[7][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.647     ;
; 28.407 ; Keyboard_Controller:kc0|ScanBytes[0][6] ; Keyboard_Controller:kc0|ScanBytes[7][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.010      ; 10.639     ;
; 28.407 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[1][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.643     ;
; 28.407 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[6][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.643     ;
; 28.407 ; Keyboard_Controller:kc0|ScanBytes[0][2] ; Keyboard_Controller:kc0|ScanBytes[7][2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.643     ;
; 28.424 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[7][1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.626     ;
; 28.425 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[6][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.625     ;
; 28.425 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[7][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.625     ;
; 28.427 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[7][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.623     ;
; 28.427 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[7][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.623     ;
; 28.428 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[1][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.622     ;
; 28.428 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[6][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.622     ;
; 28.430 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[2][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.620     ;
; 28.432 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[7][5] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.618     ;
; 28.433 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.617     ;
; 28.433 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.617     ;
; 28.433 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][0] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.617     ;
; 28.434 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[2][1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.616     ;
; 28.434 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.616     ;
; 28.435 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[5][2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.615     ;
; 28.435 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[6][3] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.615     ;
; 28.436 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[5][1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.614     ;
; 28.436 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[1][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.614     ;
; 28.436 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[6][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.614     ;
; 28.436 ; Keyboard_Controller:kc0|ScanBytes[0][7] ; Keyboard_Controller:kc0|ScanBytes[7][2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.614     ;
; 28.437 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[2][2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.014      ; 10.613     ;
; 28.445 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanByteCntr[0] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.012      ; 10.603     ;
; 28.446 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[0][0] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.012      ; 10.602     ;
; 28.448 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanByteCntr[1] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.012      ; 10.600     ;
; 28.448 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[2][0] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.012      ; 10.600     ;
; 28.449 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanByteCntr[2] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.012      ; 10.599     ;
; 28.449 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[7][0] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.012      ; 10.599     ;
; 28.451 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[1][0] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.012      ; 10.597     ;
; 28.457 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[5][6] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.595     ;
; 28.458 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[5][4] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.594     ;
; 28.458 ; Keyboard_Controller:kc0|ScanBytes[0][4] ; Keyboard_Controller:kc0|ScanBytes[4][7] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; 0.016      ; 10.594     ;
+--------+-----------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy'                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 33.641 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 5.395      ;
; 33.943 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 5.092      ;
; 33.993 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 5.043      ;
; 33.993 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 5.043      ;
; 33.993 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 5.043      ;
; 33.993 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 5.043      ;
; 33.993 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 5.043      ;
; 33.993 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 5.043      ;
; 34.027 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 5.004      ;
; 34.027 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 5.004      ;
; 34.230 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.806      ;
; 34.238 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 4.794      ;
; 34.393 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.643      ;
; 34.532 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 4.503      ;
; 34.582 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.454      ;
; 34.582 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.454      ;
; 34.582 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.454      ;
; 34.582 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.454      ;
; 34.582 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.454      ;
; 34.582 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.454      ;
; 34.590 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.446      ;
; 34.616 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 4.415      ;
; 34.616 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 4.415      ;
; 34.694 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 4.337      ;
; 34.695 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 4.340      ;
; 34.745 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.291      ;
; 34.745 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.291      ;
; 34.745 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.291      ;
; 34.745 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.291      ;
; 34.745 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.291      ;
; 34.745 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.291      ;
; 34.779 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 4.252      ;
; 34.779 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 4.252      ;
; 34.827 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 4.205      ;
; 34.851 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.185      ;
; 34.892 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 4.143      ;
; 34.941 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.095      ;
; 34.942 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.094      ;
; 34.942 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.094      ;
; 34.942 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.094      ;
; 34.942 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 4.094      ;
; 34.960 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 4.072      ;
; 34.976 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 4.055      ;
; 34.990 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 4.042      ;
; 34.999 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.001      ; 4.038      ;
; 35.059 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 3.973      ;
; 35.117 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.001      ; 3.920      ;
; 35.145 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.891      ;
; 35.207 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.001      ; 3.830      ;
; 35.215 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.821      ;
; 35.232 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 3.799      ;
; 35.251 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.001      ; 3.786      ;
; 35.253 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.783      ;
; 35.254 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 3.778      ;
; 35.261 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.001      ; 3.776      ;
; 35.301 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.735      ;
; 35.325 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.003     ; 3.708      ;
; 35.351 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.001      ; 3.686      ;
; 35.351 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.001      ; 3.686      ;
; 35.389 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.647      ;
; 35.447 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 3.588      ;
; 35.454 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 3.577      ;
; 35.474 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 3.557      ;
; 35.479 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.557      ;
; 35.497 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.539      ;
; 35.497 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.539      ;
; 35.497 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.539      ;
; 35.497 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.539      ;
; 35.517 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 3.518      ;
; 35.526 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 3.505      ;
; 35.555 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 3.480      ;
; 35.567 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.469      ;
; 35.567 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.469      ;
; 35.567 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.469      ;
; 35.567 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.469      ;
; 35.567 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.469      ;
; 35.567 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.469      ;
; 35.597 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 3.435      ;
; 35.601 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 3.430      ;
; 35.605 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.431      ;
; 35.605 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.431      ;
; 35.605 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.431      ;
; 35.605 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.431      ;
; 35.605 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.431      ;
; 35.605 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 3.431      ;
; 35.639 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.005     ; 3.392      ;
; 35.730 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.004      ; 3.310      ;
; 35.812 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 3.220      ;
; 35.819 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.005      ; 3.222      ;
; 35.839 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.004     ; 3.193      ;
; 35.874 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 3.161      ;
; 36.032 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.003      ; 3.007      ;
; 36.082 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.000      ; 2.954      ;
; 36.082 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.004      ; 2.958      ;
; 36.082 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.004      ; 2.958      ;
; 36.082 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.004      ; 2.958      ;
; 36.082 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.004      ; 2.958      ;
; 36.082 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.004      ; 2.958      ;
; 36.082 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; 0.004      ; 2.958      ;
; 36.116 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 39.000       ; -0.001     ; 2.919      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'signal_generator:Generate_1Hz_Clock|outclk'                                                                                                                                     ;
+--------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 37.708 ; lfsr:lfsr5bit|out[0] ; lfsr:lfsr5bit|out[4] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 39.000       ; 0.004      ; 1.332      ;
; 37.800 ; lfsr:lfsr5bit|out[1] ; lfsr:lfsr5bit|out[0] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 39.000       ; -0.004     ; 1.232      ;
; 37.970 ; lfsr:lfsr5bit|out[3] ; lfsr:lfsr5bit|out[2] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 39.000       ; 0.000      ; 1.066      ;
; 37.990 ; lfsr:lfsr5bit|out[2] ; lfsr:lfsr5bit|out[4] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 39.000       ; 0.000      ; 1.046      ;
; 37.991 ; lfsr:lfsr5bit|out[2] ; lfsr:lfsr5bit|out[1] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 39.000       ; 0.000      ; 1.045      ;
; 37.996 ; lfsr:lfsr5bit|out[4] ; lfsr:lfsr5bit|out[3] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 39.000       ; 0.000      ; 1.040      ;
+--------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'SW[1]'                                                                                                                                                                      ;
+--------+---------------------------------------------------------------+------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                            ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------+---------------+-------------+--------------+------------+------------+
; -1.104 ; sync_fast2slow:sync_mod|reg2[10]                              ; actual_selected_modulation[10]_988 ; freqgen_plots ; SW[1]       ; -0.500       ; 2.957      ; 1.353      ;
; -1.083 ; sync_fast2slow:sync_mod|reg2[9]                               ; actual_selected_modulation[9]_978  ; freqgen_plots ; SW[1]       ; -0.500       ; 2.957      ; 1.374      ;
; -0.979 ; sync_fast2slow:sync_sig|reg2[7]                               ; actual_selected_signal[7]_878      ; freqgen_plots ; SW[1]       ; -0.500       ; 3.095      ; 1.616      ;
; -0.969 ; sync_fast2slow:sync_mod|reg2[7]                               ; actual_selected_modulation[7]_958  ; freqgen_plots ; SW[1]       ; -0.500       ; 3.126      ; 1.657      ;
; -0.968 ; sync_fast2slow:sync_mod|reg2[8]                               ; actual_selected_modulation[8]_968  ; freqgen_plots ; SW[1]       ; -0.500       ; 3.127      ; 1.659      ;
; -0.964 ; sync_fast2slow:sync_sig|reg2[8]                               ; actual_selected_signal[8]_888      ; freqgen_plots ; SW[1]       ; -0.500       ; 3.081      ; 1.617      ;
; -0.896 ; sync_fast2slow:sync_sig|reg2[5]                               ; actual_selected_signal[5]_858      ; freqgen_plots ; SW[1]       ; -0.500       ; 3.125      ; 1.729      ;
; -0.748 ; sync_fast2slow:sync_sig|reg2[6]                               ; actual_selected_signal[6]_868      ; freqgen_plots ; SW[1]       ; -0.500       ; 2.847      ; 1.599      ;
; -0.743 ; sync_fast2slow:sync_mod|reg2[6]                               ; actual_selected_modulation[6]_948  ; freqgen_plots ; SW[1]       ; -0.500       ; 2.837      ; 1.594      ;
; -0.734 ; sync_fast2slow:sync_sig|reg2[11]                              ; actual_selected_signal[11]_918     ; freqgen_plots ; SW[1]       ; -0.500       ; 2.833      ; 1.599      ;
; -0.728 ; sync_fast2slow:sync_sig|reg2[10]                              ; actual_selected_signal[10]_908     ; freqgen_plots ; SW[1]       ; -0.500       ; 2.832      ; 1.604      ;
; -0.666 ; sync_fast2slow:sync_mod|reg2[5]                               ; actual_selected_modulation[5]_938  ; freqgen_plots ; SW[1]       ; -0.500       ; 2.838      ; 1.672      ;
; -0.665 ; sync_fast2slow:sync_sig|reg2[9]                               ; actual_selected_signal[9]_898      ; freqgen_plots ; SW[1]       ; -0.500       ; 2.835      ; 1.670      ;
; -0.645 ; sync_fast2slow:sync_mod|reg2[11]                              ; actual_selected_modulation[11]_998 ; freqgen_plots ; SW[1]       ; -0.500       ; 2.828      ; 1.683      ;
; -0.525 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[5]  ; actual_selected_signal[5]_858      ; CLOCK_50      ; SW[1]       ; -0.500       ; 3.002      ; 1.977      ;
; -0.523 ; wave_selector:select|mod_out[7]                               ; actual_selected_modulation[7]_958  ; CLOCK_50      ; SW[1]       ; -0.500       ; 3.002      ; 1.979      ;
; -0.520 ; wave_selector:select|mod_out[8]                               ; actual_selected_modulation[8]_968  ; CLOCK_50      ; SW[1]       ; -0.500       ; 3.003      ; 1.983      ;
; -0.518 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[7]  ; actual_selected_signal[7]_878      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.971      ; 1.953      ;
; -0.491 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[8]  ; actual_selected_signal[8]_888      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.958      ; 1.967      ;
; -0.463 ; DDS:dds_inst|ask_out[8]                                       ; actual_selected_modulation[8]_968  ; CLOCK_50      ; SW[1]       ; -0.500       ; 3.004      ; 2.041      ;
; -0.448 ; wave_selector:select|sig_out[7]                               ; actual_selected_signal[7]_878      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.971      ; 2.023      ;
; -0.437 ; DDS:dds_inst|ask_out[7]                                       ; actual_selected_modulation[7]_958  ; CLOCK_50      ; SW[1]       ; -0.500       ; 3.003      ; 2.066      ;
; -0.430 ; DDS:dds_inst|ask_out[10]                                      ; actual_selected_modulation[10]_988 ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.834      ; 1.904      ;
; -0.424 ; wave_selector:select|sig_out[8]                               ; actual_selected_signal[8]_888      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.958      ; 2.034      ;
; -0.397 ; wave_selector:select|mod_out[10]                              ; actual_selected_modulation[10]_988 ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.824      ; 1.927      ;
; -0.364 ; wave_selector:select|mod_out[9]                               ; actual_selected_modulation[9]_978  ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.824      ; 1.960      ;
; -0.364 ; wave_selector:select|sig_out[5]                               ; actual_selected_signal[5]_858      ; CLOCK_50      ; SW[1]       ; -0.500       ; 3.002      ; 2.138      ;
; -0.296 ; DDS:dds_inst|ask_out[9]                                       ; actual_selected_modulation[9]_978  ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.834      ; 2.038      ;
; -0.294 ; wave_selector:select|sig_out[6]                               ; actual_selected_signal[6]_868      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.723      ; 1.929      ;
; -0.293 ; wave_selector:select|mod_out[6]                               ; actual_selected_modulation[6]_948  ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.715      ; 1.922      ;
; -0.282 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[6]  ; actual_selected_signal[6]_868      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.723      ; 1.941      ;
; -0.277 ; wave_selector:select|sig_out[10]                              ; actual_selected_signal[10]_908     ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.709      ; 1.932      ;
; -0.272 ; DDS:dds_inst|ask_out[11]                                      ; actual_selected_modulation[11]_998 ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.704      ; 1.932      ;
; -0.269 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[9]  ; actual_selected_signal[9]_898      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.712      ; 1.943      ;
; -0.265 ; DDS:dds_inst|ask_out[6]                                       ; actual_selected_modulation[6]_948  ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.714      ; 1.949      ;
; -0.260 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[11] ; actual_selected_signal[11]_918     ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.712      ; 1.952      ;
; -0.258 ; DDS:dds_inst|waveform_gen:waveform|sincos_lut:lut|sin_out[10] ; actual_selected_signal[10]_908     ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.709      ; 1.951      ;
; -0.255 ; DDS:dds_inst|ask_out[5]                                       ; actual_selected_modulation[5]_938  ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.715      ; 1.960      ;
; -0.223 ; wave_selector:select|sig_out[9]                               ; actual_selected_signal[9]_898      ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.712      ; 1.989      ;
; -0.208 ; wave_selector:select|mod_out[11]                              ; actual_selected_modulation[11]_998 ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.704      ; 1.996      ;
; -0.203 ; wave_selector:select|sig_out[11]                              ; actual_selected_signal[11]_918     ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.710      ; 2.007      ;
; -0.194 ; wave_selector:select|mod_out[5]                               ; actual_selected_modulation[5]_938  ; CLOCK_50      ; SW[1]       ; -0.500       ; 2.716      ; 2.022      ;
+--------+---------------------------------------------------------------+------------------------------------+---------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.089 ; signal_generator:Generate_1Hz_Clock|outclk                                                                                                                                                            ; signal_generator:Generate_1Hz_Clock|outclk                                                                                                                                                            ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 0.000        ; 2.696      ; 3.301      ;
; 0.150 ; signal_generator:Generate_1Hz_Clock|outclk                                                                                                                                                            ; DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|d1_data_in                                                                                                                         ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 0.000        ; 2.696      ; 3.362      ;
; 0.169 ; signal_generator:Generate_1Hz_Clock|outclk                                                                                                                                                            ; DE2_QSYS:U0|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen|readdata[0]                                                                                                                        ; signal_generator:Generate_1Hz_Clock|outclk ; CLOCK_50    ; 0.000        ; 2.696      ; 3.381      ;
; 0.230 ; CLK_25MHZ                                                                                                                                                                                             ; CLK_25MHZ                                                                                                                                                                                             ; CLK_25MHZ                                  ; CLOCK_50    ; 0.000        ; 2.683      ; 3.429      ;
; 0.391 ; generate_controlled_length_pulse:generate_system_reset|counter[0]                                                                                                                                     ; generate_controlled_length_pulse:generate_system_reset|counter[0]                                                                                                                                     ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[116]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[116]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[114]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[114]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[114]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[114]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[49]                                                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[49]                                                                                            ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|ic_fill_prevent_refill                                                                                                                                                   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|D_iw[23]                                                                                                                                                                 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|D_iw[23]                                                                                                                                                                 ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_cnt[0]                                                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_cnt[0]                                                                                                                                                             ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_cnt[1]                                                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_cnt[1]                                                                                                                                                             ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_cnt[2]                                                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_cnt[2]                                                                                                                                                             ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_stall                                                                                                                                                              ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_stall                                                                                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_sel_data_master                                                                                                                                                        ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_sel_data_master                                                                                                                                                        ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:audio_out_data_audio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:audio_out_data_audio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                  ; DE2_QSYS:U0|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                  ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|wait_latency_counter[0]                                                                                                 ; DE2_QSYS:U0|altera_merlin_slave_translator:audio_out_data_audio_s1_translator|wait_latency_counter[0]                                                                                                 ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                         ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                         ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                         ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                         ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                      ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                      ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; DE2_QSYS:U0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; DE2_QSYS:U0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|W_estatus_reg_pie                                                                                                                                                        ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|W_estatus_reg_pie                                                                                                                                                        ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                              ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|full1                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|wait_latency_counter[0]                                                                                                    ; DE2_QSYS:U0|altera_merlin_slave_translator:audio_data_fregen_s1_translator|wait_latency_counter[0]                                                                                                    ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:audio_data_fregen_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; DE2_QSYS:U0|altera_avalon_sc_fifo:audio_data_fregen_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:audio_data_fregen_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; DE2_QSYS:U0|altera_avalon_sc_fifo:audio_data_fregen_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[0]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[0]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:data_fregen|data_out[0]                                                                                                                            ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:data_fregen|data_out[0]                                                                                                                            ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[0]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[0]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:out_data_audio|data_out[0]                                                                                                                         ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:out_data_audio|data_out[0]                                                                                                                         ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full1                                                                                              ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|full1                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:div_freq_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; DE2_QSYS:U0|altera_avalon_sc_fifo:div_freq_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:div_freq_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; DE2_QSYS:U0|altera_avalon_sc_fifo:div_freq_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:div_freq_s1_translator|wait_latency_counter[0]                                                                                                             ; DE2_QSYS:U0|altera_merlin_slave_translator:div_freq_s1_translator|wait_latency_counter[0]                                                                                                             ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[31]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_032|altera_avalon_st_pipeline_base:core|data0[31]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_st_data[31]                                                                                                                                                            ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|M_st_data[31]                                                                                                                                                            ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_div_freq:div_freq|data_out[31]                                                                                                                                                   ; DE2_QSYS:U0|DE2_QSYS_div_freq:div_freq|data_out[31]                                                                                                                                                   ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[35]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[35]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break|break_readreg[20]                                        ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break|break_readreg[20]                                        ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break|break_readreg[23]                                        ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break|break_readreg[23]                                        ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break|break_readreg[26]                                        ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break|break_readreg[26]                                        ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|jtag_rd                                                        ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|jtag_rd                                                        ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[1]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[1]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_inst_result[9]                                                                                                                                                         ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_inst_result[9]                                                                                                                                                         ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[9]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_014|altera_avalon_st_pipeline_base:core|data0[9]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:out_data_audio|data_out[9]                                                                                                                         ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:out_data_audio|data_out[9]                                                                                                                         ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[9]                                                                                           ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_004|altera_avalon_st_pipeline_base:core|data0[9]                                                                                           ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:data_fregen|data_out[9]                                                                                                                            ; DE2_QSYS:U0|DE2_QSYS_audio:audio|DE2_QSYS_div_freq:data_fregen|data_out[9]                                                                                                                            ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[70]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[70]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[71]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[71]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[71]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                             ; DE2_QSYS:U0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                             ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; DE2_QSYS:U0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                             ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                ; DE2_QSYS:U0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                              ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full0                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                              ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|full1                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[38]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core|data1[38]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[38]                                                                                              ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[38]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[7]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[7]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[6]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[6]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[5]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[5]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[4]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[4]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[3]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[3]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[2]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[2]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[1]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[1]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[0]                                                                                               ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[0]                                                                                               ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[71]                                                                                              ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data0[71]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_r:the_DE2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_r:the_DE2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_r:the_DE2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|DE2_QSYS_jtag_uart_scfifo_r:the_DE2_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                              ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                              ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|ien_AE                                                                                                                                                       ; DE2_QSYS:U0|DE2_QSYS_jtag_uart:jtag_uart|ien_AE                                                                                                                                                       ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_048|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_048|altera_avalon_st_pipeline_base:core|data0[39]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_048|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_048|altera_avalon_st_pipeline_base:core|data0[38]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_048|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_048|altera_avalon_st_pipeline_base:core|data0[70]                                                                                          ; CLOCK_50                                   ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLK_25MHZ'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0                      ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1                      ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[70]                  ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[70]                  ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[0]                                ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[0]                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[1]                                ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[1]                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[71]                  ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[71]                  ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full0                      ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full0                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[14]                  ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[14]                  ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]            ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]            ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[39]                  ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[39]                  ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[38]                  ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[38]                  ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_debounced                                                          ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_debounced                                                          ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ReadingChar                                                                ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ReadingChar                                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[0]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[0]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[1]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[1]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[2]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[2]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[3]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[3]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[8]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[8]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[7]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[7]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[6]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[6]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[6]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[6]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanByteCntr[0]                                                                                       ; Keyboard_Controller:kc0|ScanByteCntr[0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanByteCntr[1]                                                                                       ; Keyboard_Controller:kc0|ScanByteCntr[1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][6]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][6]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[5]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[5]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[4]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[4]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[3]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[3]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[2]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[2]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[1]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[1]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[0]                                                                 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[0]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[0]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[0]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[7]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[7]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[2]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[2]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][2]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][2]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[5]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[5]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][5]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][5]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[1]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[1]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][1]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[3]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[3]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][3]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][3]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][6]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][6]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][5]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][5]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][2]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][2]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][3]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][3]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[4]                                                               ; Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[4]                                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[0][4]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[0][4]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][3]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][3]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][4]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][4]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][4]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][4]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][5]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][5]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][1]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][6]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][6]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][2]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][2]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][1]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][4]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][4]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][6]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][6]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][5]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][5]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][3]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][3]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[5][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[5][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][6]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][6]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][5]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][5]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][4]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][4]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][2]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][2]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][3]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][3]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][1]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][4]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][4]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[4][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[4][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][3]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][3]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][2]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][2]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[2][2]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[2][2]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][5]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][5]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][6]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][6]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[3][1]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[3][1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[1][1]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[1][1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][1]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][1]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][3]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][3]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][4]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][4]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][2]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][2]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[7][0]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[7][0]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][5]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][5]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[6][6]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[6][6]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Keyboard_Controller:kc0|ScanBytes[7][7]                                                                                       ; Keyboard_Controller:kc0|ScanBytes[7][7]                                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'PLL1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[81]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[81]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[19]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[19]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[61]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[61]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                 ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[82]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[82]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[77]                          ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[77]                          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[77]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[77]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[82]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[82]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[52]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[52]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[0]                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[0]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[3]                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[3]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_refs[0]                                                                                                                              ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_refs[0]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_refs[1]                                                                                                                              ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_refs[1]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_refs[2]                                                                                                                              ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_refs[2]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_next[0]                                                                                                                              ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_next[0]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[2]                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[2]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[0]                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[0]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_next[1]                                                                                                                              ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_next[1]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[1]                                                                                                                             ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[1]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|init_done                                                                                                                              ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|init_done                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_cmd[2]                                                                                                                               ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_cmd[2]                                                                                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|wr_address                                                     ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|wr_address                                                     ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[10]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[10]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                    ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|rd_address                                                     ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|rd_address                                                     ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|full0                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|full0                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[71]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[71]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                             ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                             ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|full0                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|full0                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[38]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[38]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[38]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[38]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[40]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[40]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[41]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[41]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[39]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[39]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[39]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[39]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[42]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[42]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[70]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[70]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[9]                                                             ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[9]                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][9]                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][9]                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][9]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][9]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[9]                                                  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[9]                                                  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[9]                                                             ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[9]                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                             ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                   ; DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[9]                                                             ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[9]                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                            ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[24]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[24]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[24]                                                            ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[24]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][24]                                       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][24]                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][24]                                      ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][24]                                      ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                            ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'PLL1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                     ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full0                                                                                    ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full0                                                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                           ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full1                                                                                    ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full1                                                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[71]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[71]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[70]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[70]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[0]                                                                                                  ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[0]                                                                                                  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[1]                                                                                                  ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[1]                                                                                                  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                             ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                             ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                             ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                             ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|full0                                                                                    ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|full0                                                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[0]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[0]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[1]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[1]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[2]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[2]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[3]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[3]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[4]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[4]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[39]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[39]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[38]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[38]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[14]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[14]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[5]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[5]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[6]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[6]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[7]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[7]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[17]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[17]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[8]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[8]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_X[9]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_X[9]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[19]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[19]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[16]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[16]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[12]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[12]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[13]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[13]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[11]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[11]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[18]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[18]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[9]                                                                                 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[9]                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[0]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[0]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[1]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[1]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[2]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[2]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[3]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[3]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[4]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[4]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[5]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[5]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[6]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[6]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[7]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[7]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[8]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[8]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Cursor:Cursor_inst|cur_Y[9]                                                                                                                                                                 ; Cursor:Cursor_inst|cur_Y[9]                                                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[8]                                                                                 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[8]                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[5]                                                                                 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[5]                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[0]                                                                                 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[0]                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10] ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10] ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5       ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                               ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_synced                                                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                            ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|enable_threshold                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                         ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[3]                                                                                                         ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                         ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|interlaced_field[2]                                                                                                         ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                        ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|request_data_stalled                                                                                                        ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]  ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]  ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[4]                                                                                 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[4]                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                              ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[15]                                                                                ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[15]                                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                               ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                               ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[7]                                                                                 ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[7]                                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                 ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                 ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'signal_generator:Generate_1Hz_Clock|outclk'                                                                                                                                     ;
+-------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.774 ; lfsr:lfsr5bit|out[4] ; lfsr:lfsr5bit|out[3] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 0.000        ; 0.000      ; 1.040      ;
; 0.779 ; lfsr:lfsr5bit|out[2] ; lfsr:lfsr5bit|out[1] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 0.000        ; 0.000      ; 1.045      ;
; 0.780 ; lfsr:lfsr5bit|out[2] ; lfsr:lfsr5bit|out[4] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 0.000        ; 0.000      ; 1.046      ;
; 0.800 ; lfsr:lfsr5bit|out[3] ; lfsr:lfsr5bit|out[2] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 0.000        ; 0.000      ; 1.066      ;
; 0.970 ; lfsr:lfsr5bit|out[1] ; lfsr:lfsr5bit|out[0] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 0.000        ; -0.004     ; 1.232      ;
; 1.062 ; lfsr:lfsr5bit|out[0] ; lfsr:lfsr5bit|out[4] ; signal_generator:Generate_1Hz_Clock|outclk ; signal_generator:Generate_1Hz_Clock|outclk ; 0.000        ; 0.004      ; 1.332      ;
+-------+----------------------+----------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'freqgen_plots'                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                              ; Launch Clock                     ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------+--------------+------------+------------+
; 0.780 ; sync_fast2slow:sync_mod|reg3[9]                                     ; sync_fast2slow:sync_mod|reg2[9]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 0.923      ;
; 0.782 ; sync_fast2slow:sync_mod|reg3[5]                                     ; sync_fast2slow:sync_mod|reg2[5]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 0.925      ;
; 0.785 ; sync_fast2slow:sync_sig|reg3[9]                                     ; sync_fast2slow:sync_sig|reg2[9]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 0.928      ;
; 0.786 ; sync_fast2slow:sync_sig|reg3[6]                                     ; sync_fast2slow:sync_sig|reg2[6]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.124     ; 0.928      ;
; 0.791 ; sync_fast2slow:sync_sig|reg3[11]                                    ; sync_fast2slow:sync_sig|reg2[11]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 0.934      ;
; 0.847 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.282      ; 3.395      ;
; 0.960 ; sync_fast2slow:sync_sig|reg3[10]                                    ; sync_fast2slow:sync_sig|reg2[10]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 1.103      ;
; 0.963 ; sync_fast2slow:sync_mod|reg3[10]                                    ; sync_fast2slow:sync_mod|reg2[10]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 1.106      ;
; 0.965 ; sync_fast2slow:sync_mod|reg3[6]                                     ; sync_fast2slow:sync_mod|reg2[6]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 1.108      ;
; 0.965 ; sync_fast2slow:sync_mod|reg3[7]                                     ; sync_fast2slow:sync_mod|reg2[7]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 1.108      ;
; 0.967 ; sync_fast2slow:sync_sig|reg3[8]                                     ; sync_fast2slow:sync_sig|reg2[8]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 1.110      ;
; 0.969 ; sync_fast2slow:sync_sig|reg3[5]                                     ; sync_fast2slow:sync_sig|reg2[5]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 1.112      ;
; 0.978 ; sync_fast2slow:sync_sig|reg3[7]                                     ; sync_fast2slow:sync_sig|reg2[7]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.124     ; 1.120      ;
; 1.114 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.262      ; 3.642      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[0]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[1]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[2]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[3]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[4]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[5]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[6]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[7]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[8]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.136 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                 ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.263      ; 3.665      ;
; 1.150 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg2 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.081      ; 1.465      ;
; 1.154 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg8 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.081      ; 1.469      ;
; 1.159 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|Bandera_Scroll_FX                                                                                                                             ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.282      ; 3.707      ;
; 1.173 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg6 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.081      ; 1.488      ;
; 1.198 ; sync_fast2slow:sync_mod|reg3[11]                                    ; sync_fast2slow:sync_mod|reg2[11]                                                                                                                                     ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.111     ; 1.353      ;
; 1.294 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.262      ; 3.822      ;
; 1.299 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.262      ; 3.827      ;
; 1.344 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.262      ; 3.872      ;
; 1.384 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.282      ; 3.932      ;
; 1.414 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.282      ; 3.962      ;
; 1.449 ; plot_graph:plot_graph1|Dif_SCROLL[9]                                ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 1.715      ;
; 1.457 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg8 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.078      ; 1.769      ;
; 1.458 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg4 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.094      ; 1.786      ;
; 1.460 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg0 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.074      ; 1.768      ;
; 1.474 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg6 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.078      ; 1.786      ;
; 1.476 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg3 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.101      ; 1.811      ;
; 1.479 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg5 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.098      ; 1.811      ;
; 1.481 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg5 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.101      ; 1.816      ;
; 1.484 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg4 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.098      ; 1.816      ;
; 1.486 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg2 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.062      ; 1.782      ;
; 1.487 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg8 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.074      ; 1.795      ;
; 1.504 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg6 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.074      ; 1.812      ;
; 1.505 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg0 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.062      ; 1.801      ;
; 1.513 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[8]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg8 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.062      ; 1.809      ;
; 1.515 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[6]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg6 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.062      ; 1.811      ;
; 1.534 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.282      ; 4.082      ;
; 1.545 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.262      ; 4.073      ;
; 1.546 ; doublesync_no_reset:sync_graph_enable_scroll|sync_srl16_inferred[1] ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                                                                                                                            ; PLL1|altpll_component|pll|clk[2] ; freqgen_plots ; 0.000        ; 2.262      ; 4.074      ;
; 1.564 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg7 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.082      ; 1.880      ;
; 1.682 ; plot_graph:plot_graph1|Dif_SCROLL[3]                                ; plot_graph:plot_graph1|Dif_SCROLL[3]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 1.948      ;
; 1.686 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg1 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.101      ; 2.021      ;
; 1.718 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg5 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.094      ; 2.046      ;
; 1.720 ; plot_graph:plot_graph1|Dif_SCROLL[1]                                ; plot_graph:plot_graph1|Dif_SCROLL[1]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 1.986      ;
; 1.733 ; plot_graph:plot_graph1|Dif_SCROLL[0]                                ; plot_graph:plot_graph1|Dif_SCROLL[0]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 1.999      ;
; 1.739 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg3 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.098      ; 2.071      ;
; 1.740 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg0 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.078      ; 2.052      ;
; 1.742 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[0]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg0 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.081      ; 2.057      ;
; 1.760 ; plot_graph:plot_graph1|Dif_SCROLL[4]                                ; plot_graph:plot_graph1|Dif_SCROLL[4]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.026      ;
; 1.762 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg4 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.101      ; 2.097      ;
; 1.776 ; sync_fast2slow:sync_mod|reg3[8]                                     ; sync_fast2slow:sync_mod|reg2[8]                                                                                                                                      ; CLOCK_50                         ; freqgen_plots ; 0.000        ; -0.123     ; 1.919      ;
; 1.784 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg2 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.074      ; 2.092      ;
; 1.786 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[4]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg4 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.082      ; 2.102      ;
; 1.788 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[2]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg2 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.078      ; 2.100      ;
; 1.796 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[5]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg5 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.082      ; 2.112      ;
; 1.813 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg3 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.082      ; 2.129      ;
; 1.849 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg7 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.094      ; 2.177      ;
; 1.876 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg7 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.098      ; 2.208      ;
; 1.878 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[7]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg7 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.101      ; 2.213      ;
; 1.944 ; plot_graph:plot_graph1|Dif_SCROLL[8]                                ; plot_graph:plot_graph1|Dif_SCROLL[8]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.210      ;
; 1.968 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg1 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.098      ; 2.300      ;
; 1.976 ; plot_graph:plot_graph1|Dif_SCROLL[2]                                ; plot_graph:plot_graph1|Dif_SCROLL[2]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.242      ;
; 1.984 ; plot_graph:plot_graph1|Dif_SCROLL[5]                                ; plot_graph:plot_graph1|Dif_SCROLL[5]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.250      ;
; 1.988 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg1 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.094      ; 2.316      ;
; 1.991 ; plot_graph:plot_graph1|Dif_SCROLL[6]                                ; plot_graph:plot_graph1|Dif_SCROLL[6]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.257      ;
; 2.016 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[1]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg1 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.082      ; 2.332      ;
; 2.085 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[3]                           ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg3 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.094      ; 2.413      ;
; 2.096 ; plot_graph:plot_graph1|Dif_SCROLL[8]                                ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.362      ;
; 2.098 ; plot_graph:plot_graph1|Dif_SCROLL[1]                                ; plot_graph:plot_graph1|Dif_SCROLL[2]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.364      ;
; 2.114 ; plot_graph:plot_graph1|Dif_SCROLL[0]                                ; plot_graph:plot_graph1|Dif_SCROLL[1]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.380      ;
; 2.138 ; plot_graph:plot_graph1|Dif_SCROLL[1]                                ; plot_graph:plot_graph1|Dif_SCROLL[3]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.404      ;
; 2.174 ; plot_graph:plot_graph1|Dif_SCROLL[7]                                ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.440      ;
; 2.177 ; plot_graph:plot_graph1|Dif_SCROLL[0]                                ; plot_graph:plot_graph1|Dif_SCROLL[2]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.443      ;
; 2.193 ; plot_graph:plot_graph1|Dif_SCROLL[3]                                ; plot_graph:plot_graph1|Dif_SCROLL[4]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.459      ;
; 2.217 ; plot_graph:plot_graph1|Dif_SCROLL[0]                                ; plot_graph:plot_graph1|Dif_SCROLL[3]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.483      ;
; 2.286 ; plot_graph:plot_graph1|Dif_SCROLL[6]                                ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.552      ;
; 2.331 ; plot_graph:plot_graph1|Dif_SCROLL[2]                                ; plot_graph:plot_graph1|Dif_SCROLL[3]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.597      ;
; 2.333 ; plot_graph:plot_graph1|Dif_SCROLL[1]                                ; plot_graph:plot_graph1|Dif_SCROLL[4]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.599      ;
; 2.334 ; plot_graph:plot_graph1|Dif_SCROLL[7]                                ; plot_graph:plot_graph1|Dif_SCROLL[8]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.600      ;
; 2.338 ; plot_graph:plot_graph1|SDRAM_ADD_WRITE[9]                           ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_address_reg9 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.082      ; 2.654      ;
; 2.358 ; plot_graph:plot_graph1|Dif_SCROLL[5]                                ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.624      ;
; 2.368 ; plot_graph:plot_graph1|Dif_SCROLL[4]                                ; plot_graph:plot_graph1|Dif_SCROLL[5]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.634      ;
; 2.378 ; plot_graph:plot_graph1|Dif_SCROLL[5]                                ; plot_graph:plot_graph1|Dif_SCROLL[6]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.644      ;
; 2.412 ; plot_graph:plot_graph1|Dif_SCROLL[0]                                ; plot_graph:plot_graph1|Dif_SCROLL[4]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.678      ;
; 2.427 ; plot_graph:plot_graph1|Dif_SCROLL[4]                                ; plot_graph:plot_graph1|Dif_SCROLL[9]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.693      ;
; 2.446 ; plot_graph:plot_graph1|Dif_SCROLL[6]                                ; plot_graph:plot_graph1|Dif_SCROLL[8]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.712      ;
; 2.447 ; plot_graph:plot_graph1|Dif_SCROLL[4]                                ; plot_graph:plot_graph1|Dif_SCROLL[6]                                                                                                                                 ; freqgen_plots                    ; freqgen_plots ; 0.000        ; 0.000      ; 2.713      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 1.472 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 1.739      ;
; 1.683 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 1.949      ;
; 1.683 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 1.949      ;
; 1.717 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 1.988      ;
; 1.717 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 1.988      ;
; 1.717 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 1.988      ;
; 1.717 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 1.988      ;
; 1.717 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 1.988      ;
; 1.717 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 1.988      ;
; 1.767 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.037      ;
; 1.980 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 2.246      ;
; 2.069 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 2.340      ;
; 2.216 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 2.482      ;
; 2.354 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 2.621      ;
; 2.565 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 2.831      ;
; 2.599 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 2.870      ;
; 2.599 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 2.870      ;
; 2.599 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 2.870      ;
; 2.599 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 2.870      ;
; 2.599 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 2.870      ;
; 2.599 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 2.870      ;
; 2.602 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.001     ; 2.867      ;
; 2.649 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.919      ;
; 2.654 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.001     ; 2.919      ;
; 2.688 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.958      ;
; 2.688 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.958      ;
; 2.688 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.958      ;
; 2.688 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.958      ;
; 2.688 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.958      ;
; 2.688 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 2.958      ;
; 2.737 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.003      ;
; 2.738 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.003      ; 3.007      ;
; 2.758 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.024      ;
; 2.772 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.038      ;
; 2.844 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.110      ;
; 2.920 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.182      ;
; 2.951 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.005      ; 3.222      ;
; 2.951 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.213      ;
; 2.972 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.238      ;
; 3.002 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.263      ;
; 3.020 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.286      ;
; 3.022 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.283      ;
; 3.028 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.290      ;
; 3.040 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.004      ; 3.310      ;
; 3.116 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.382      ;
; 3.131 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.392      ;
; 3.139 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.405      ;
; 3.152 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.418      ;
; 3.165 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.431      ;
; 3.165 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.431      ;
; 3.165 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.431      ;
; 3.165 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.431      ;
; 3.169 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.430      ;
; 3.174 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.003     ; 3.437      ;
; 3.203 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.469      ;
; 3.203 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.469      ;
; 3.203 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.469      ;
; 3.203 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.469      ;
; 3.203 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.469      ;
; 3.214 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.480      ;
; 3.215 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.001     ; 3.480      ;
; 3.216 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 3.483      ;
; 3.237 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.503      ;
; 3.239 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.500      ;
; 3.239 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.500      ;
; 3.253 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.001     ; 3.518      ;
; 3.273 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.539      ;
; 3.273 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.539      ;
; 3.273 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.539      ;
; 3.273 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.539      ;
; 3.273 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.539      ;
; 3.296 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.562      ;
; 3.299 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.561      ;
; 3.323 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.001     ; 3.588      ;
; 3.348 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 3.615      ;
; 3.360 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 3.627      ;
; 3.363 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.629      ;
; 3.364 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.626      ;
; 3.370 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.631      ;
; 3.373 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.639      ;
; 3.381 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.643      ;
; 3.385 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.647      ;
; 3.385 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.647      ;
; 3.417 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.683      ;
; 3.419 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 3.686      ;
; 3.419 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 3.686      ;
; 3.419 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 3.686      ;
; 3.419 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.001      ; 3.686      ;
; 3.435 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.696      ;
; 3.445 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.711      ;
; 3.452 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.005     ; 3.713      ;
; 3.455 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.721      ;
; 3.473 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.739      ;
; 3.482 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.748      ;
; 3.499 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.765      ;
; 3.507 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.773      ;
; 3.517 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.783      ;
; 3.555 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.821      ;
; 3.572 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; 0.000      ; 3.838      ;
; 3.583 ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0.000        ; -0.004     ; 3.845      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'PLL1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                              ; To Node                                                                                                                                                                                                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.507 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 0.500        ; -0.027     ; 3.016      ;
; -2.412 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.017      ; 3.394      ;
; -2.412 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.017      ; 3.394      ;
; -2.412 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.017      ; 3.394      ;
; -2.412 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.017      ; 3.394      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.030      ; 3.406      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.030      ; 3.406      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.030      ; 3.406      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.030      ; 3.406      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.020      ; 3.396      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.020      ; 3.396      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.020      ; 3.396      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.020      ; 3.396      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.027      ; 3.403      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.024      ; 3.400      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.024      ; 3.400      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.024      ; 3.400      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.024      ; 3.400      ;
; -2.411 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; 0.025      ; 3.401      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.014     ; 3.029      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.014     ; 3.029      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[0]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.005     ; 3.038      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[0]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[1]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.005     ; 3.038      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[1]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.005     ; 3.038      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[3]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.005     ; 3.038      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[3]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[2]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.005     ; 3.038      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[2]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[4]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[4]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[5]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[2]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[3]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[1]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[4]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[5]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                                                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.043     ; 3.000      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[2]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[7]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[7]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[8]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.022     ; 3.021      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[8]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[8]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[10]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[10]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10]                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.022     ; 3.021      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[4]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[6]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.022     ; 3.021      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[6]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.022     ; 3.021      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.022     ; 3.021      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[5]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3]                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[0]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[6]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[8]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10]                                                   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[7]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[0]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.015     ; 3.028      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[1]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[1]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[2]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[2]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[3]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.015     ; 3.028      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[3]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[4]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[4]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[5]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.015     ; 3.028      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[5]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[6]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.015     ; 3.028      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[6]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[7]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.015     ; 3.028      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[7]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.017     ; 3.026      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[8]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[8]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[9]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[9]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.019     ; 3.024      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; -2.007 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[0]                                                    ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 1.000        ; -0.020     ; 3.023      ;
; 10.415 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_negedge_sync                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|count_reg[0]                                                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 12.500       ; -0.001     ; 2.120      ;
; 10.415 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_negedge_sync                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|count_reg[1]                                                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 12.500       ; -0.001     ; 2.120      ;
; 10.415 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_negedge_sync                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|count_reg[2]                                                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 12.500       ; -0.001     ; 2.120      ;
; 10.415 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_negedge_sync                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|count_reg[3]                                                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 12.500       ; -0.001     ; 2.120      ;
; 10.415 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_negedge_sync                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|count_reg[4]                                                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 12.500       ; -0.001     ; 2.120      ;
; 10.415 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_negedge_sync                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|count_reg[5]                                                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 12.500       ; -0.001     ; 2.120      ;
; 10.415 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_negedge_sync                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|count_reg[6]                                                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 12.500       ; -0.001     ; 2.120      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'PLL1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[10]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.147     ; 3.995      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[15]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 4.004      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[9]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.147     ; 3.995      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[11]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.142     ; 4.000      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[14]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.142     ; 4.000      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[7]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.147     ; 3.995      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[12]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.142     ; 4.000      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[13]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.142     ; 4.000      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[8]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.147     ; 3.995      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[0]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.172     ; 3.970      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[1]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.172     ; 3.970      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[2]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.172     ; 3.970      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[3]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.182     ; 3.960      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[4]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.182     ; 3.960      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[5]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.182     ; 3.960      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[6]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.182     ; 3.960      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[7]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.171     ; 3.971      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[8]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.171     ; 3.971      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[9]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.171     ; 3.971      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[10]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.171     ; 3.971      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[3]                                                                                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.132     ; 4.010      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_dqm[0]                                                                                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 4.004      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_dqm[1]                                                                                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 4.004      ;
; 3.782 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[0]                                                                                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 4.004      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[6]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.153     ; 3.988      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[1]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 3.980      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[4]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.153     ; 3.988      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[3]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.153     ; 3.988      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[5]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.153     ; 3.988      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[0]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 3.980      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[2]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 3.980      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[11]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.161     ; 3.980      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_bank[0]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.134     ; 4.007      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_bank[1]                                                                                                                              ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.134     ; 4.007      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[1]                                                                                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.134     ; 4.007      ;
; 3.783 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[2]                                                                                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.134     ; 4.007      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_10                                                                                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.143     ; 3.993      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_15                                                                                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.134     ; 4.002      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_9                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.143     ; 3.993      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_11                                                                                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 3.998      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[11]                                                                                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.158     ; 3.978      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_14                                                                                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 3.998      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[14]                                                                                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.158     ; 3.978      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_7                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.143     ; 3.993      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[7]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 3.973      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_12                                                                                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 3.998      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[12]                                                                                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.158     ; 3.978      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_13                                                                                                                       ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.138     ; 3.998      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[13]                                                                                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.158     ; 3.978      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[9]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 3.973      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[15]                                                                                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.154     ; 3.982      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[10]                                                                                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 3.973      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_8                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.143     ; 3.993      ;
; 3.788 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[8]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.163     ; 3.973      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_6                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.149     ; 3.986      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[6]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.169     ; 3.966      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_1                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.157     ; 3.978      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[1]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.177     ; 3.958      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_4                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.149     ; 3.986      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[4]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.169     ; 3.966      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_3                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.149     ; 3.986      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[3]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.169     ; 3.966      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_5                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.149     ; 3.986      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[5]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.169     ; 3.966      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe                                                                                                                                     ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.157     ; 3.978      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[0]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.177     ; 3.958      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe~_Duplicate_2                                                                                                                        ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.157     ; 3.978      ;
; 3.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[2]                                                                                                                             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.177     ; 3.958      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[81]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.015      ; 3.821      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[19]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 3.816      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 3.807      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 3.807      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 3.807      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.001      ; 3.807      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 3.806      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.009      ; 3.815      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.013      ; 3.819      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[61]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.014     ; 3.792      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.023     ; 3.783      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.023     ; 3.783      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0]                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.023     ; 3.783      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_master_agent:vga_to_sdram_translator_avalon_universal_master_0_agent|hold_waitrequest                                                         ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.006      ; 3.812      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                 ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.002      ; 3.808      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[82]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.015      ; 3.821      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[77]                          ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.004     ; 3.802      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[77]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.005     ; 3.801      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[77]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.006      ; 3.812      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.005      ; 3.811      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.004      ; 3.810      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.005      ; 3.811      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.000      ; 3.806      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.001     ; 3.805      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.002     ; 3.804      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.008      ; 3.814      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.010      ; 3.816      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[82]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.015      ; 3.821      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[52]                                                            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.015      ; 3.821      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                               ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; 0.016      ; 3.822      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[0]                                                                                                                     ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.005     ; 3.801      ;
; 4.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[1]                                                                                                                     ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 8.000        ; -0.007     ; 3.799      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[11]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[20]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[22]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[6]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[17]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[1]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[23]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[7]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[4]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[3]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[19]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[21]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[30]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[14]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[0]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[16]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[27]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[12]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[28]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[29]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[13]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[2]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[18]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[26]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[10]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[8]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[24]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[9]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[25]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[31]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[15]                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.012     ; 5.131      ;
; 4.893  ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|Mn_rot_step2[5]                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.011     ; 5.132      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.023      ; 5.746      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.230 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.015      ; 5.738      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.022      ; 5.557      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 5.549      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 5.549      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 5.549      ;
; 14.418 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.014      ; 5.549      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'CLK_25MHZ'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.614 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.022     ; 2.400      ;
; 36.614 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.022     ; 2.400      ;
; 36.631 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full1                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.034     ; 2.371      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[14]                                                                   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[16]                                                                   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[13]                                                                   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[9]                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[0]                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[15]                                                                   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[7]                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[6]                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[1]                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.634 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.391      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[16]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[16]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[11]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[11]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[0]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[0]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[15]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[15]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[2]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[2]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[1]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[1]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.650 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.029     ; 2.357      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[14]                                                                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[16]                                                                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[13]                                                                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[3]                                                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[2]                                                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[10]                                                                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[10]                                                                   ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.679 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[1]                                                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.346      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[8]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[3]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[3]                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[2]                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.869 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.127      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[9]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[9]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[5]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[5]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[7]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[7]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[6]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[6]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.877 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.039     ; 2.120      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[14]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[14]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[13]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[13]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[8]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[4]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[4]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[3]                                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                  ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[10]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[10]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.908 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.040     ; 2.088      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                           ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
; 36.955 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                            ; CLK_25MHZ    ; CLK_25MHZ   ; 39.000       ; -0.011     ; 2.070      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'PLL1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.028 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_sync3                                                 ; Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock|var_clk_div32:Div_Clk|reset_sync1                                                                        ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.294      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_pipeline[1]                                                                           ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_h_sync_reg                                                                                   ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[19]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[20]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[21]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[22]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[10]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[11]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[12]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[13]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[14]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[15]                                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[4]                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.034 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2                                                          ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|vid_data[5]                                                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.300      ;
; 1.229 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|read_latency_shift_reg[0]                                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|full1                                                         ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.495      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|waitrequest_reset_override                                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full0                                                         ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|full1                                                         ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data1[71]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data1[70]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[0]                                                                       ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|wait_latency_counter[1]                                                                       ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data1[39]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.232 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data1[38]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 1.496      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[71]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[70]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[39]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_030|altera_avalon_st_pipeline_base:core|data0[38]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.463 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.027      ; 1.756      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[14]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[18]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[18]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[8]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[8]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[5]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[5]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[4]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[4]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[15]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[15]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[7]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[3]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[2]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[2]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[6]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[6]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[70]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.762      ;
; 1.495 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[1]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.005      ; 1.766      ;
; 1.741 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.038      ;
; 1.741 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.031      ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[12]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[13]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[13]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[11]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[11]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[9]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[9]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[3]                                                      ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[10]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[10]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[70]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.776 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.038      ;
; 1.806 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[11]                                                                           ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.074      ;
; 1.806 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[9]                                                                            ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.074      ;
; 1.806 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[2]                                                                            ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.074      ;
; 1.806 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.074      ;
; 1.806 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.074      ;
; 1.806 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[10]                                                                           ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                   ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                   ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:mouse_pos_s1_translator|av_readdata_pre[3]                                                                            ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                    ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                   ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.808 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:mouse_pos_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                   ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 2.074      ;
; 1.809 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|full0                                                         ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.065      ;
; 1.809 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[14]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.065      ;
; 1.809 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data0[17]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.065      ;
; 1.809 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_031|altera_avalon_st_pipeline_base:core|data1[17]                                                     ; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 0.000        ; -0.010     ; 2.065      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLK_25MHZ'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.032 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[39]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[39]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[38]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[38]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; 0.000      ; 1.298      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|waitrequest_reset_override                                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0                                                         ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1                                                         ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[70]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                        ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[70]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[0]                                                                   ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[1]                                                                   ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[71]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                        ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.544 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[71]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.005     ; 1.805      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[12]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[11]                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[8]                                                                        ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.569 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[4]                                                                        ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.018     ; 1.817      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[12]                                                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[12]                                                                       ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[11]                                                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[9]                                                                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[8]                                                                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[5]                                                                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[5]                                                                        ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[0]                                                                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[4]                                                                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[15]                                                                                                    ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[7]                                                                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[6]                                                                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.019     ; 1.819      ;
; 1.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.017     ; 2.038      ;
; 1.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.017     ; 2.038      ;
; 1.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.017     ; 2.038      ;
; 1.789 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.017     ; 2.038      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|read_latency_shift_reg[0]                                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full0                                                         ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[12]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[70]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                 ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[70]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.801 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.034     ; 2.033      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.815 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.011     ; 2.070      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[14]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[14]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[13]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[13]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[8]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[4]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[4]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[3]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[10]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[10]                                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.862 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.088      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[9]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[9]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[5]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[5]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[7]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[7]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[6]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[6]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.893 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.039     ; 2.120      ;
; 1.901 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                               ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.127      ;
; 1.901 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[8]                                                      ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.127      ;
; 1.901 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.127      ;
; 1.901 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                ; CLK_25MHZ    ; CLK_25MHZ   ; 0.000        ; -0.040     ; 2.127      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.038 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006|packet_in_progress                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006|share_count[0]                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.038 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006|share_count_zero_flag                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[7]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[8]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[9]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[10]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[11]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[12]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[13]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.213 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[14]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.478      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[15]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[16]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[17]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[18]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[19]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[20]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[21]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[22]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[23]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[24]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[25]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[26]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[27]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[28]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[29]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.497 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[30]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 1.760      ;
; 1.520 ; DDS:dds_inst|pup_rst                                                                                                                      ; DDS:dds_inst|waveform_gen:waveform|phase_acc[31]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.781      ;
; 1.527 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.527 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.795      ;
; 1.535 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.807      ;
; 1.535 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.807      ;
; 1.535 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.807      ;
; 1.535 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.807      ;
; 1.535 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.807      ;
; 1.535 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.807      ;
; 1.535 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.807      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[23]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[21]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[21]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[20]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[20]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[19]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[19]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[4]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[30]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[30]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.814      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[35]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[18]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[17]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[27]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[27]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[26]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[26]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[25]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[25]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data0[8]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[8]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.572 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.833      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|data1[24]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[18]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_012|altera_avalon_st_pipeline_base:core|data1[17]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.577 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|data1[23]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 1.836      ;
; 1.583 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 1.839      ;
; 1.583 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 1.839      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|data1[26]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|data1[30]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_013|altera_avalon_st_pipeline_base:core|data1[25]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[4]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
; 1.598 ; DE2_QSYS:U0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.012     ; 1.852      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'PLL1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                                                                                                                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.027      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.027      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.027      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.027      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.033      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][9]   ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 3.037      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.033      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][9]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[9]             ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 3.033      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][24]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.054     ; 2.990      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][24] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[24]            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.013      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.013      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.013      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.013      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.013      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][26] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][26]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[26]            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.031     ; 3.013      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.046     ; 2.998      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][27]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.048     ; 2.996      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 3.001      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 3.001      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 3.001      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.043     ; 3.001      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][27] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[27]            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.044     ; 3.000      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.032      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.032      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 3.032      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][14]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 3.026      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 3.025      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.039     ; 3.005      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 3.025      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][14] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 3.025      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[14]            ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.027      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][30] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.049     ; 2.995      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][30]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.002      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][30]  ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.002      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][30] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.002      ;
; 2.778 ; DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][30] ; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 0.000        ; -0.042     ; 3.002      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'PLL1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg1  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg2  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg3  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg4  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg5  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg6  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg7  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg8  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg9  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg0   ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg1   ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg2   ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg3   ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_memory_reg0   ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_we_reg        ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg8 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg9 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg9 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg1  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg1  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg2  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg2  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg3  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg3  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_we_reg       ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_we_reg       ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_memory_reg0  ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_memory_reg0   ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg0 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg1 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg2 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg3 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg4 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg5 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg6 ;
; 1.620 ; 4.000        ; 2.380          ; High Pulse Width ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg7 ;
; 1.620 ; 4.000        ; 2.380          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[0] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg7 ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_tf71:auto_generated|ram_block1a2~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'PLL1|altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24]                           ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24]                           ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg8 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg8 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg9 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg9 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; PLL1|altpll_component|pll|clk[2] ; Rise       ; DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg4 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'CLK_25MHZ'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------+
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[0]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[0]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[10]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[10]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[11]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[11]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[12]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[12]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[13]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[13]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[14]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[14]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[15]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[15]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[16]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[16]                                                      ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[1]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[1]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[2]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[2]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[3]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[3]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[4]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[4]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[5]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[5]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[6]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[6]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[7]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[7]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[8]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[8]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[9]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[9]                                                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; CLK_25MHZ ; Rise       ; DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]  ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy'                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------+
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[0]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[10] ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[1]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[2]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[3]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[4]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[5]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[6]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[7]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[8]  ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Fall       ; hack_ltm_sincronization:hack_ltm_sincronization_inst|count_y[9]  ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[0]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[0]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[10]|clk                     ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[10]|clk                     ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[1]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[1]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[2]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[2]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[3]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[3]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[4]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[4]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[5]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[5]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[6]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[6]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[7]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[7]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[8]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[8]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[9]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|count_y[9]|clk                      ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|line_rdy|regout                     ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|line_rdy|regout                     ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|line_rdy~clkctrl|inclk[0]           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|line_rdy~clkctrl|inclk[0]           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|line_rdy~clkctrl|outclk             ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; Rise       ; hack_ltm_sincronization_inst|line_rdy~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------+------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'signal_generator:Generate_1Hz_Clock|outclk'                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                      ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[0]                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[0]                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[1]                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[1]                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[2]                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[2]                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[3]                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[3]                       ;
; 18.500 ; 19.500       ; 1.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[4]                       ;
; 18.500 ; 19.500       ; 1.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr:lfsr5bit|out[4]                       ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; Generate_1Hz_Clock|outclk|regout           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; Generate_1Hz_Clock|outclk|regout           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; Generate_1Hz_Clock|outclk~clkctrl|inclk[0] ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; Generate_1Hz_Clock|outclk~clkctrl|inclk[0] ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; Generate_1Hz_Clock|outclk~clkctrl|outclk   ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; Generate_1Hz_Clock|outclk~clkctrl|outclk   ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[0]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[0]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[1]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[1]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[2]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[2]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[3]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[3]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[4]|clk                        ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; signal_generator:Generate_1Hz_Clock|outclk ; Rise       ; lfsr5bit|out[4]|clk                        ;
+--------+--------------+----------------+------------------+--------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'SW[1]'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; SW[1]|combout                               ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; SW[1]|combout                               ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_modulation[10]_988          ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_modulation[10]_988          ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_modulation[10]_988|datac    ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_modulation[10]_988|datac    ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_modulation[11]_998          ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_modulation[11]_998          ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_modulation[11]_998|datad    ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_modulation[11]_998|datad    ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_modulation[5]_938           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_modulation[5]_938           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_modulation[5]_938|datad     ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_modulation[5]_938|datad     ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_modulation[6]_948           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_modulation[6]_948           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_modulation[6]_948|datad     ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_modulation[6]_948|datad     ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_modulation[7]_958           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_modulation[7]_958           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_modulation[7]_958|dataa     ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_modulation[7]_958|dataa     ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_modulation[8]_968           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_modulation[8]_968           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_modulation[8]_968|dataa     ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_modulation[8]_968|dataa     ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_modulation[9]_978           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_modulation[9]_978           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_modulation[9]_978|datac     ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_modulation[9]_978|datac     ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_signal[10]_908              ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_signal[10]_908              ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[10]_908|datad        ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[10]_908|datad        ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_signal[11]_918              ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_signal[11]_918              ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[11]_918|datad        ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[11]_918|datad        ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_signal[5]_858               ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_signal[5]_858               ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[5]_858|dataa         ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[5]_858|dataa         ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[5]~2clkctrl|inclk[0] ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[5]~2clkctrl|inclk[0] ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[5]~2clkctrl|outclk   ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[5]~2clkctrl|outclk   ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[5]~2|combout         ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[5]~2|combout         ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[5]~2|datad           ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[5]~2|datad           ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_signal[6]_868               ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_signal[6]_868               ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[6]_868|datad         ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[6]_868|datad         ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_signal[7]_878               ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_signal[7]_878               ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[7]_878|datab         ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[7]_878|datab         ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_signal[8]_888               ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_signal[8]_888               ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[8]_888|datab         ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[8]_888|datab         ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Fall       ; actual_selected_signal[9]_898               ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Fall       ; actual_selected_signal[9]_898               ;
; 19.500 ; 19.500       ; 0.000          ; High Pulse Width ; SW[1] ; Rise       ; actual_selected_signal[9]_898|datad         ;
; 19.500 ; 19.500       ; 0.000          ; Low Pulse Width  ; SW[1] ; Rise       ; actual_selected_signal[9]_898|datad         ;
; 36.620 ; 39.000       ; 2.380          ; Port Rate        ; SW[1] ; Rise       ; SW[1]                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'altera_reserved_tck'                                                                  ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 37.778 ; 40.000       ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'freqgen_plots'                                                                                                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg0 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg1 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg2 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg3 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg4 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg5 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg6 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg7 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg8 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_address_reg9 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_datain_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_datain_reg1  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg0 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg1 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg1 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg2 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg2 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg3 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg3 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg4 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg4 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg5 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg5 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg6 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg6 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg7 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg7 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg8 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg8 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg9 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_address_reg9 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg1  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg1  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg2  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg2  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg3  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_datain_reg3  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg0 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg0 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg1 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg1 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg2 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg2 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg3 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg3 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg4 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg4 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg5 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg5 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg6 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg6 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg7 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg7 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg8 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg8 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg9 ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_address_reg9 ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg1  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg1  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg2  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg2  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg3  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_datain_reg3  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; High Pulse Width ; freqgen_plots ; Rise       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 497.620 ; 500.000      ; 2.380          ; Low Pulse Width  ; freqgen_plots ; Rise       ; plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
+---------+--------------+----------------+------------------+---------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+--------------+------------+-------+-------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+--------------+------------+-------+-------+------------+----------------------------------+
; PS2_CLK      ; CLK_25MHZ  ; 3.225 ; 3.225 ; Rise       ; CLK_25MHZ                        ;
; PS2_DAT      ; CLK_25MHZ  ; 5.973 ; 5.973 ; Rise       ; CLK_25MHZ                        ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.162 ; 1.162 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.192 ; 1.192 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.164 ; 1.164 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.158 ; 1.158 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.188 ; 1.188 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.173 ; 1.173 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.183 ; 1.183 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.149 ; 1.149 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+--------------+------------+--------+--------+------------+----------------------------------+
; PS2_CLK      ; CLK_25MHZ  ; -2.995 ; -2.995 ; Rise       ; CLK_25MHZ                        ;
; PS2_DAT      ; CLK_25MHZ  ; -5.737 ; -5.737 ; Rise       ; CLK_25MHZ                        ;
; DRAM_DQ[*]   ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.998 ; -0.998 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.028 ; -1.028 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.000 ; -1.000 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -0.994 ; -0.994 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -1.024 ; -1.024 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -1.009 ; -1.009 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -1.019 ; -1.019 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.985 ; -0.985 ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
+--------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606  ; 2.606  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616  ; 2.616  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.625  ; 2.625  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.631  ; 2.631  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.661  ; 2.661  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.656  ; 2.656  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; PLL1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; PLL1|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 4.849  ; 4.849  ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 2.938  ;        ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 6.018  ; 6.018  ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 4.345  ; 4.345  ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 7.455  ; 7.455  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 6.619  ; 6.619  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 6.897  ; 6.897  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 7.455  ; 7.455  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 7.384  ; 7.384  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 7.274  ; 7.274  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 7.048  ; 7.048  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 6.623  ; 6.623  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 6.891  ; 6.891  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.938  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 7.877  ; 7.877  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 7.547  ; 7.547  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 7.877  ; 7.877  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 7.773  ; 7.773  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 6.380  ; 6.380  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 7.089  ; 7.089  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 7.581  ; 7.581  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 6.641  ; 6.641  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 7.435  ; 7.435  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 8.021  ; 8.021  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 7.462  ; 7.462  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 6.772  ; 6.772  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 6.317  ; 6.317  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 8.015  ; 8.015  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 8.021  ; 8.021  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 7.838  ; 7.838  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 6.918  ; 6.918  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 6.205  ; 6.205  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+----------------+------------+--------+--------+------------+----------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+----------------+------------+--------+--------+------------+----------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.606  ; 2.606  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.616  ; 2.616  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.626  ; 2.626  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.596  ; 2.596  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.597  ; 2.597  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.617  ; 2.617  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.607  ; 2.607  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.684  ; 2.684  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.666  ; 2.666  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.604  ; 2.604  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.634  ; 2.634  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.622  ; 2.622  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.628  ; 2.628  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.658  ; 2.658  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.653  ; 2.653  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.653  ; 2.653  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.663  ; 2.663  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.663  ; 2.663  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.637  ; 2.637  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.664  ; 2.664  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50   ; 2.640  ; 2.640  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.680  ; 2.680  ; Rise       ; PLL1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.382 ;        ; Rise       ; PLL1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.382 ; Fall       ; PLL1|altpll_component|pll|clk[1] ;
; VGA_BLANK      ; CLOCK_50   ; 4.849  ; 4.849  ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ; 2.938  ;        ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_HS         ; CLOCK_50   ; 6.018  ; 6.018  ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_VS         ; CLOCK_50   ; 4.345  ; 4.345  ; Rise       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_B[*]       ; CLOCK_50   ; 6.619  ; 6.619  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[2]      ; CLOCK_50   ; 6.619  ; 6.619  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[3]      ; CLOCK_50   ; 6.897  ; 6.897  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[4]      ; CLOCK_50   ; 7.455  ; 7.455  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[5]      ; CLOCK_50   ; 7.384  ; 7.384  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[6]      ; CLOCK_50   ; 7.274  ; 7.274  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[7]      ; CLOCK_50   ; 7.048  ; 7.048  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[8]      ; CLOCK_50   ; 6.623  ; 6.623  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_B[9]      ; CLOCK_50   ; 6.891  ; 6.891  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_CLK        ; CLOCK_50   ;        ; 2.938  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_G[*]       ; CLOCK_50   ; 6.380  ; 6.380  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[2]      ; CLOCK_50   ; 7.547  ; 7.547  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[3]      ; CLOCK_50   ; 7.877  ; 7.877  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[4]      ; CLOCK_50   ; 7.773  ; 7.773  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[5]      ; CLOCK_50   ; 6.380  ; 6.380  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[6]      ; CLOCK_50   ; 7.089  ; 7.089  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[7]      ; CLOCK_50   ; 7.581  ; 7.581  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[8]      ; CLOCK_50   ; 6.641  ; 6.641  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_G[9]      ; CLOCK_50   ; 7.435  ; 7.435  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
; VGA_R[*]       ; CLOCK_50   ; 6.205  ; 6.205  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[2]      ; CLOCK_50   ; 7.462  ; 7.462  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[3]      ; CLOCK_50   ; 6.772  ; 6.772  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[4]      ; CLOCK_50   ; 6.317  ; 6.317  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[5]      ; CLOCK_50   ; 8.015  ; 8.015  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[6]      ; CLOCK_50   ; 8.021  ; 8.021  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[7]      ; CLOCK_50   ; 7.838  ; 7.838  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[8]      ; CLOCK_50   ; 6.918  ; 6.918  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
;  VGA_R[9]      ; CLOCK_50   ; 6.205  ; 6.205  ; Fall       ; PLL1|altpll_component|pll|clk[2] ;
+----------------+------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; CLK_25MHZ                                                     ; CLK_25MHZ                                                     ; 192053   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                      ; CLK_25MHZ                                                     ; 6        ; 0        ; 0        ; 0        ;
; CLK_25MHZ                                                     ; CLOCK_50                                                      ; 20       ; 0        ; 1        ; 1        ;
; CLOCK_50                                                      ; CLOCK_50                                                      ; 87060    ; 78       ; 224      ; 1        ;
; freqgen_plots                                                 ; CLOCK_50                                                      ; 0        ; 0        ; 1        ; 1        ;
; PLL1|altpll_component|pll|clk[0]                              ; CLOCK_50                                                      ; 107      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; CLOCK_50                                                      ; 23       ; 0        ; 0        ; 0        ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; CLOCK_50                                                      ; 5        ; 3        ; 0        ; 0        ;
; CLOCK_50                                                      ; freqgen_plots                                                 ; 14       ; 0        ; 0        ; 0        ;
; freqgen_plots                                                 ; freqgen_plots                                                 ; 285      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; freqgen_plots                                                 ; 21       ; 0        ; 0        ; 0        ;
; SW[1]                                                         ; freqgen_plots                                                 ; 0        ; 14       ; 0        ; 0        ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0        ; 0        ; 0        ; 187      ;
; CLOCK_50                                                      ; PLL1|altpll_component|pll|clk[0]                              ; 128      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[0]                              ; PLL1|altpll_component|pll|clk[0]                              ; 80800    ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; PLL1|altpll_component|pll|clk[0]                              ; 11       ; 0        ; 0        ; 0        ;
; CLK_25MHZ                                                     ; PLL1|altpll_component|pll|clk[2]                              ; 6        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                      ; PLL1|altpll_component|pll|clk[2]                              ; 6        ; 0        ; 0        ; 0        ;
; freqgen_plots                                                 ; PLL1|altpll_component|pll|clk[2]                              ; 220      ; 0        ; 6527     ; 2        ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2]                              ; 0        ; 77       ; 0        ; 4560     ;
; PLL1|altpll_component|pll|clk[0]                              ; PLL1|altpll_component|pll|clk[2]                              ; 11       ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; PLL1|altpll_component|pll|clk[2]                              ; 444846   ; 298      ; 11005    ; 8220     ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; signal_generator:Generate_1Hz_Clock|outclk                    ; 6        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                      ; SW[1]                                                         ; 0        ; 0        ; 28       ; 0        ;
; freqgen_plots                                                 ; SW[1]                                                         ; 0        ; 0        ; 14       ; 0        ;
; SW[1]                                                         ; SW[1]                                                         ; 0        ; 0        ; 28       ; 28       ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; CLK_25MHZ                                                     ; CLK_25MHZ                                                     ; 192053   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                      ; CLK_25MHZ                                                     ; 6        ; 0        ; 0        ; 0        ;
; CLK_25MHZ                                                     ; CLOCK_50                                                      ; 20       ; 0        ; 1        ; 1        ;
; CLOCK_50                                                      ; CLOCK_50                                                      ; 87060    ; 78       ; 224      ; 1        ;
; freqgen_plots                                                 ; CLOCK_50                                                      ; 0        ; 0        ; 1        ; 1        ;
; PLL1|altpll_component|pll|clk[0]                              ; CLOCK_50                                                      ; 107      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; CLOCK_50                                                      ; 23       ; 0        ; 0        ; 0        ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; CLOCK_50                                                      ; 5        ; 3        ; 0        ; 0        ;
; CLOCK_50                                                      ; freqgen_plots                                                 ; 14       ; 0        ; 0        ; 0        ;
; freqgen_plots                                                 ; freqgen_plots                                                 ; 285      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; freqgen_plots                                                 ; 21       ; 0        ; 0        ; 0        ;
; SW[1]                                                         ; freqgen_plots                                                 ; 0        ; 14       ; 0        ; 0        ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; 0        ; 0        ; 0        ; 187      ;
; CLOCK_50                                                      ; PLL1|altpll_component|pll|clk[0]                              ; 128      ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[0]                              ; PLL1|altpll_component|pll|clk[0]                              ; 80800    ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; PLL1|altpll_component|pll|clk[0]                              ; 11       ; 0        ; 0        ; 0        ;
; CLK_25MHZ                                                     ; PLL1|altpll_component|pll|clk[2]                              ; 6        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                      ; PLL1|altpll_component|pll|clk[2]                              ; 6        ; 0        ; 0        ; 0        ;
; freqgen_plots                                                 ; PLL1|altpll_component|pll|clk[2]                              ; 220      ; 0        ; 6527     ; 2        ;
; hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy ; PLL1|altpll_component|pll|clk[2]                              ; 0        ; 77       ; 0        ; 4560     ;
; PLL1|altpll_component|pll|clk[0]                              ; PLL1|altpll_component|pll|clk[2]                              ; 11       ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[2]                              ; PLL1|altpll_component|pll|clk[2]                              ; 444846   ; 298      ; 11005    ; 8220     ;
; signal_generator:Generate_1Hz_Clock|outclk                    ; signal_generator:Generate_1Hz_Clock|outclk                    ; 6        ; 0        ; 0        ; 0        ;
; CLOCK_50                                                      ; SW[1]                                                         ; 0        ; 0        ; 28       ; 0        ;
; freqgen_plots                                                 ; SW[1]                                                         ; 0        ; 0        ; 14       ; 0        ;
; SW[1]                                                         ; SW[1]                                                         ; 0        ; 0        ; 28       ; 28       ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLK_25MHZ                        ; CLK_25MHZ                        ; 154      ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; CLK_25MHZ                        ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; CLOCK_50                         ; 3735     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; PLL1|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 2626     ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; PLL1|altpll_component|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 93       ; 0        ; 1        ; 0        ;
; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 270      ; 16       ; 34       ; 1        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; CLK_25MHZ                        ; CLK_25MHZ                        ; 154      ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; CLK_25MHZ                        ; 3        ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; CLOCK_50                         ; 3735     ; 0        ; 32       ; 0        ;
; CLOCK_50                         ; PLL1|altpll_component|pll|clk[0] ; 6        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[0] ; 2626     ; 0        ; 0        ; 0        ;
; CLOCK_50                         ; PLL1|altpll_component|pll|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; PLL1|altpll_component|pll|clk[0] ; PLL1|altpll_component|pll|clk[2] ; 93       ; 0        ; 1        ; 0        ;
; PLL1|altpll_component|pll|clk[2] ; PLL1|altpll_component|pll|clk[2] ; 270      ; 16       ; 34       ; 1        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 81    ; 81   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 04 18:35:49 2017
Info: Command: quartus_sta dds_and_nios_lab -c dds_and_nios_lab
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_vipitc130_common_sync
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
        Info (332166): set_false_path -to [get_keepers *data_out_sync0*]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_8dk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_QSYS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.sdc'
Info (332104): Reading SDC File: 'DE2_QSYS/synthesis/submodules/alt_vipitc130_cvo.sdc'
Info: Adding SDC requirements for alt_vipitc130_IS2Vid instance U0|vga|alt_vip_itc_0
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(64): U0|vga|alt_vip_itc_0|mode_banks|u_calculate_mode_dynamic|* could not be matched with a net
Warning (332049): Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(64): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -setup -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 2
Warning (332049): Ignored set_multicycle_path at alt_vipitc130_cvo.sdc(65): Argument <through> is an empty collection
    Info (332050): set_multicycle_path -hold -start -through [get_nets "${inst}|mode_banks|u_calculate_mode_dynamic|*"] 1
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(68): *alt_vipitc130_IS2Vid:*|is_mode_match[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_mode_match[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(69): *alt_vipitc130_IS2Vid:*|is_interlaced[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(69): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_interlaced[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(70): *alt_vipitc130_IS2Vid:*|is_serial_output[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_serial_output[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(71): *alt_vipitc130_IS2Vid:*|is_sample_count[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(71): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sample_count[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(72): *alt_vipitc130_IS2Vid:*|is_line_count_f0[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_line_count_f0[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(73): *alt_vipitc130_IS2Vid:*|is_line_count_f1[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_line_count_f1[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(74): *alt_vipitc130_IS2Vid:*|is_h_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_h_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(75): *alt_vipitc130_IS2Vid:*|is_h_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(75): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_h_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(76): *alt_vipitc130_IS2Vid:*|is_h_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_h_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(77): *alt_vipitc130_IS2Vid:*|is_v_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(77): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(78): *alt_vipitc130_IS2Vid:*|is_v_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(78): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(79): *alt_vipitc130_IS2Vid:*|is_v_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(79): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(80): *alt_vipitc130_IS2Vid:*|is_v1_front_porch[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(80): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_front_porch[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(81): *alt_vipitc130_IS2Vid:*|is_v1_sync_length[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(81): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_sync_length[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(82): *alt_vipitc130_IS2Vid:*|is_v1_blank[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(82): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_blank[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(83): *alt_vipitc130_IS2Vid:*|is_ap_line[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(83): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_ap_line[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(84): *alt_vipitc130_IS2Vid:*|is_v1_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(84): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(85): *alt_vipitc130_IS2Vid:*|is_f_rising_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(85): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_f_rising_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(86): *alt_vipitc130_IS2Vid:*|is_f_falling_edge[*][*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(86): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_f_falling_edge[*][*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(87): *alt_vipitc130_IS2Vid:*|is_standard[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(87): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_standard[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(88): *alt_vipitc130_IS2Vid:*|is_sof_sample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(88): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sof_sample[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(89): *alt_vipitc130_IS2Vid:*|is_sof_subsample[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(89): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sof_subsample[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(90): *alt_vipitc130_IS2Vid:*|is_sof_line[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(90): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_sof_line[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(91): *alt_vipitc130_IS2Vid:*|is_vcoclk_divider_value[*][* could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(91): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_vcoclk_divider_value[*][*}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(92): *alt_vipitc130_IS2Vid:*|is_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(92): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(93): *alt_vipitc130_IS2Vid:*|is_v1_anc_line[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(93): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_v1_anc_line[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(94): *alt_vipitc130_IS2Vid:*|is_valid_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(94): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|is_valid_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(95): *alt_vipitc130_IS2Vid:*|dirty_mode[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(95): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|dirty_mode[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(98): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:clear_underflow_sticky_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(98): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:clear_underflow_sticky_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(99): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:enable_resync_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:enable_resync_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(101): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlocked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlocked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(102): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlock_enable_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(102): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:genlock_enable_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(103): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:underflow_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(103): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:underflow_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(104): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(104): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_waitrequest_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(105): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_write_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(105): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:av_write_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(106): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(106): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync|alt_vipitc130_common_sync:toggle_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(107): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(107): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_locked_sync|data_out_sync0[*]}]
Warning (332174): Ignored filter at alt_vipitc130_cvo.sdc(108): *alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*] could not be matched with a keeper
Warning (332049): Ignored set_false_path at alt_vipitc130_cvo.sdc(108): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*alt_vipitc130_IS2Vid:*|alt_vipitc130_common_sync:sync_generation_generate.sof_cvi_sync|data_out_sync0[*]}]
Info (332104): Reading SDC File: 'DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.sdc'
Info (332104): Reading SDC File: 'dds_and_nios_lab.sdc'
Warning (332174): Ignored filter at dds_and_nios_lab.sdc(11): CLOCK_27 could not be matched with a port
Warning (332049): Ignored create_clock at dds_and_nios_lab.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 37 [get_ports CLOCK_27]
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at dds_and_nios_lab.sdc(19): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst|frecGen:frecGen_inst|out_tmp* could not be matched with a register
Warning (332049): Ignored create_clock at dds_and_nios_lab.sdc(19): Argument <targets> is an empty collection
    Info (332050): create_clock -name freqgen_audio_dac  -period 1000 [get_registers {*AudioDacDeltaStereo:AudioDacDeltaStereo_inst|frecGen:frecGen_inst|out_tmp*}] 
Warning (332174): Ignored filter at dds_and_nios_lab.sdc(20): *frecGen:frecGen_plots|out_tmp* could not be matched with a register
Warning (332049): Ignored create_clock at dds_and_nios_lab.sdc(20): Argument <targets> is an empty collection
    Info (332050): create_clock -name freqgen_plots -period 1000 [get_registers {*frecGen:frecGen_plots|out_tmp*}]
Warning (332174): Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock
Warning (332055): Command remove_from_collection failed
    Warning (332089): Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )
Warning (332174): Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Warning (332049): Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID
    Info (332050): foreach_in_collection clockB  [remove_from_collection [get_clocks {*}] $clock_name] {
               set clock_count_debug_var [expr {$clock_count_debug_var + 1}]
               set_max_delay -from  $clock_name -to $clockB $max_delay
               set_max_delay -from $clockB -to  $clock_name $max_delay
               set_min_delay -from  $clock_name -to $clockB $min_delay
               set_min_delay -from $clockB -to  $clock_name $min_delay
              }
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks
Info: ==========================================================================
Info: ==========================================================================
Info: timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 3 clocks
Info: ==========================================================================
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL1|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {PLL1|altpll_component|pll|clk[0]} {PLL1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {PLL1|altpll_component|pll|inclk[0]} -divide_by 2 -multiply_by 5 -phase -56.25 -duty_cycle 50.00 -name {PLL1|altpll_component|pll|clk[1]} {PLL1|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {PLL1|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {PLL1|altpll_component|pll|clk[2]} {PLL1|altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: ==================================================================================================
Info: timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred[0]*, max_delay = 40.0  min_delay = -15
Info: ==================================================================================================
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 39.000 -name CLK_25MHZ CLK_25MHZ
    Info (332105): create_clock -period 39.000 -name signal_generator:Generate_1Hz_Clock|outclk signal_generator:Generate_1Hz_Clock|outclk
    Info (332105): create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy
    Info (332105): create_clock -period 39.000 -name SW[1] SW[1]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.058      -204.468 PLL1|altpll_component|pll|clk[2] 
    Info (332119):    -3.887       -49.761 freqgen_plots 
    Info (332119):    -0.272        -0.543 CLOCK_50 
    Info (332119):     0.163         0.000 SW[1] 
    Info (332119):     0.658         0.000 PLL1|altpll_component|pll|clk[0] 
    Info (332119):    27.474         0.000 CLK_25MHZ 
    Info (332119):    33.641         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy 
    Info (332119):    37.708         0.000 signal_generator:Generate_1Hz_Clock|outclk 
Info (332146): Worst-case hold slack is -1.104
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.104       -11.892 SW[1] 
    Info (332119):     0.089         0.000 CLOCK_50 
    Info (332119):     0.391         0.000 CLK_25MHZ 
    Info (332119):     0.391         0.000 PLL1|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 PLL1|altpll_component|pll|clk[2] 
    Info (332119):     0.774         0.000 signal_generator:Generate_1Hz_Clock|outclk 
    Info (332119):     0.780         0.000 freqgen_plots 
    Info (332119):     1.472         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy 
Info (332146): Worst-case recovery slack is -2.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.507      -197.255 PLL1|altpll_component|pll|clk[2] 
    Info (332119):     3.782         0.000 PLL1|altpll_component|pll|clk[0] 
    Info (332119):     4.893         0.000 CLOCK_50 
    Info (332119):    36.614         0.000 CLK_25MHZ 
Info (332146): Worst-case removal slack is 1.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.028         0.000 PLL1|altpll_component|pll|clk[2] 
    Info (332119):     1.032         0.000 CLK_25MHZ 
    Info (332119):     1.038         0.000 CLOCK_50 
    Info (332119):     2.778         0.000 PLL1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.620         0.000 PLL1|altpll_component|pll|clk[0] 
    Info (332119):     7.500         0.000 CLOCK_50 
    Info (332119):    10.373         0.000 PLL1|altpll_component|pll|clk[2] 
    Info (332119):    18.500         0.000 CLK_25MHZ 
    Info (332119):    18.500         0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy 
    Info (332119):    18.500         0.000 signal_generator:Generate_1Hz_Clock|outclk 
    Info (332119):    19.500         0.000 SW[1] 
    Info (332119):    37.778         0.000 altera_reserved_tck 
    Info (332119):   497.620         0.000 freqgen_plots 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 627 megabytes
    Info: Processing ended: Tue Apr 04 18:36:01 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


