

================================================================
== Vitis HLS Report for 'axi4_lu_forward'
================================================================
* Date:           Fri Oct 17 17:44:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_luDecomposition_fu_253      |luDecomposition      |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_forwardSubstitution_fu_258  |forwardSubstitution  |       32|       32|  0.320 us|  0.320 us|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   87|   13321|  16842|    -|
|Memory           |        0|    -|      64|      8|    0|
|Multiplexer      |        -|    -|       -|    789|    -|
|Register         |        -|    -|     770|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   87|   14155|  17647|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   39|      13|     33|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+----+------+-------+-----+
    |            Instance            |        Module       | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------+---------------------+---------+----+------+-------+-----+
    |grp_forwardSubstitution_fu_258  |forwardSubstitution  |        0|  77|  8442|  12423|    0|
    |grp_luDecomposition_fu_253      |luDecomposition      |        0|  10|  4879|   4419|    0|
    +--------------------------------+---------------------+---------+----+------+-------+-----+
    |Total                           |                     |        0|  87| 13321|  16842|    0|
    +--------------------------------+---------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                 |        0|  64|   8|    0|    16|   32|     1|          512|
    +-------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ap_block_state1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state20  |        or|   0|  0|   2|           1|           1|
    |ap_block_state53  |        or|   0|  0|   2|           1|           1|
    |ap_block_state65  |        or|   0|  0|   2|           1|           1|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0|   8|           4|           4|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |A_LU_out_TDATA_blk_n         |    9|          2|    1|          2|
    |A_LU_out_TDATA_int_regslice  |   81|         17|   64|       1088|
    |A_address0                   |  151|         34|    4|        136|
    |A_ce0                        |   14|          3|    1|          3|
    |A_ce1                        |    9|          2|    1|          2|
    |A_d0                         |   87|         18|   32|        576|
    |A_in_TDATA_blk_n             |    9|          2|    1|          2|
    |A_we0                        |   14|          3|    1|          3|
    |A_we1                        |    9|          2|    1|          2|
    |P_out_TDATA_blk_n            |    9|          2|    1|          2|
    |P_out_TDATA_int_regslice     |   25|          5|   64|        320|
    |Y_out_TDATA_blk_n            |    9|          2|    1|          2|
    |Y_out_TDATA_int_regslice     |   65|         15|   64|        960|
    |ap_NS_fsm                    |  289|         66|    1|         66|
    |len_TDATA_blk_n              |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  789|        175|  238|       3166|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |L_1_reg_860                              |  32|   0|   32|          0|
    |L_2_1_reg_865                            |  32|   0|   32|          0|
    |L_2_reg_875                              |  32|   0|   32|          0|
    |L_3_1_reg_885                            |  32|   0|   32|          0|
    |L_3_2_reg_870                            |  32|   0|   32|          0|
    |L_3_reg_880                              |  32|   0|   32|          0|
    |P_0_reg_890                              |  32|   0|   32|          0|
    |P_1_reg_895                              |  32|   0|   32|          0|
    |P_2_reg_900                              |  32|   0|   32|          0|
    |P_3_reg_905                              |  32|   0|   32|          0|
    |Y_1_0_reg_950                            |  32|   0|   32|          0|
    |Y_1_1_reg_955                            |  32|   0|   32|          0|
    |Y_1_2_reg_960                            |  32|   0|   32|          0|
    |Y_1_3_reg_965                            |  32|   0|   32|          0|
    |Y_2_0_reg_970                            |  32|   0|   32|          0|
    |Y_2_1_reg_975                            |  32|   0|   32|          0|
    |Y_2_2_reg_980                            |  32|   0|   32|          0|
    |Y_2_3_reg_985                            |  32|   0|   32|          0|
    |Y_3_0_reg_990                            |  32|   0|   32|          0|
    |Y_3_1_reg_995                            |  32|   0|   32|          0|
    |Y_3_2_reg_1000                           |  32|   0|   32|          0|
    |Y_3_3_reg_1005                           |  32|   0|   32|          0|
    |ap_CS_fsm                                |  65|   0|   65|          0|
    |grp_luDecomposition_fu_253_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 770|   0|  770|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-----------------+-----+-----+--------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|  axi4_lu_forward|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|  axi4_lu_forward|  return value|
|A_in_TDATA       |   in|   64|          axis|             A_in|       pointer|
|A_in_TVALID      |   in|    1|          axis|             A_in|       pointer|
|A_in_TREADY      |  out|    1|          axis|             A_in|       pointer|
|A_LU_out_TDATA   |  out|   64|          axis|         A_LU_out|       pointer|
|A_LU_out_TVALID  |  out|    1|          axis|         A_LU_out|       pointer|
|A_LU_out_TREADY  |   in|    1|          axis|         A_LU_out|       pointer|
|P_out_TDATA      |  out|   64|          axis|            P_out|       pointer|
|P_out_TVALID     |  out|    1|          axis|            P_out|       pointer|
|P_out_TREADY     |   in|    1|          axis|            P_out|       pointer|
|Y_out_TDATA      |  out|   64|          axis|            Y_out|       pointer|
|Y_out_TVALID     |  out|    1|          axis|            Y_out|       pointer|
|Y_out_TREADY     |   in|    1|          axis|            Y_out|       pointer|
|len_TDATA        |   in|   64|          axis|              len|       pointer|
|len_TVALID       |   in|    1|          axis|              len|       pointer|
|len_TREADY       |  out|    1|          axis|              len|       pointer|
+-----------------+-----+-----+--------------+-----------------+--------------+

