Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue Nov  7 11:28:55 2023
| Host         : redhat running 64-bit Fedora release 38 (Thirty Eight)
| Command      : report_methodology -file cod5_top_methodology_drc_routed.rpt -pb cod5_top_methodology_drc_routed.pb -rpx cod5_top_methodology_drc_routed.rpx
| Design       : cod5_top
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+----------+----------+---------------------------------------------+------------+
| Rule     | Severity | Description                                 | Violations |
+----------+----------+---------------------------------------------+------------+
| LUTAR-1  | Warning  | LUT drives async reset alert                | 2          |
| ULMTCS-1 | Warning  | Control Sets use limits recommend reduction | 1          |
+----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u0_soc/u1_cpu/u8_mult/pc_reg[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[26]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[27]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[28]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[29]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[2]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[30]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[31]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[3]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[4]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[5]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[6]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[7]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[8]/CLR,
u0_soc/u1_cpu/u1_pc_next/pc_reg_reg[9]/CLR,
u0_soc/u1_cpu/u4_reg_bank/intr_enable_reg_reg/CLR
 (the first 15 of 328 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u1_clk/ram[1002][7]_i_5, with 2 or more inputs, drives asynchronous preset/clear pin(s) u0_soc/u3_uart/out_cnt_reg[8]/CLR, u0_soc/u3_uart/out_cnt_reg[9]/CLR,
u0_soc/u3_uart/out_shift_reg[0]/PRE, u0_soc/u3_uart/out_shift_reg[1]/CLR,
u0_soc/u3_uart/out_shift_reg[2]/CLR, u0_soc/u3_uart/out_shift_reg[3]/CLR,
u0_soc/u3_uart/out_shift_reg[4]/CLR, u0_soc/u3_uart/out_shift_reg[5]/CLR,
u0_soc/u3_uart/out_shift_reg[6]/CLR, u0_soc/u3_uart/out_shift_reg[7]/CLR,
u0_soc/u3_uart/out_shift_reg[8]/CLR, u0_soc/u3_uart/out_state_reg[0]/CLR,
u0_soc/u3_uart/out_state_reg[1]/CLR, u0_soc/u3_uart/out_state_reg[2]/CLR,
u0_soc/u3_uart/out_state_reg[3]/CLR (the first 15 of 482 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1059 control sets (vs. available limit of 8150, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


