// Seed: 1218565880
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = ~id_7;
  wire id_19;
  tri1 id_20;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_7
  );
  wire id_22;
  assign id_7  = 1'b0;
  assign id_20 = id_18;
  assign id_17 = id_4;
  always id_20 = id_11;
  wand id_23, id_24 = ~id_11, id_25, id_26;
  assign id_5 = -1;
  always while (1'h0) id_5 = id_24;
endmodule
