

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Sat Dec 28 19:43:27 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.310|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15689|  62729|  15689|  62729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15687|  62727|        11|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 14 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 15 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 16 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 17 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln35_13 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 18 'sext' 'sext_ln35_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [48 x i16]* %kernel, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 19 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel1_addr = getelementptr [48 x i16]* %kernel1, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 20 'getelementptr' 'kernel1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel2_addr = getelementptr [48 x i16]* %kernel2, i64 0, i64 0" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 21 'getelementptr' 'kernel2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 22 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln35_1_cast14 = zext i7 %sext_ln35_13 to i14" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 23 'zext' 'zext_ln35_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 24 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln41_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 25 'zext' 'zext_ln41_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_46 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 27 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %empty_46 to i10" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 28 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 29 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.49ns)   --->   "%mul_ln5 = mul i10 %zext_ln5, %zext_ln5_1" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 30 'mul' 'mul_ln5' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln5, i4 0)" [../layers_c/depthwise_conv2d.cpp:5]   --->   Operation 31 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %empty, 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 32 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.31>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i14 [ 0, %0 ], [ %add_ln22, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 34 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln29_13, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 35 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln23_1, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln23, %hls_label_0 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 37 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_0 ]"   --->   Operation 38 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %out_d_0 to i9" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 39 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.74ns)   --->   "%mul_ln35 = mul i9 %zext_ln41_1, %zext_ln35" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 40 'mul' 'mul_ln35' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln35_3_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 41 'zext' 'zext_ln35_3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %mul_ln35, %zext_ln35_3_cast" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 42 'add' 'tmp_0_0' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.20ns)   --->   "%icmp_ln22 = icmp eq i14 %indvar_flatten39, %tmp_4" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 43 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%out_d = add i5 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 44 'add' 'out_d' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln23 = icmp eq i10 %indvar_flatten, %mul_ln5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln29 = select i1 %icmp_ln23, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 46 'select' 'select_ln29' <Predicate = (!icmp_ln22)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i5 %out_d to i9" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 47 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (3.74ns)   --->   "%mul_ln35_1 = mul i9 %zext_ln35, %zext_ln41_2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 48 'mul' 'mul_ln35_1' <Predicate = (!icmp_ln22)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln29_14 = select i1 %icmp_ln23, i9 %mul_ln35_1, i9 %mul_ln35" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 49 'select' 'select_ln29_14' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp5_0_0_mid2_v_v)   --->   "%select_ln29_16 = select i1 %icmp_ln23, i9 %mul_ln35_1, i9 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 50 'select' 'select_ln29_16' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.36ns)   --->   "%icmp_ln24_4 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 51 'icmp' 'icmp_ln24_4' <Predicate = (!icmp_ln22)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln29_18 = select i1 %icmp_ln23, i1 %icmp_ln24, i1 %icmp_ln24_4" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 52 'select' 'select_ln29_18' <Predicate = (!icmp_ln22)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln29" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 53 'add' 'out_h' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_48 = or i1 %select_ln29_18, %icmp_ln23" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 54 'or' 'empty_48' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_48, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 55 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln35_3_cast_mid = zext i5 %out_h to i9" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 56 'zext' 'zext_ln35_3_cast_mid' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln35_3_cast_mid, %select_ln29_14" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 57 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp5_0_0_mid2_v_v = select i1 %select_ln29_18, i9 %tmp_0_0_mid1, i9 %select_ln29_16" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 58 'select' 'tmp5_0_0_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 59 'load' 'kernel_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 60 'load' 'kernel1_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 61 'load' 'kernel2_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln23_5 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 62 'add' 'add_ln23_5' <Predicate = (!icmp_ln22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.17>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp5_0_0_mid2_v = zext i9 %tmp5_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 63 'zext' 'tmp5_0_0_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (4.35ns)   --->   "%tmp5_0_0_mid2 = mul i14 %zext_ln35_1_cast14, %tmp5_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 64 'mul' 'tmp5_0_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.82ns)   --->   "%tmp5_1_0_mid2_v_v = add i9 1, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 65 'add' 'tmp5_1_0_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp5_1_0_mid2_v = zext i9 %tmp5_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 66 'zext' 'tmp5_1_0_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (4.35ns)   --->   "%tmp5_1_0_mid2 = mul i14 %zext_ln35_1_cast14, %tmp5_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 67 'mul' 'tmp5_1_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (2.32ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 68 'load' 'kernel_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%kernel1_load = load i16* %kernel1_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 69 'load' 'kernel1_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 70 [1/2] (2.32ns)   --->   "%kernel2_load = load i16* %kernel2_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 70 'load' 'kernel2_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 71 [1/1] (1.82ns)   --->   "%tmp5_2_0_mid2_v_v = add i9 2, %tmp5_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 71 'add' 'tmp5_2_0_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp5_2_0_mid2_v = zext i9 %tmp5_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 72 'zext' 'tmp5_2_0_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (4.35ns)   --->   "%tmp5_2_0_mid2 = mul i14 %zext_ln35_1_cast14, %tmp5_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 73 'mul' 'tmp5_2_0_mid2' <Predicate = (!icmp_ln22)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 74 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln35 = add i14 %tmp5_0_0_mid2, %zext_ln35_1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 75 'add' 'add_ln35' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 76 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 77 'getelementptr' 'input_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 78 'load' 'input_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 79 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 79 'add' 'out_w' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 80 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.81ns)   --->   "%add_ln35_2 = add i14 %tmp5_0_0_mid2, %zext_ln35_3" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 81 'add' 'add_ln35_2' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i14 %add_ln35_2 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 82 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_4" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 83 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 84 'load' 'input_load_7' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 85 [1/1] (1.21ns)   --->   "%select_ln29_13 = select i1 %icmp_ln23, i5 %out_d, i5 %out_d_0" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 85 'select' 'select_ln29_13' <Predicate = (!icmp_ln22)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i5 %select_ln29_13 to i2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 86 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (3.78ns)   --->   "%mul_ln41_1 = mul i9 %zext_ln41, %zext_ln41_2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 87 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln22)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.56ns)   --->   "%add_ln29 = add i2 1, %trunc_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 88 'add' 'add_ln29' <Predicate = (!icmp_ln22)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 89 'load' 'input_load' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 90 'load' 'input_load_7' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln35_3 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 91 'add' 'add_ln35_3' <Predicate = (!icmp_ln22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i5 %add_ln35_3 to i14" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 92 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.81ns)   --->   "%add_ln35_4 = add i14 %tmp5_0_0_mid2, %zext_ln35_5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 93 'add' 'add_ln35_4' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i14 %add_ln35_4 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 94 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_6" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 95 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 96 'load' 'input_load_8' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 97 [1/1] (1.81ns)   --->   "%add_ln35_5 = add i14 %tmp5_1_0_mid2, %zext_ln35_1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 97 'add' 'add_ln35_5' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i14 %add_ln35_5 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 98 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_7" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 99 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 100 'load' 'input_load_9' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 8.15>
ST_6 : Operation 101 [1/1] (1.81ns)   --->   "%add_ln22 = add i14 %indvar_flatten39, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 101 'add' 'add_ln22' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.97ns)   --->   "%xor_ln29 = xor i2 %trunc_ln29, -2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 102 'xor' 'xor_ln29' <Predicate = (!icmp_ln22)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.56ns)   --->   "%add_ln29_12 = add i2 -1, %trunc_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 103 'add' 'add_ln29_12' <Predicate = (!icmp_ln22)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.21ns)   --->   "%select_ln23 = select i1 %select_ln29_18, i5 %out_h, i5 %select_ln29" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 104 'select' 'select_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 105 'sext' 'sext_ln35' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.77ns)   --->   "%tmp_s = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %trunc_ln29)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 106 'mux' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i16 %tmp_s to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 107 'sext' 'sext_ln35_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_2 = mul i30 %sext_ln35, %sext_ln35_1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 108 'mul' 'mul_ln35_2' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 109 'partselect' 'trunc_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 110 'sext' 'sext_ln35_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.77ns)   --->   "%tmp_1 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln29)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 111 'mux' 'tmp_1' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i16 %tmp_1 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 112 'sext' 'sext_ln35_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_3 = mul i30 %sext_ln35_2, %sext_ln35_3" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 113 'mul' 'mul_ln35_3' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln41_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 114 'partselect' 'trunc_ln41_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 115 'load' 'input_load_8' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 116 [1/1] (1.77ns)   --->   "%tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %xor_ln29)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 116 'mux' 'tmp_2' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 117 'load' 'input_load_9' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 118 [1/1] (1.77ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %kernel_load, i16 %kernel1_load, i16 %kernel2_load, i2 %add_ln29_12)" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 118 'mux' 'tmp_3' <Predicate = (!icmp_ln22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.81ns)   --->   "%add_ln35_6 = add i14 %tmp5_1_0_mid2, %zext_ln35_3" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 119 'add' 'add_ln35_6' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i14 %add_ln35_6 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 120 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_8" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 121 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 122 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 122 'load' 'input_load_10' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 123 [1/1] (1.81ns)   --->   "%add_ln35_7 = add i14 %tmp5_1_0_mid2, %zext_ln35_5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 123 'add' 'add_ln35_7' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i14 %add_ln35_7 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 124 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_9" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 125 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 126 'load' 'input_load_11' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 127 [1/1] (0.68ns)   --->   "%select_ln23_1 = select i1 %icmp_ln23, i10 1, i10 %add_ln23_5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 127 'select' 'select_ln23_1' <Predicate = (!icmp_ln22)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %1, label %hls_label_0" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %select_ln29_13 to i64" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 129 'zext' 'zext_ln29' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 130 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 131 'load' 'bias_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 132 'sext' 'sext_ln35_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i16 %tmp_2 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 133 'sext' 'sext_ln35_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_4 = mul i30 %sext_ln35_4, %sext_ln35_5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 134 'mul' 'mul_ln35_4' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 135 'partselect' 'trunc_ln41_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 136 'sext' 'sext_ln35_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i16 %tmp_3 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 137 'sext' 'sext_ln35_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_5 = mul i30 %sext_ln35_6, %sext_ln35_7" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 138 'mul' 'mul_ln35_5' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 139 'partselect' 'trunc_ln41_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 140 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 140 'load' 'input_load_10' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 141 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 141 'load' 'input_load_11' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 142 [1/1] (1.81ns)   --->   "%add_ln35_8 = add i14 %tmp5_2_0_mid2, %zext_ln35_1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 142 'add' 'add_ln35_8' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i14 %add_ln35_8 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 143 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_10" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 144 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 145 'load' 'input_load_12' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 146 [1/1] (1.81ns)   --->   "%add_ln35_9 = add i14 %tmp5_2_0_mid2, %zext_ln35_3" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 146 'add' 'add_ln35_9' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i14 %add_ln35_9 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 147 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 148 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 149 'load' 'input_load_13' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 150 [1/1] (1.81ns)   --->   "%add_ln35_10 = add i14 %tmp5_2_0_mid2, %zext_ln35_5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 150 'add' 'add_ln35_10' <Predicate = (!icmp_ln22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 151 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 151 'load' 'bias_load' <Predicate = (!icmp_ln22)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 152 'sext' 'sext_ln35_8' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_6 = mul i30 %sext_ln35_8, %sext_ln35_1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 153 'mul' 'mul_ln35_6' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 154 'partselect' 'trunc_ln41_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln35_9 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 155 'sext' 'sext_ln35_9' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_7 = mul i30 %sext_ln35_9, %sext_ln35_3" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 156 'mul' 'mul_ln35_7' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 157 'partselect' 'trunc_ln41_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 158 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 158 'load' 'input_load_12' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 159 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 159 'load' 'input_load_13' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i14 %add_ln35_10 to i64" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 160 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln35_12" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 161 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 162 'load' 'input_load_14' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 163 [1/1] (2.07ns)   --->   "%add_ln41_1 = add i16 %bias_load, %trunc_ln" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 163 'add' 'add_ln41_1' <Predicate = (!icmp_ln22)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_2 = add i16 %trunc_ln41_1, %trunc_ln41_2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 164 'add' 'add_ln41_2' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 165 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_3 = add i16 %add_ln41_2, %trunc_ln41_s" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 165 'add' 'add_ln41_3' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.57>
ST_9 : Operation 166 [1/1] (3.78ns)   --->   "%mul_ln41 = mul i9 %zext_ln41_1, %zext_ln41" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 166 'mul' 'mul_ln41' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 167 [1/1] (1.82ns)   --->   "%tmp6 = add i9 %mul_ln41, %zext_ln35_3_cast" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 167 'add' 'tmp6' <Predicate = (!icmp_ln23 & !select_ln29_18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp6_mid1)   --->   "%select_ln29_15 = select i1 %icmp_ln23, i9 %mul_ln41_1, i9 %mul_ln41" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 168 'select' 'select_ln29_15' <Predicate = (!icmp_ln22 & select_ln29_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp7_mid2_v_v)   --->   "%select_ln29_17 = select i1 %icmp_ln23, i9 %mul_ln41_1, i9 %tmp6" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 169 'select' 'select_ln29_17' <Predicate = (!icmp_ln22 & !select_ln29_18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp6_mid1 = add i9 %zext_ln35_3_cast_mid, %select_ln29_15" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 170 'add' 'tmp6_mid1' <Predicate = (!icmp_ln22 & select_ln29_18)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp7_mid2_v_v = select i1 %select_ln29_18, i9 %tmp6_mid1, i9 %select_ln29_17" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 171 'select' 'tmp7_mid2_v_v' <Predicate = (!icmp_ln22)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln35_10 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 172 'sext' 'sext_ln35_10' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_8 = mul i30 %sext_ln35_10, %sext_ln35_5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 173 'mul' 'mul_ln35_8' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln41_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 174 'partselect' 'trunc_ln41_5' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln35_11 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 175 'sext' 'sext_ln35_11' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_9 = mul i30 %sext_ln35_11, %sext_ln35_7" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 176 'mul' 'mul_ln35_9' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln41_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 177 'partselect' 'trunc_ln41_6' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_9 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 178 'load' 'input_load_14' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%tmp7_mid2_v = zext i9 %tmp7_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 179 'zext' 'tmp7_mid2_v' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (3.36ns) (grouped into DSP with root node add_ln41)   --->   "%tmp7_mid2 = mul i14 %zext_ln41_1_cast, %tmp7_mid2_v" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 180 'mul' 'tmp7_mid2' <Predicate = (!icmp_ln22)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln35_12 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 181 'sext' 'sext_ln35_12' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln35_10 = mul i30 %sext_ln35_12, %sext_ln35_1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 182 'mul' 'mul_ln35_10' <Predicate = (!icmp_ln22)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln41_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln35_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 183 'partselect' 'trunc_ln41_7' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln41 = add i14 %tmp7_mid2, %zext_ln35_1" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 184 'add' 'add_ln41' <Predicate = (!icmp_ln22)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.80>
ST_11 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_5 = add i16 %trunc_ln41_3, %trunc_ln41_4" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 185 'add' 'add_ln41_5' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_6 = add i16 %trunc_ln41_6, %trunc_ln41_7" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 186 'add' 'add_ln41_6' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 187 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_7 = add i16 %add_ln41_6, %trunc_ln41_5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 187 'add' 'add_ln41_7' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_8 = add i16 %add_ln41_7, %add_ln41_5" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 188 'add' 'add_ln41_8' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)"   --->   Operation 189 'speclooptripcount' 'empty_47' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'specregionbegin' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 191 'specpipeline' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_4 = add i16 %add_ln41_3, %add_ln41_1" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 192 'add' 'add_ln41_4' <Predicate = (!icmp_ln22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 193 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln41_9 = add i16 %add_ln41_8, %add_ln41_4" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 193 'add' 'add_ln41_9' <Predicate = (!icmp_ln22)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i14 %add_ln41 to i64" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 194 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln41_3" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 195 'getelementptr' 'output_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (3.25ns)   --->   "store i16 %add_ln41_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:41]   --->   Operation 196 'store' <Predicate = (!icmp_ln22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [../layers_c/depthwise_conv2d.cpp:42]   --->   Operation 197 'specregionend' 'empty_49' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 198 'br' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 00000000000000]
output_height_read   (read             ) [ 00000000000000]
input_width_read     (read             ) [ 00000000000000]
input_height_read    (read             ) [ 00000000000000]
sext_ln35_13         (sext             ) [ 00000000000000]
kernel_addr          (getelementptr    ) [ 00111111111110]
kernel1_addr         (getelementptr    ) [ 00111111111110]
kernel2_addr         (getelementptr    ) [ 00111111111110]
zext_ln35            (zext             ) [ 00111111111110]
zext_ln35_1_cast14   (zext             ) [ 00111111111110]
zext_ln41            (zext             ) [ 00111111111110]
zext_ln41_1_cast     (zext             ) [ 00111111111110]
empty                (trunc            ) [ 00111111111110]
empty_46             (trunc            ) [ 00000000000000]
zext_ln5             (zext             ) [ 00000000000000]
zext_ln5_1           (zext             ) [ 00000000000000]
mul_ln5              (mul              ) [ 00111111111110]
tmp_4                (bitconcatenate   ) [ 00111111111110]
icmp_ln24            (icmp             ) [ 00111111111110]
br_ln22              (br               ) [ 01111111111110]
indvar_flatten39     (phi              ) [ 00111110000000]
out_d_0              (phi              ) [ 00111100000000]
indvar_flatten       (phi              ) [ 00100000000000]
out_h_0              (phi              ) [ 00100000000000]
out_w_0              (phi              ) [ 00100000000000]
zext_ln41_1          (zext             ) [ 00111111110000]
mul_ln35             (mul              ) [ 00000000000000]
zext_ln35_3_cast     (zext             ) [ 00111111110000]
tmp_0_0              (add              ) [ 00000000000000]
icmp_ln22            (icmp             ) [ 00111111111110]
out_d                (add              ) [ 00011100000000]
icmp_ln23            (icmp             ) [ 00111111110000]
select_ln29          (select           ) [ 00011110000000]
zext_ln41_2          (zext             ) [ 00011100000000]
mul_ln35_1           (mul              ) [ 00000000000000]
select_ln29_14       (select           ) [ 00000000000000]
select_ln29_16       (select           ) [ 00000000000000]
icmp_ln24_4          (icmp             ) [ 00000000000000]
select_ln29_18       (select           ) [ 00111111110000]
out_h                (add              ) [ 00011110000000]
empty_48             (or               ) [ 00000000000000]
out_w_0_mid2         (select           ) [ 00011100000000]
zext_ln35_3_cast_mid (zext             ) [ 00111111110000]
tmp_0_0_mid1         (add              ) [ 00000000000000]
tmp5_0_0_mid2_v_v    (select           ) [ 00011000000000]
add_ln23_5           (add              ) [ 00011110000000]
tmp5_0_0_mid2_v      (zext             ) [ 00000000000000]
tmp5_0_0_mid2        (mul              ) [ 00001100000000]
tmp5_1_0_mid2_v_v    (add              ) [ 00000000000000]
tmp5_1_0_mid2_v      (zext             ) [ 00000000000000]
tmp5_1_0_mid2        (mul              ) [ 00001110000000]
kernel_load          (load             ) [ 00001110000000]
kernel1_load         (load             ) [ 00001110000000]
kernel2_load         (load             ) [ 00001110000000]
tmp5_2_0_mid2_v_v    (add              ) [ 00000000000000]
tmp5_2_0_mid2_v      (zext             ) [ 00000000000000]
tmp5_2_0_mid2        (mul              ) [ 00100111000000]
zext_ln35_1          (zext             ) [ 00111111111000]
add_ln35             (add              ) [ 00000000000000]
zext_ln35_2          (zext             ) [ 00000000000000]
input_addr           (getelementptr    ) [ 00000100000000]
out_w                (add              ) [ 01111111111110]
zext_ln35_3          (zext             ) [ 00100111000000]
add_ln35_2           (add              ) [ 00000000000000]
zext_ln35_4          (zext             ) [ 00000000000000]
input_addr_7         (getelementptr    ) [ 00000100000000]
select_ln29_13       (select           ) [ 01111111111110]
trunc_ln29           (trunc            ) [ 00000010000000]
mul_ln41_1           (mul              ) [ 00111011110000]
add_ln29             (add              ) [ 00000010000000]
input_load           (load             ) [ 00000010000000]
input_load_7         (load             ) [ 00000010000000]
add_ln35_3           (add              ) [ 00000000000000]
zext_ln35_5          (zext             ) [ 00100011000000]
add_ln35_4           (add              ) [ 00000000000000]
zext_ln35_6          (zext             ) [ 00000000000000]
input_addr_8         (getelementptr    ) [ 00000010000000]
add_ln35_5           (add              ) [ 00000000000000]
zext_ln35_7          (zext             ) [ 00000000000000]
input_addr_9         (getelementptr    ) [ 00000010000000]
add_ln22             (add              ) [ 01111111111110]
xor_ln29             (xor              ) [ 00000000000000]
add_ln29_12          (add              ) [ 00000000000000]
select_ln23          (select           ) [ 01111111111110]
sext_ln35            (sext             ) [ 00000000000000]
tmp_s                (mux              ) [ 00000000000000]
sext_ln35_1          (sext             ) [ 00111101111000]
mul_ln35_2           (mul              ) [ 00000000000000]
trunc_ln             (partselect       ) [ 00110001100000]
sext_ln35_2          (sext             ) [ 00000000000000]
tmp_1                (mux              ) [ 00000000000000]
sext_ln35_3          (sext             ) [ 00110001100000]
mul_ln35_3           (mul              ) [ 00000000000000]
trunc_ln41_s         (partselect       ) [ 00110001100000]
input_load_8         (load             ) [ 00100001000000]
tmp_2                (mux              ) [ 00100001000000]
input_load_9         (load             ) [ 00100001000000]
tmp_3                (mux              ) [ 00100001000000]
add_ln35_6           (add              ) [ 00000000000000]
zext_ln35_8          (zext             ) [ 00000000000000]
input_addr_10        (getelementptr    ) [ 00100001000000]
add_ln35_7           (add              ) [ 00000000000000]
zext_ln35_9          (zext             ) [ 00000000000000]
input_addr_11        (getelementptr    ) [ 00100001000000]
select_ln23_1        (select           ) [ 01111111111110]
br_ln22              (br               ) [ 00000000000000]
zext_ln29            (zext             ) [ 00000000000000]
bias_addr            (getelementptr    ) [ 00010000100000]
sext_ln35_4          (sext             ) [ 00000000000000]
sext_ln35_5          (sext             ) [ 00011000110000]
mul_ln35_4           (mul              ) [ 00000000000000]
trunc_ln41_1         (partselect       ) [ 00010000100000]
sext_ln35_6          (sext             ) [ 00000000000000]
sext_ln35_7          (sext             ) [ 00011000110000]
mul_ln35_5           (mul              ) [ 00000000000000]
trunc_ln41_2         (partselect       ) [ 00010000100000]
input_load_10        (load             ) [ 00010000100000]
input_load_11        (load             ) [ 00010000100000]
add_ln35_8           (add              ) [ 00000000000000]
zext_ln35_10         (zext             ) [ 00000000000000]
input_addr_12        (getelementptr    ) [ 00010000100000]
add_ln35_9           (add              ) [ 00000000000000]
zext_ln35_11         (zext             ) [ 00000000000000]
input_addr_13        (getelementptr    ) [ 00010000100000]
add_ln35_10          (add              ) [ 00010000100000]
bias_load            (load             ) [ 00000000000000]
sext_ln35_8          (sext             ) [ 00000000000000]
mul_ln35_6           (mul              ) [ 00000000000000]
trunc_ln41_3         (partselect       ) [ 00001110011100]
sext_ln35_9          (sext             ) [ 00000000000000]
mul_ln35_7           (mul              ) [ 00000000000000]
trunc_ln41_4         (partselect       ) [ 00001110011100]
input_load_12        (load             ) [ 00001000010000]
input_load_13        (load             ) [ 00001000010000]
zext_ln35_12         (zext             ) [ 00000000000000]
input_addr_14        (getelementptr    ) [ 00001000010000]
add_ln41_1           (add              ) [ 00101110011110]
add_ln41_2           (add              ) [ 00000000000000]
add_ln41_3           (add              ) [ 00101110011110]
mul_ln41             (mul              ) [ 00000000000000]
tmp6                 (add              ) [ 00000000000000]
select_ln29_15       (select           ) [ 00000000000000]
select_ln29_17       (select           ) [ 00000000000000]
tmp6_mid1            (add              ) [ 00000000000000]
tmp7_mid2_v_v        (select           ) [ 00000100001000]
sext_ln35_10         (sext             ) [ 00000000000000]
mul_ln35_8           (mul              ) [ 00000000000000]
trunc_ln41_5         (partselect       ) [ 00000110001100]
sext_ln35_11         (sext             ) [ 00000000000000]
mul_ln35_9           (mul              ) [ 00000000000000]
trunc_ln41_6         (partselect       ) [ 00000110001100]
input_load_14        (load             ) [ 00000100001000]
tmp7_mid2_v          (zext             ) [ 00000000000000]
tmp7_mid2            (mul              ) [ 00000000000000]
sext_ln35_12         (sext             ) [ 00000000000000]
mul_ln35_10          (mul              ) [ 00000000000000]
trunc_ln41_7         (partselect       ) [ 00000010000100]
add_ln41             (add              ) [ 00100010000110]
add_ln41_5           (add              ) [ 00000000000000]
add_ln41_6           (add              ) [ 00000000000000]
add_ln41_7           (add              ) [ 00000000000000]
add_ln41_8           (add              ) [ 00100000000010]
empty_47             (speclooptripcount) [ 00000000000000]
tmp                  (specregionbegin  ) [ 00000000000000]
specpipeline_ln27    (specpipeline     ) [ 00000000000000]
add_ln41_4           (add              ) [ 00000000000000]
add_ln41_9           (add              ) [ 00000000000000]
zext_ln41_3          (zext             ) [ 00000000000000]
output_addr          (getelementptr    ) [ 00000000000000]
store_ln41           (store            ) [ 00000000000000]
empty_49             (specregionend    ) [ 00000000000000]
br_ln24              (br               ) [ 01111111111110]
ret_ln0              (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="output_width_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="output_height_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_width_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="input_height_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="7" slack="0"/>
<pin id="105" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="kernel_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel1_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel1_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kernel2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel2_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="1"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="1"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel1_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel2_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="1"/>
<pin id="162" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_7/4 input_load_8/5 input_load_9/5 input_load_10/6 input_load_11/6 input_load_12/7 input_load_13/7 input_load_14/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="input_addr_7_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_addr_8_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="14" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_addr_9_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="14" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_10_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="14" slack="0"/>
<pin id="192" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_addr_11_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="14" slack="0"/>
<pin id="200" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="bias_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="input_addr_12_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="14" slack="0"/>
<pin id="221" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/7 "/>
</bind>
</comp>

<comp id="225" class="1004" name="input_addr_13_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="14" slack="0"/>
<pin id="229" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="input_addr_14_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="14" slack="0"/>
<pin id="237" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/8 "/>
</bind>
</comp>

<comp id="241" class="1004" name="output_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="14" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln41_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/12 "/>
</bind>
</comp>

<comp id="254" class="1005" name="indvar_flatten39_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="1"/>
<pin id="256" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten39 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten39_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="14" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten39/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="out_d_0_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="1"/>
<pin id="268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_d_0_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="5" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="1"/>
<pin id="280" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="10" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_h_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="out_h_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="5" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_w_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_w_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="5" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="1"/>
<pin id="313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 input_load_10 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="1"/>
<pin id="318" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_9 input_load_11 input_load_13 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln35_13_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_13/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln35_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln35_1_cast14_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1_cast14/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln41_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln41_1_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1_cast/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="empty_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="empty_46_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="6" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln5_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mul_ln5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="5" slack="0"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln5/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="14" slack="0"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln24_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln41_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="mul_ln35_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="0" index="1" bw="7" slack="1"/>
<pin id="384" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln35_3_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3_cast/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_0_0_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="9" slack="0"/>
<pin id="392" dir="0" index="1" bw="5" slack="0"/>
<pin id="393" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln22_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="0" index="1" bw="14" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="out_d_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln23_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="1"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln29_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln41_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="mul_ln35_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln29_14_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="0" index="2" bw="9" slack="0"/>
<pin id="433" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_14/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln29_16_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="0"/>
<pin id="440" dir="0" index="2" bw="9" slack="0"/>
<pin id="441" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_16/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln24_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="0" index="1" bw="5" slack="1"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_4/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="select_ln29_18_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="1"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_18/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="out_h_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="empty_48_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_48/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="out_w_0_mid2_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln35_3_cast_mid_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3_cast_mid/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_0_0_mid1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="9" slack="0"/>
<pin id="484" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp5_0_0_mid2_v_v_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="9" slack="0"/>
<pin id="490" dir="0" index="2" bw="9" slack="0"/>
<pin id="491" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp5_0_0_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln23_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="10" slack="0"/>
<pin id="498" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp5_0_0_mid2_v_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="1"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_0_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp5_0_0_mid2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="2"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp5_1_0_mid2_v_v_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="9" slack="1"/>
<pin id="512" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_1_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp5_1_0_mid2_v_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="9" slack="0"/>
<pin id="516" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_1_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp5_1_0_mid2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="2"/>
<pin id="520" dir="0" index="1" bw="9" slack="0"/>
<pin id="521" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp5_2_0_mid2_v_v_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="9" slack="2"/>
<pin id="526" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5_2_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp5_2_0_mid2_v_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_2_0_mid2_v/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp5_2_0_mid2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="3"/>
<pin id="534" dir="0" index="1" bw="9" slack="0"/>
<pin id="535" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5_2_0_mid2/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln35_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="2"/>
<pin id="539" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln35_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="1"/>
<pin id="542" dir="0" index="1" bw="5" slack="0"/>
<pin id="543" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln35_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="14" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="out_w_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="2"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln35_3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln35_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="14" slack="1"/>
<pin id="561" dir="0" index="1" bw="5" slack="0"/>
<pin id="562" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln35_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/4 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln29_13_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="3"/>
<pin id="571" dir="0" index="1" bw="5" slack="3"/>
<pin id="572" dir="0" index="2" bw="5" slack="3"/>
<pin id="573" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_13/5 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln29_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="mul_ln41_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="4"/>
<pin id="581" dir="0" index="1" bw="5" slack="3"/>
<pin id="582" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_1/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln29_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln35_3_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="3"/>
<pin id="592" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_3/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln35_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln35_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="2"/>
<pin id="600" dir="0" index="1" bw="5" slack="0"/>
<pin id="601" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_4/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln35_6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="0"/>
<pin id="605" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln35_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="14" slack="2"/>
<pin id="610" dir="0" index="1" bw="5" slack="1"/>
<pin id="611" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_5/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln35_7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="14" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_7/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln22_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="14" slack="4"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="xor_ln29_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="1"/>
<pin id="625" dir="0" index="1" bw="2" slack="0"/>
<pin id="626" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln29_12_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="1"/>
<pin id="631" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_12/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln23_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="4"/>
<pin id="635" dir="0" index="1" bw="5" slack="4"/>
<pin id="636" dir="0" index="2" bw="5" slack="4"/>
<pin id="637" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="sext_ln35_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="1"/>
<pin id="640" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_s_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="0"/>
<pin id="644" dir="0" index="1" bw="16" slack="3"/>
<pin id="645" dir="0" index="2" bw="16" slack="3"/>
<pin id="646" dir="0" index="3" bw="16" slack="3"/>
<pin id="647" dir="0" index="4" bw="2" slack="1"/>
<pin id="648" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln35_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_1/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="0"/>
<pin id="656" dir="0" index="1" bw="30" slack="0"/>
<pin id="657" dir="0" index="2" bw="5" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sext_ln35_2_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="1"/>
<pin id="665" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_2/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="0" index="1" bw="16" slack="3"/>
<pin id="670" dir="0" index="2" bw="16" slack="3"/>
<pin id="671" dir="0" index="3" bw="16" slack="3"/>
<pin id="672" dir="0" index="4" bw="2" slack="1"/>
<pin id="673" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln35_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="0"/>
<pin id="677" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_3/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln41_s_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="0" index="1" bw="30" slack="0"/>
<pin id="682" dir="0" index="2" bw="5" slack="0"/>
<pin id="683" dir="0" index="3" bw="6" slack="0"/>
<pin id="684" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_s/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_2_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="16" slack="0"/>
<pin id="690" dir="0" index="1" bw="16" slack="3"/>
<pin id="691" dir="0" index="2" bw="16" slack="3"/>
<pin id="692" dir="0" index="3" bw="16" slack="3"/>
<pin id="693" dir="0" index="4" bw="2" slack="0"/>
<pin id="694" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="0" index="1" bw="16" slack="3"/>
<pin id="700" dir="0" index="2" bw="16" slack="3"/>
<pin id="701" dir="0" index="3" bw="16" slack="3"/>
<pin id="702" dir="0" index="4" bw="2" slack="0"/>
<pin id="703" dir="1" index="5" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln35_6_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="14" slack="3"/>
<pin id="708" dir="0" index="1" bw="5" slack="2"/>
<pin id="709" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_6/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln35_8_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="14" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_8/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln35_7_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="14" slack="3"/>
<pin id="717" dir="0" index="1" bw="5" slack="1"/>
<pin id="718" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_7/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln35_9_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="14" slack="0"/>
<pin id="721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_9/6 "/>
</bind>
</comp>

<comp id="724" class="1004" name="select_ln23_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="4"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="0" index="2" bw="10" slack="4"/>
<pin id="728" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln29_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="2"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="sext_ln35_4_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="1"/>
<pin id="736" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_4/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="sext_ln35_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="1"/>
<pin id="740" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_5/7 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln41_1_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="30" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="0" index="3" bw="6" slack="0"/>
<pin id="746" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_1/7 "/>
</bind>
</comp>

<comp id="750" class="1004" name="sext_ln35_6_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="1"/>
<pin id="752" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_6/7 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln35_7_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_7/7 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln41_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="30" slack="0"/>
<pin id="760" dir="0" index="2" bw="5" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_2/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln35_8_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="14" slack="3"/>
<pin id="768" dir="0" index="1" bw="5" slack="3"/>
<pin id="769" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_8/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln35_10_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="14" slack="0"/>
<pin id="772" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_10/7 "/>
</bind>
</comp>

<comp id="775" class="1004" name="add_ln35_9_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="14" slack="3"/>
<pin id="777" dir="0" index="1" bw="5" slack="3"/>
<pin id="778" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_9/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln35_11_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="14" slack="0"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_11/7 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln35_10_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="14" slack="3"/>
<pin id="786" dir="0" index="1" bw="5" slack="2"/>
<pin id="787" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_10/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln35_8_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="1"/>
<pin id="790" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_8/8 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln41_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="30" slack="0"/>
<pin id="795" dir="0" index="2" bw="5" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_3/8 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln35_9_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_9/8 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln41_4_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="0"/>
<pin id="807" dir="0" index="1" bw="30" slack="0"/>
<pin id="808" dir="0" index="2" bw="5" slack="0"/>
<pin id="809" dir="0" index="3" bw="6" slack="0"/>
<pin id="810" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_4/8 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln35_12_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="1"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_12/8 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln41_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="16" slack="0"/>
<pin id="820" dir="0" index="1" bw="16" slack="2"/>
<pin id="821" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln41_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="1"/>
<pin id="825" dir="0" index="1" bw="16" slack="1"/>
<pin id="826" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln41_3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="0" index="1" bw="16" slack="2"/>
<pin id="830" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_3/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="mul_ln41_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="7"/>
<pin id="834" dir="0" index="1" bw="6" slack="8"/>
<pin id="835" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp6_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="0" index="1" bw="5" slack="7"/>
<pin id="839" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/9 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln29_15_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="7"/>
<pin id="843" dir="0" index="1" bw="9" slack="4"/>
<pin id="844" dir="0" index="2" bw="9" slack="0"/>
<pin id="845" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_15/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="select_ln29_17_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="7"/>
<pin id="849" dir="0" index="1" bw="9" slack="4"/>
<pin id="850" dir="0" index="2" bw="9" slack="0"/>
<pin id="851" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_17/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp6_mid1_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="7"/>
<pin id="855" dir="0" index="1" bw="9" slack="0"/>
<pin id="856" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6_mid1/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp7_mid2_v_v_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="7"/>
<pin id="860" dir="0" index="1" bw="9" slack="0"/>
<pin id="861" dir="0" index="2" bw="9" slack="0"/>
<pin id="862" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp7_mid2_v_v/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="sext_ln35_10_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="1"/>
<pin id="867" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_10/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="trunc_ln41_5_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="0"/>
<pin id="871" dir="0" index="1" bw="30" slack="0"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="0" index="3" bw="6" slack="0"/>
<pin id="874" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_5/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln35_11_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="1"/>
<pin id="880" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_11/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="trunc_ln41_6_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="0"/>
<pin id="884" dir="0" index="1" bw="30" slack="0"/>
<pin id="885" dir="0" index="2" bw="5" slack="0"/>
<pin id="886" dir="0" index="3" bw="6" slack="0"/>
<pin id="887" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_6/9 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp7_mid2_v_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="9" slack="1"/>
<pin id="893" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_mid2_v/10 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln35_12_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_12/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="trunc_ln41_7_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="0"/>
<pin id="900" dir="0" index="1" bw="30" slack="0"/>
<pin id="901" dir="0" index="2" bw="5" slack="0"/>
<pin id="902" dir="0" index="3" bw="6" slack="0"/>
<pin id="903" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_7/10 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln41_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="3"/>
<pin id="909" dir="0" index="1" bw="16" slack="3"/>
<pin id="910" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_5/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln41_6_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="2"/>
<pin id="913" dir="0" index="1" bw="16" slack="1"/>
<pin id="914" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_6/11 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln41_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="0"/>
<pin id="917" dir="0" index="1" bw="16" slack="2"/>
<pin id="918" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_7/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln41_8_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="16" slack="0"/>
<pin id="923" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_8/11 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln41_4_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="4"/>
<pin id="928" dir="0" index="1" bw="16" slack="4"/>
<pin id="929" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_4/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="add_ln41_9_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="1"/>
<pin id="932" dir="0" index="1" bw="16" slack="0"/>
<pin id="933" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_9/12 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln41_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="14" slack="2"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/12 "/>
</bind>
</comp>

<comp id="940" class="1007" name="mul_ln35_2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="0" index="1" bw="16" slack="0"/>
<pin id="943" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_2/6 "/>
</bind>
</comp>

<comp id="947" class="1007" name="mul_ln35_3_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="0" index="1" bw="16" slack="0"/>
<pin id="950" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_3/6 "/>
</bind>
</comp>

<comp id="954" class="1007" name="mul_ln35_4_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="0" index="1" bw="16" slack="0"/>
<pin id="957" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_4/7 "/>
</bind>
</comp>

<comp id="961" class="1007" name="mul_ln35_5_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="0"/>
<pin id="963" dir="0" index="1" bw="16" slack="0"/>
<pin id="964" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_5/7 "/>
</bind>
</comp>

<comp id="968" class="1007" name="mul_ln35_6_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="0" index="1" bw="16" slack="2"/>
<pin id="971" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_6/8 "/>
</bind>
</comp>

<comp id="974" class="1007" name="mul_ln35_7_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="16" slack="0"/>
<pin id="976" dir="0" index="1" bw="16" slack="2"/>
<pin id="977" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_7/8 "/>
</bind>
</comp>

<comp id="980" class="1007" name="mul_ln35_8_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="0"/>
<pin id="982" dir="0" index="1" bw="16" slack="2"/>
<pin id="983" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_8/9 "/>
</bind>
</comp>

<comp id="986" class="1007" name="mul_ln35_9_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="0" index="1" bw="16" slack="2"/>
<pin id="989" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_9/9 "/>
</bind>
</comp>

<comp id="992" class="1007" name="grp_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="9"/>
<pin id="994" dir="0" index="1" bw="9" slack="0"/>
<pin id="995" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="996" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp7_mid2/10 add_ln41/10 "/>
</bind>
</comp>

<comp id="998" class="1007" name="mul_ln35_10_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="0"/>
<pin id="1000" dir="0" index="1" bw="16" slack="4"/>
<pin id="1001" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35_10/10 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="kernel_addr_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="1"/>
<pin id="1006" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1009" class="1005" name="kernel1_addr_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="1"/>
<pin id="1011" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel1_addr "/>
</bind>
</comp>

<comp id="1014" class="1005" name="kernel2_addr_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="1"/>
<pin id="1016" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel2_addr "/>
</bind>
</comp>

<comp id="1019" class="1005" name="zext_ln35_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="9" slack="1"/>
<pin id="1021" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="zext_ln35_1_cast14_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="14" slack="2"/>
<pin id="1027" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_1_cast14 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="zext_ln41_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="9" slack="4"/>
<pin id="1034" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln41 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="zext_ln41_1_cast_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="14" slack="9"/>
<pin id="1040" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln41_1_cast "/>
</bind>
</comp>

<comp id="1043" class="1005" name="empty_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="5" slack="1"/>
<pin id="1045" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1048" class="1005" name="mul_ln5_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="10" slack="1"/>
<pin id="1050" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln5 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_4_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="14" slack="1"/>
<pin id="1055" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="icmp_ln24_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="1"/>
<pin id="1060" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="zext_ln41_1_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="9" slack="7"/>
<pin id="1065" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln41_1 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="zext_ln35_3_cast_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="9" slack="7"/>
<pin id="1070" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln35_3_cast "/>
</bind>
</comp>

<comp id="1073" class="1005" name="icmp_ln22_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="1"/>
<pin id="1075" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="out_d_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="5" slack="3"/>
<pin id="1079" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1082" class="1005" name="icmp_ln23_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="3"/>
<pin id="1084" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="select_ln29_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="5" slack="4"/>
<pin id="1092" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="zext_ln41_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="9" slack="3"/>
<pin id="1097" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln41_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="select_ln29_18_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="4"/>
<pin id="1102" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="select_ln29_18 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="out_h_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="5" slack="4"/>
<pin id="1108" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1111" class="1005" name="out_w_0_mid2_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="2"/>
<pin id="1113" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="zext_ln35_3_cast_mid_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="9" slack="7"/>
<pin id="1120" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln35_3_cast_mid "/>
</bind>
</comp>

<comp id="1123" class="1005" name="tmp5_0_0_mid2_v_v_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="9" slack="1"/>
<pin id="1125" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1130" class="1005" name="add_ln23_5_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="4"/>
<pin id="1132" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln23_5 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp5_0_0_mid2_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="14" slack="1"/>
<pin id="1137" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp5_0_0_mid2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp5_1_0_mid2_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="14" slack="2"/>
<pin id="1144" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp5_1_0_mid2 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="kernel_load_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="16" slack="3"/>
<pin id="1151" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load "/>
</bind>
</comp>

<comp id="1157" class="1005" name="kernel1_load_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="3"/>
<pin id="1159" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel1_load "/>
</bind>
</comp>

<comp id="1165" class="1005" name="kernel2_load_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="16" slack="3"/>
<pin id="1167" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel2_load "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp5_2_0_mid2_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="14" slack="3"/>
<pin id="1175" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp5_2_0_mid2 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="zext_ln35_1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="14" slack="1"/>
<pin id="1182" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="input_addr_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="14" slack="1"/>
<pin id="1189" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1192" class="1005" name="out_w_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="5" slack="1"/>
<pin id="1194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1197" class="1005" name="zext_ln35_3_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="14" slack="2"/>
<pin id="1199" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_3 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="input_addr_7_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="14" slack="1"/>
<pin id="1205" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="select_ln29_13_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="5" slack="1"/>
<pin id="1210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_13 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="trunc_ln29_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="2" slack="1"/>
<pin id="1216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="mul_ln41_1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="9" slack="4"/>
<pin id="1223" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln41_1 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="add_ln29_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="2" slack="1"/>
<pin id="1229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="zext_ln35_5_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="14" slack="1"/>
<pin id="1234" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_5 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="input_addr_8_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="14" slack="1"/>
<pin id="1240" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="input_addr_9_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="14" slack="1"/>
<pin id="1245" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="add_ln22_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="14" slack="1"/>
<pin id="1250" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="select_ln23_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="5" slack="1"/>
<pin id="1255" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="sext_ln35_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="30" slack="2"/>
<pin id="1260" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_1 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="trunc_ln_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="2"/>
<pin id="1266" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1269" class="1005" name="sext_ln35_3_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="30" slack="2"/>
<pin id="1271" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_3 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="trunc_ln41_s_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="2"/>
<pin id="1276" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_s "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_2_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="1"/>
<pin id="1281" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="tmp_3_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="1"/>
<pin id="1286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="input_addr_10_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="14" slack="1"/>
<pin id="1291" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="input_addr_11_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="14" slack="1"/>
<pin id="1296" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="select_ln23_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="10" slack="1"/>
<pin id="1301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="bias_addr_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="4" slack="1"/>
<pin id="1306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1309" class="1005" name="sext_ln35_5_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="30" slack="2"/>
<pin id="1311" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_5 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="trunc_ln41_1_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="16" slack="1"/>
<pin id="1316" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="sext_ln35_7_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="30" slack="2"/>
<pin id="1321" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln35_7 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="trunc_ln41_2_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="16" slack="1"/>
<pin id="1326" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_2 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="input_addr_12_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="14" slack="1"/>
<pin id="1331" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="input_addr_13_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="14" slack="1"/>
<pin id="1336" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="add_ln35_10_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="14" slack="1"/>
<pin id="1341" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35_10 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="trunc_ln41_3_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="16" slack="3"/>
<pin id="1346" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln41_3 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="trunc_ln41_4_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="16" slack="3"/>
<pin id="1351" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln41_4 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="input_addr_14_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="14" slack="1"/>
<pin id="1356" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="add_ln41_1_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="16" slack="4"/>
<pin id="1361" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln41_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="add_ln41_3_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="16" slack="4"/>
<pin id="1366" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="add_ln41_3 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="tmp7_mid2_v_v_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="9" slack="1"/>
<pin id="1371" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_mid2_v_v "/>
</bind>
</comp>

<comp id="1374" class="1005" name="trunc_ln41_5_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="16" slack="2"/>
<pin id="1376" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_5 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="trunc_ln41_6_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="16" slack="2"/>
<pin id="1381" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_6 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="trunc_ln41_7_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="16" slack="1"/>
<pin id="1386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41_7 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="add_ln41_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="14" slack="2"/>
<pin id="1391" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="add_ln41_8_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="16" slack="1"/>
<pin id="1396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="163"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="4" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="230"><net_src comp="4" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="154" pin="7"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="154" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="154" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="154" pin="7"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="96" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="102" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="90" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="84" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="84" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="90" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="341" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="349" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="26" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="341" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="30" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="270" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="293" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="381" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="258" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="270" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="282" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="293" pin="4"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="401" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="407" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="381" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="407" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="424" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="390" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="304" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="407" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="412" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="450" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="407" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="30" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="304" pin="4"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="457" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="429" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="450" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="437" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="282" pin="4"/><net_sink comp="495" pin=1"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="42" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="537" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="554"><net_src comp="36" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="574"><net_src comp="266" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="569" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="587"><net_src comp="44" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="575" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="46" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="589" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="615"><net_src comp="608" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="621"><net_src comp="254" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="48" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="50" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="52" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="641"><net_src comp="311" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="653"><net_src comp="642" pin="5"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="56" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="58" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="662"><net_src comp="60" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="666"><net_src comp="316" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="674"><net_src comp="54" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="678"><net_src comp="667" pin="5"/><net_sink comp="675" pin=0"/></net>

<net id="685"><net_src comp="56" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="58" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="687"><net_src comp="60" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="695"><net_src comp="54" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="623" pin="2"/><net_sink comp="688" pin=4"/></net>

<net id="704"><net_src comp="54" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="628" pin="2"/><net_sink comp="697" pin=4"/></net>

<net id="713"><net_src comp="706" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="722"><net_src comp="715" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="729"><net_src comp="38" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="737"><net_src comp="311" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="747"><net_src comp="56" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="58" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="749"><net_src comp="60" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="753"><net_src comp="316" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="763"><net_src comp="56" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="58" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="765"><net_src comp="60" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="773"><net_src comp="766" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="782"><net_src comp="775" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="791"><net_src comp="311" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="798"><net_src comp="56" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="58" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="800"><net_src comp="60" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="804"><net_src comp="316" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="811"><net_src comp="56" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="58" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="813"><net_src comp="60" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="817"><net_src comp="814" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="822"><net_src comp="211" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="831"><net_src comp="823" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="840"><net_src comp="832" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="846"><net_src comp="832" pin="2"/><net_sink comp="841" pin=2"/></net>

<net id="852"><net_src comp="836" pin="2"/><net_sink comp="847" pin=2"/></net>

<net id="857"><net_src comp="841" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="853" pin="2"/><net_sink comp="858" pin=1"/></net>

<net id="864"><net_src comp="847" pin="3"/><net_sink comp="858" pin=2"/></net>

<net id="868"><net_src comp="311" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="875"><net_src comp="56" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="58" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="877"><net_src comp="60" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="881"><net_src comp="316" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="888"><net_src comp="56" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="58" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="890"><net_src comp="60" pin="0"/><net_sink comp="882" pin=3"/></net>

<net id="897"><net_src comp="311" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="904"><net_src comp="56" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="58" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="906"><net_src comp="60" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="919"><net_src comp="911" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="907" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="934"><net_src comp="926" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="935"><net_src comp="930" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="939"><net_src comp="936" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="944"><net_src comp="638" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="650" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="946"><net_src comp="940" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="951"><net_src comp="663" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="675" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="953"><net_src comp="947" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="958"><net_src comp="734" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="738" pin="1"/><net_sink comp="954" pin=1"/></net>

<net id="960"><net_src comp="954" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="965"><net_src comp="750" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="754" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="967"><net_src comp="961" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="972"><net_src comp="788" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="968" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="978"><net_src comp="801" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="979"><net_src comp="974" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="984"><net_src comp="865" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="980" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="990"><net_src comp="878" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="986" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="997"><net_src comp="891" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="894" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="998" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="1007"><net_src comp="108" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1012"><net_src comp="116" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1017"><net_src comp="124" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1022"><net_src comp="325" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1028"><net_src comp="329" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1031"><net_src comp="1025" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1035"><net_src comp="333" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1037"><net_src comp="1032" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="1041"><net_src comp="337" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1046"><net_src comp="341" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1051"><net_src comp="357" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1056"><net_src comp="363" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="1061"><net_src comp="371" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="1066"><net_src comp="377" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1071"><net_src comp="386" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1076"><net_src comp="396" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="401" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1085"><net_src comp="407" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1089"><net_src comp="1082" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1093"><net_src comp="412" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="1098"><net_src comp="420" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1103"><net_src comp="450" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1109"><net_src comp="457" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1114"><net_src comp="469" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1121"><net_src comp="477" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1126"><net_src comp="487" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="1133"><net_src comp="495" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="724" pin=2"/></net>

<net id="1138"><net_src comp="504" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1145"><net_src comp="518" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1148"><net_src comp="1142" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1152"><net_src comp="132" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1155"><net_src comp="1149" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1156"><net_src comp="1149" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1160"><net_src comp="137" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="1162"><net_src comp="1157" pin="1"/><net_sink comp="667" pin=2"/></net>

<net id="1163"><net_src comp="1157" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="1164"><net_src comp="1157" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="1168"><net_src comp="142" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="642" pin=3"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="667" pin=3"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="688" pin=3"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="697" pin=3"/></net>

<net id="1176"><net_src comp="532" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1179"><net_src comp="1173" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1183"><net_src comp="537" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1190"><net_src comp="147" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1195"><net_src comp="550" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1200"><net_src comp="555" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1206"><net_src comp="164" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1211"><net_src comp="569" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1217"><net_src comp="575" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1220"><net_src comp="1214" pin="1"/><net_sink comp="642" pin=4"/></net>

<net id="1224"><net_src comp="579" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1230"><net_src comp="583" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="667" pin=4"/></net>

<net id="1235"><net_src comp="594" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1241"><net_src comp="172" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1246"><net_src comp="180" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1251"><net_src comp="617" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1256"><net_src comp="633" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1261"><net_src comp="650" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1267"><net_src comp="654" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1272"><net_src comp="675" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="1277"><net_src comp="679" pin="4"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1282"><net_src comp="688" pin="5"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1287"><net_src comp="697" pin="5"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1292"><net_src comp="188" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1297"><net_src comp="196" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1302"><net_src comp="724" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1307"><net_src comp="204" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1312"><net_src comp="738" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1317"><net_src comp="741" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1322"><net_src comp="754" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1327"><net_src comp="757" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1332"><net_src comp="217" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1337"><net_src comp="225" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1342"><net_src comp="784" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1347"><net_src comp="792" pin="4"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1352"><net_src comp="805" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1357"><net_src comp="233" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1362"><net_src comp="818" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1367"><net_src comp="827" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1372"><net_src comp="858" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1377"><net_src comp="869" pin="4"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1382"><net_src comp="882" pin="4"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1387"><net_src comp="898" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1392"><net_src comp="992" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1397"><net_src comp="920" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="930" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {4 5 6 7 8 9 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {7 8 }
	Port: depthwise_conv2d_fix.2 : kernel | {2 3 }
	Port: depthwise_conv2d_fix.2 : kernel1 | {2 3 }
	Port: depthwise_conv2d_fix.2 : kernel2 | {2 3 }
  - Chain level:
	State 1
		zext_ln35_1_cast14 : 1
		zext_ln5 : 1
		zext_ln5_1 : 1
		mul_ln5 : 2
		tmp_4 : 3
		icmp_ln24 : 1
	State 2
		zext_ln41_1 : 1
		mul_ln35 : 2
		zext_ln35_3_cast : 1
		tmp_0_0 : 3
		icmp_ln22 : 1
		out_d : 1
		icmp_ln23 : 1
		select_ln29 : 2
		zext_ln41_2 : 2
		mul_ln35_1 : 3
		select_ln29_14 : 4
		select_ln29_16 : 4
		icmp_ln24_4 : 1
		select_ln29_18 : 2
		out_h : 3
		empty_48 : 3
		out_w_0_mid2 : 3
		zext_ln35_3_cast_mid : 4
		tmp_0_0_mid1 : 5
		tmp5_0_0_mid2_v_v : 6
		add_ln23_5 : 1
	State 3
		tmp5_0_0_mid2 : 1
		tmp5_1_0_mid2_v : 1
		tmp5_1_0_mid2 : 2
	State 4
		tmp5_2_0_mid2_v : 1
		tmp5_2_0_mid2 : 2
		add_ln35 : 1
		zext_ln35_2 : 2
		input_addr : 3
		input_load : 4
		zext_ln35_3 : 1
		add_ln35_2 : 2
		zext_ln35_4 : 3
		input_addr_7 : 4
		input_load_7 : 5
	State 5
		trunc_ln29 : 1
		add_ln29 : 2
		zext_ln35_5 : 1
		add_ln35_4 : 2
		zext_ln35_6 : 3
		input_addr_8 : 4
		input_load_8 : 5
		zext_ln35_7 : 1
		input_addr_9 : 2
		input_load_9 : 3
	State 6
		sext_ln35_1 : 1
		mul_ln35_2 : 2
		trunc_ln : 3
		sext_ln35_3 : 1
		mul_ln35_3 : 2
		trunc_ln41_s : 3
		tmp_3 : 1
		zext_ln35_8 : 1
		input_addr_10 : 2
		input_load_10 : 3
		zext_ln35_9 : 1
		input_addr_11 : 2
		input_load_11 : 3
	State 7
		bias_addr : 1
		bias_load : 2
		mul_ln35_4 : 1
		trunc_ln41_1 : 2
		mul_ln35_5 : 1
		trunc_ln41_2 : 2
		zext_ln35_10 : 1
		input_addr_12 : 2
		input_load_12 : 3
		zext_ln35_11 : 1
		input_addr_13 : 2
		input_load_13 : 3
	State 8
		mul_ln35_6 : 1
		trunc_ln41_3 : 2
		mul_ln35_7 : 1
		trunc_ln41_4 : 2
		input_addr_14 : 1
		input_load_14 : 2
		add_ln41_1 : 1
		add_ln41_3 : 1
	State 9
		tmp6 : 1
		select_ln29_15 : 1
		select_ln29_17 : 2
		tmp6_mid1 : 2
		tmp7_mid2_v_v : 3
		mul_ln35_8 : 1
		trunc_ln41_5 : 2
		mul_ln35_9 : 1
		trunc_ln41_6 : 2
	State 10
		tmp7_mid2 : 1
		mul_ln35_10 : 1
		trunc_ln41_7 : 2
		add_ln41 : 2
	State 11
		add_ln41_7 : 1
		add_ln41_8 : 2
	State 12
		add_ln41_9 : 1
		output_addr : 1
		store_ln41 : 2
		empty_49 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_0_0_fu_390        |    0    |    0    |    15   |
|          |          out_d_fu_401         |    0    |    0    |    15   |
|          |          out_h_fu_457         |    0    |    0    |    15   |
|          |      tmp_0_0_mid1_fu_481      |    0    |    0    |    15   |
|          |       add_ln23_5_fu_495       |    0    |    0    |    14   |
|          |    tmp5_1_0_mid2_v_v_fu_509   |    0    |    0    |    15   |
|          |    tmp5_2_0_mid2_v_v_fu_523   |    0    |    0    |    15   |
|          |        add_ln35_fu_540        |    0    |    0    |    19   |
|          |          out_w_fu_550         |    0    |    0    |    15   |
|          |       add_ln35_2_fu_559       |    0    |    0    |    19   |
|          |        add_ln29_fu_583        |    0    |    0    |    10   |
|          |       add_ln35_3_fu_589       |    0    |    0    |    15   |
|          |       add_ln35_4_fu_598       |    0    |    0    |    19   |
|          |       add_ln35_5_fu_608       |    0    |    0    |    19   |
|          |        add_ln22_fu_617        |    0    |    0    |    19   |
|    add   |       add_ln29_12_fu_628      |    0    |    0    |    10   |
|          |       add_ln35_6_fu_706       |    0    |    0    |    19   |
|          |       add_ln35_7_fu_715       |    0    |    0    |    19   |
|          |       add_ln35_8_fu_766       |    0    |    0    |    19   |
|          |       add_ln35_9_fu_775       |    0    |    0    |    19   |
|          |       add_ln35_10_fu_784      |    0    |    0    |    19   |
|          |       add_ln41_1_fu_818       |    0    |    0    |    23   |
|          |       add_ln41_2_fu_823       |    0    |    0    |    16   |
|          |       add_ln41_3_fu_827       |    0    |    0    |    16   |
|          |          tmp6_fu_836          |    0    |    0    |    15   |
|          |        tmp6_mid1_fu_853       |    0    |    0    |    15   |
|          |       add_ln41_5_fu_907       |    0    |    0    |    16   |
|          |       add_ln41_6_fu_911       |    0    |    0    |    16   |
|          |       add_ln41_7_fu_915       |    0    |    0    |    16   |
|          |       add_ln41_8_fu_920       |    0    |    0    |    16   |
|          |       add_ln41_4_fu_926       |    0    |    0    |    16   |
|          |       add_ln41_9_fu_930       |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln5_fu_357        |    0    |    0    |    17   |
|          |        mul_ln35_fu_381        |    0    |    0    |    33   |
|          |       mul_ln35_1_fu_424       |    0    |    0    |    33   |
|          |      tmp5_0_0_mid2_fu_504     |    0    |    0    |    51   |
|          |      tmp5_1_0_mid2_fu_518     |    0    |    0    |    51   |
|          |      tmp5_2_0_mid2_fu_532     |    0    |    0    |    51   |
|          |       mul_ln41_1_fu_579       |    0    |    0    |    26   |
|          |        mul_ln41_fu_832        |    0    |    0    |    26   |
|    mul   |       mul_ln35_2_fu_940       |    1    |    0    |    0    |
|          |       mul_ln35_3_fu_947       |    1    |    0    |    0    |
|          |       mul_ln35_4_fu_954       |    1    |    0    |    0    |
|          |       mul_ln35_5_fu_961       |    1    |    0    |    0    |
|          |       mul_ln35_6_fu_968       |    1    |    0    |    0    |
|          |       mul_ln35_7_fu_974       |    1    |    0    |    0    |
|          |       mul_ln35_8_fu_980       |    1    |    0    |    0    |
|          |       mul_ln35_9_fu_986       |    1    |    0    |    0    |
|          |       mul_ln35_10_fu_998      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln29_fu_412      |    0    |    0    |    5    |
|          |     select_ln29_14_fu_429     |    0    |    0    |    9    |
|          |     select_ln29_16_fu_437     |    0    |    0    |    9    |
|          |     select_ln29_18_fu_450     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_469      |    0    |    0    |    5    |
|  select  |    tmp5_0_0_mid2_v_v_fu_487   |    0    |    0    |    9    |
|          |     select_ln29_13_fu_569     |    0    |    0    |    5    |
|          |       select_ln23_fu_633      |    0    |    0    |    5    |
|          |      select_ln23_1_fu_724     |    0    |    0    |    10   |
|          |     select_ln29_15_fu_841     |    0    |    0    |    9    |
|          |     select_ln29_17_fu_847     |    0    |    0    |    9    |
|          |      tmp7_mid2_v_v_fu_858     |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_642         |    0    |    0    |    15   |
|    mux   |          tmp_1_fu_667         |    0    |    0    |    15   |
|          |          tmp_2_fu_688         |    0    |    0    |    15   |
|          |          tmp_3_fu_697         |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln24_fu_371       |    0    |    0    |    11   |
|   icmp   |        icmp_ln22_fu_396       |    0    |    0    |    13   |
|          |        icmp_ln23_fu_407       |    0    |    0    |    13   |
|          |       icmp_ln24_4_fu_445      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_48_fu_463        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln29_fu_623        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_992          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_84 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_90 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_96  |    0    |    0    |    0    |
|          | input_height_read_read_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      sext_ln35_13_fu_321      |    0    |    0    |    0    |
|          |        sext_ln35_fu_638       |    0    |    0    |    0    |
|          |       sext_ln35_1_fu_650      |    0    |    0    |    0    |
|          |       sext_ln35_2_fu_663      |    0    |    0    |    0    |
|          |       sext_ln35_3_fu_675      |    0    |    0    |    0    |
|          |       sext_ln35_4_fu_734      |    0    |    0    |    0    |
|   sext   |       sext_ln35_5_fu_738      |    0    |    0    |    0    |
|          |       sext_ln35_6_fu_750      |    0    |    0    |    0    |
|          |       sext_ln35_7_fu_754      |    0    |    0    |    0    |
|          |       sext_ln35_8_fu_788      |    0    |    0    |    0    |
|          |       sext_ln35_9_fu_801      |    0    |    0    |    0    |
|          |      sext_ln35_10_fu_865      |    0    |    0    |    0    |
|          |      sext_ln35_11_fu_878      |    0    |    0    |    0    |
|          |      sext_ln35_12_fu_894      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln35_fu_325       |    0    |    0    |    0    |
|          |   zext_ln35_1_cast14_fu_329   |    0    |    0    |    0    |
|          |        zext_ln41_fu_333       |    0    |    0    |    0    |
|          |    zext_ln41_1_cast_fu_337    |    0    |    0    |    0    |
|          |        zext_ln5_fu_349        |    0    |    0    |    0    |
|          |       zext_ln5_1_fu_353       |    0    |    0    |    0    |
|          |       zext_ln41_1_fu_377      |    0    |    0    |    0    |
|          |    zext_ln35_3_cast_fu_386    |    0    |    0    |    0    |
|          |       zext_ln41_2_fu_420      |    0    |    0    |    0    |
|          |  zext_ln35_3_cast_mid_fu_477  |    0    |    0    |    0    |
|          |     tmp5_0_0_mid2_v_fu_501    |    0    |    0    |    0    |
|          |     tmp5_1_0_mid2_v_fu_514    |    0    |    0    |    0    |
|          |     tmp5_2_0_mid2_v_fu_528    |    0    |    0    |    0    |
|   zext   |       zext_ln35_1_fu_537      |    0    |    0    |    0    |
|          |       zext_ln35_2_fu_545      |    0    |    0    |    0    |
|          |       zext_ln35_3_fu_555      |    0    |    0    |    0    |
|          |       zext_ln35_4_fu_564      |    0    |    0    |    0    |
|          |       zext_ln35_5_fu_594      |    0    |    0    |    0    |
|          |       zext_ln35_6_fu_603      |    0    |    0    |    0    |
|          |       zext_ln35_7_fu_612      |    0    |    0    |    0    |
|          |       zext_ln35_8_fu_710      |    0    |    0    |    0    |
|          |       zext_ln35_9_fu_719      |    0    |    0    |    0    |
|          |        zext_ln29_fu_730       |    0    |    0    |    0    |
|          |      zext_ln35_10_fu_770      |    0    |    0    |    0    |
|          |      zext_ln35_11_fu_779      |    0    |    0    |    0    |
|          |      zext_ln35_12_fu_814      |    0    |    0    |    0    |
|          |       tmp7_mid2_v_fu_891      |    0    |    0    |    0    |
|          |       zext_ln41_3_fu_936      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_341         |    0    |    0    |    0    |
|   trunc  |        empty_46_fu_345        |    0    |    0    |    0    |
|          |       trunc_ln29_fu_575       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_4_fu_363         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_654        |    0    |    0    |    0    |
|          |      trunc_ln41_s_fu_679      |    0    |    0    |    0    |
|          |      trunc_ln41_1_fu_741      |    0    |    0    |    0    |
|          |      trunc_ln41_2_fu_757      |    0    |    0    |    0    |
|partselect|      trunc_ln41_3_fu_792      |    0    |    0    |    0    |
|          |      trunc_ln41_4_fu_805      |    0    |    0    |    0    |
|          |      trunc_ln41_5_fu_869      |    0    |    0    |    0    |
|          |      trunc_ln41_6_fu_882      |    0    |    0    |    0    |
|          |      trunc_ln41_7_fu_898      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   1011  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln22_reg_1248      |   14   |
|     add_ln23_5_reg_1130     |   10   |
|      add_ln29_reg_1227      |    2   |
|     add_ln35_10_reg_1339    |   14   |
|     add_ln41_1_reg_1359     |   16   |
|     add_ln41_3_reg_1364     |   16   |
|     add_ln41_8_reg_1394     |   16   |
|      add_ln41_reg_1389      |   14   |
|      bias_addr_reg_1304     |    4   |
|        empty_reg_1043       |    5   |
|      icmp_ln22_reg_1073     |    1   |
|      icmp_ln23_reg_1082     |    1   |
|      icmp_ln24_reg_1058     |    1   |
|   indvar_flatten39_reg_254  |   14   |
|    indvar_flatten_reg_278   |   10   |
|    input_addr_10_reg_1289   |   14   |
|    input_addr_11_reg_1294   |   14   |
|    input_addr_12_reg_1329   |   14   |
|    input_addr_13_reg_1334   |   14   |
|    input_addr_14_reg_1354   |   14   |
|    input_addr_7_reg_1203    |   14   |
|    input_addr_8_reg_1238    |   14   |
|    input_addr_9_reg_1243    |   14   |
|     input_addr_reg_1187     |   14   |
|    kernel1_addr_reg_1009    |    6   |
|    kernel1_load_reg_1157    |   16   |
|    kernel2_addr_reg_1014    |    6   |
|    kernel2_load_reg_1165    |   16   |
|     kernel_addr_reg_1004    |    6   |
|     kernel_load_reg_1149    |   16   |
|     mul_ln41_1_reg_1221     |    9   |
|       mul_ln5_reg_1048      |   10   |
|       out_d_0_reg_266       |    5   |
|        out_d_reg_1077       |    5   |
|       out_h_0_reg_289       |    5   |
|        out_h_reg_1106       |    5   |
|    out_w_0_mid2_reg_1111    |    5   |
|       out_w_0_reg_300       |    5   |
|        out_w_reg_1192       |    5   |
|           reg_311           |   16   |
|           reg_316           |   16   |
|    select_ln23_1_reg_1299   |   10   |
|     select_ln23_reg_1253    |    5   |
|   select_ln29_13_reg_1208   |    5   |
|   select_ln29_18_reg_1100   |    1   |
|     select_ln29_reg_1090    |    5   |
|     sext_ln35_1_reg_1258    |   30   |
|     sext_ln35_3_reg_1269    |   30   |
|     sext_ln35_5_reg_1309    |   30   |
|     sext_ln35_7_reg_1319    |   30   |
|    tmp5_0_0_mid2_reg_1135   |   14   |
|  tmp5_0_0_mid2_v_v_reg_1123 |    9   |
|    tmp5_1_0_mid2_reg_1142   |   14   |
|    tmp5_2_0_mid2_reg_1173   |   14   |
|    tmp7_mid2_v_v_reg_1369   |    9   |
|        tmp_2_reg_1279       |   16   |
|        tmp_3_reg_1284       |   16   |
|        tmp_4_reg_1053       |   14   |
|     trunc_ln29_reg_1214     |    2   |
|    trunc_ln41_1_reg_1314    |   16   |
|    trunc_ln41_2_reg_1324    |   16   |
|    trunc_ln41_3_reg_1344    |   16   |
|    trunc_ln41_4_reg_1349    |   16   |
|    trunc_ln41_5_reg_1374    |   16   |
|    trunc_ln41_6_reg_1379    |   16   |
|    trunc_ln41_7_reg_1384    |   16   |
|    trunc_ln41_s_reg_1274    |   16   |
|      trunc_ln_reg_1264      |   16   |
| zext_ln35_1_cast14_reg_1025 |   14   |
|     zext_ln35_1_reg_1180    |   14   |
|zext_ln35_3_cast_mid_reg_1118|    9   |
|  zext_ln35_3_cast_reg_1068  |    9   |
|     zext_ln35_3_reg_1197    |   14   |
|     zext_ln35_5_reg_1232    |   14   |
|      zext_ln35_reg_1019     |    9   |
|  zext_ln41_1_cast_reg_1038  |   14   |
|     zext_ln41_1_reg_1063    |    9   |
|     zext_ln41_2_reg_1095    |    9   |
|      zext_ln41_reg_1032     |    9   |
+-----------------------------+--------+
|            Total            |   938  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_154    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_154    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_211    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten39_reg_254 |  p0  |   2  |  14  |   28   ||    9    |
|      out_d_0_reg_266     |  p0  |   2  |   5  |   10   ||    9    |
|          reg_311         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_316         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_992        |  p1  |   2  |   9  |   18   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   268  || 14.6662 ||   142   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |  1011  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   142  |
|  Register |    -   |    -   |   938  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   14   |   938  |  1153  |
+-----------+--------+--------+--------+--------+
