{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 05 00:29:02 2019 " "Info: Processing started: Tue Mar 05 00:29:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off baud_rate_converter -c baud_rate_converter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off baud_rate_converter -c baud_rate_converter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Tcnt_out\[6\] register rx_buf\[3\] 129.94 MHz 7.696 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 129.94 MHz between source register \"Tcnt_out\[6\]\" and destination register \"rx_buf\[3\]\" (period= 7.696 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.423 ns + Longest register register " "Info: + Longest register to register delay is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tcnt_out\[6\] 1 REG LCFF_X10_Y4_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N13; Fanout = 3; REG Node = 'Tcnt_out\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tcnt_out[6] } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.651 ns) 1.705 ns Equal3~253 2 COMB LCCOMB_X9_Y4_N20 1 " "Info: 2: + IC(1.054 ns) + CELL(0.651 ns) = 1.705 ns; Loc. = LCCOMB_X9_Y4_N20; Fanout = 1; COMB Node = 'Equal3~253'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { Tcnt_out[6] Equal3~253 } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.651 ns) 2.750 ns Equal3~256 3 COMB LCCOMB_X9_Y4_N10 5 " "Info: 3: + IC(0.394 ns) + CELL(0.651 ns) = 2.750 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 5; COMB Node = 'Equal3~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { Equal3~253 Equal3~256 } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.623 ns) 5.171 ns rx_buf\[9\]~433 4 COMB LCCOMB_X20_Y4_N18 9 " "Info: 4: + IC(1.798 ns) + CELL(0.623 ns) = 5.171 ns; Loc. = LCCOMB_X20_Y4_N18; Fanout = 9; COMB Node = 'rx_buf\[9\]~433'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { Equal3~256 rx_buf[9]~433 } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.855 ns) 7.423 ns rx_buf\[3\] 5 REG LCFF_X17_Y5_N21 1 " "Info: 5: + IC(1.397 ns) + CELL(0.855 ns) = 7.423 ns; Loc. = LCFF_X17_Y5_N21; Fanout = 1; REG Node = 'rx_buf\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { rx_buf[9]~433 rx_buf[3] } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 37.45 % ) " "Info: Total cell delay = 2.780 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.643 ns ( 62.55 % ) " "Info: Total interconnect delay = 4.643 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { Tcnt_out[6] Equal3~253 Equal3~256 rx_buf[9]~433 rx_buf[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { Tcnt_out[6] {} Equal3~253 {} Equal3~256 {} rx_buf[9]~433 {} rx_buf[3] {} } { 0.000ns 1.054ns 0.394ns 1.798ns 1.397ns } { 0.000ns 0.651ns 0.651ns 0.623ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.736 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns rx_buf\[3\] 3 REG LCFF_X17_Y5_N21 1 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X17_Y5_N21; Fanout = 1; REG Node = 'rx_buf\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl rx_buf[3] } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl rx_buf[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rx_buf[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.745 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.666 ns) 2.745 ns Tcnt_out\[6\] 3 REG LCFF_X10_Y4_N13 3 " "Info: 3: + IC(0.836 ns) + CELL(0.666 ns) = 2.745 ns; Loc. = LCFF_X10_Y4_N13; Fanout = 3; REG Node = 'Tcnt_out\[6\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { CLK~clkctrl Tcnt_out[6] } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.34 % ) " "Info: Total cell delay = 1.766 ns ( 64.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.979 ns ( 35.66 % ) " "Info: Total interconnect delay = 0.979 ns ( 35.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLK CLK~clkctrl Tcnt_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Tcnt_out[6] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl rx_buf[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rx_buf[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLK CLK~clkctrl Tcnt_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Tcnt_out[6] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.423 ns" { Tcnt_out[6] Equal3~253 Equal3~256 rx_buf[9]~433 rx_buf[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.423 ns" { Tcnt_out[6] {} Equal3~253 {} Equal3~256 {} rx_buf[9]~433 {} rx_buf[3] {} } { 0.000ns 1.054ns 0.394ns 1.798ns 1.397ns } { 0.000ns 0.651ns 0.651ns 0.623ns 0.855ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl rx_buf[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rx_buf[3] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { CLK CLK~clkctrl Tcnt_out[6] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Tcnt_out[6] {} } { 0.000ns 0.000ns 0.143ns 0.836ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "rx_buf\[0\] RX CLK 6.189 ns register " "Info: tsu for register \"rx_buf\[0\]\" (data pin = \"RX\", clock pin = \"CLK\") is 6.189 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.965 ns + Longest pin register " "Info: + Longest pin to register delay is 8.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns RX 1 PIN PIN_70 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 2; PIN Node = 'RX'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.252 ns) + CELL(0.651 ns) 8.857 ns rx_buf\[0\]~434 2 COMB LCCOMB_X17_Y5_N10 1 " "Info: 2: + IC(7.252 ns) + CELL(0.651 ns) = 8.857 ns; Loc. = LCCOMB_X17_Y5_N10; Fanout = 1; COMB Node = 'rx_buf\[0\]~434'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.903 ns" { RX rx_buf[0]~434 } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.965 ns rx_buf\[0\] 3 REG LCFF_X17_Y5_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.965 ns; Loc. = LCFF_X17_Y5_N11; Fanout = 2; REG Node = 'rx_buf\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rx_buf[0]~434 rx_buf[0] } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.713 ns ( 19.11 % ) " "Info: Total cell delay = 1.713 ns ( 19.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.252 ns ( 80.89 % ) " "Info: Total interconnect delay = 7.252 ns ( 80.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.965 ns" { RX rx_buf[0]~434 rx_buf[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.965 ns" { RX {} RX~combout {} rx_buf[0]~434 {} rx_buf[0] {} } { 0.000ns 0.000ns 7.252ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.736 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns rx_buf\[0\] 3 REG LCFF_X17_Y5_N11 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X17_Y5_N11; Fanout = 2; REG Node = 'rx_buf\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl rx_buf[0] } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl rx_buf[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rx_buf[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.965 ns" { RX rx_buf[0]~434 rx_buf[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.965 ns" { RX {} RX~combout {} rx_buf[0]~434 {} rx_buf[0] {} } { 0.000ns 0.000ns 7.252ns 0.000ns } { 0.000ns 0.954ns 0.651ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl rx_buf[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rx_buf[0] {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK LED1 idle 8.970 ns register " "Info: tco from clock \"CLK\" to destination pin \"LED1\" through register \"idle\" is 8.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.736 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 2.736 ns idle 3 REG LCFF_X17_Y5_N1 2 " "Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.736 ns; Loc. = LCFF_X17_Y5_N1; Fanout = 2; REG Node = 'idle'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK~clkctrl idle } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.55 % ) " "Info: Total cell delay = 1.766 ns ( 64.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.970 ns ( 35.45 % ) " "Info: Total interconnect delay = 0.970 ns ( 35.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl idle } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} idle {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.930 ns + Longest register pin " "Info: + Longest register to pin delay is 5.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns idle 1 REG LCFF_X17_Y5_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y5_N1; Fanout = 2; REG Node = 'idle'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { idle } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.854 ns) + CELL(3.076 ns) 5.930 ns LED1 2 PIN PIN_3 0 " "Info: 2: + IC(2.854 ns) + CELL(3.076 ns) = 5.930 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'LED1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { idle LED1 } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 51.87 % ) " "Info: Total cell delay = 3.076 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.854 ns ( 48.13 % ) " "Info: Total interconnect delay = 2.854 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { idle LED1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { idle {} LED1 {} } { 0.000ns 2.854ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { CLK CLK~clkctrl idle } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { CLK {} CLK~combout {} CLK~clkctrl {} idle {} } { 0.000ns 0.000ns 0.143ns 0.827ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { idle LED1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.930 ns" { idle {} LED1 {} } { 0.000ns 2.854ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "rx_now RX CLK -5.082 ns register " "Info: th for register \"rx_now\" (data pin = \"RX\", clock pin = \"CLK\") is -5.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.738 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 58 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.738 ns rx_now 3 REG LCFF_X18_Y5_N25 7 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.738 ns; Loc. = LCFF_X18_Y5_N25; Fanout = 7; REG Node = 'rx_now'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { CLK~clkctrl rx_now } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.50 % ) " "Info: Total cell delay = 1.766 ns ( 64.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.50 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl rx_now } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rx_now {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.126 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns RX 1 PIN PIN_70 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 2; PIN Node = 'RX'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.862 ns) + CELL(0.202 ns) 8.018 ns rx_now~11 2 COMB LCCOMB_X18_Y5_N24 1 " "Info: 2: + IC(6.862 ns) + CELL(0.202 ns) = 8.018 ns; Loc. = LCCOMB_X18_Y5_N24; Fanout = 1; COMB Node = 'rx_now~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.064 ns" { RX rx_now~11 } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.126 ns rx_now 3 REG LCFF_X18_Y5_N25 7 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.126 ns; Loc. = LCFF_X18_Y5_N25; Fanout = 7; REG Node = 'rx_now'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { rx_now~11 rx_now } "NODE_NAME" } } { "baud_rate_converter.vhd" "" { Text "C:/Documents and Settings/ds/Pulpit/baud_rate_converter/baud_rate_converter.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.264 ns ( 15.56 % ) " "Info: Total cell delay = 1.264 ns ( 15.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.862 ns ( 84.44 % ) " "Info: Total interconnect delay = 6.862 ns ( 84.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.126 ns" { RX rx_now~11 rx_now } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.126 ns" { RX {} RX~combout {} rx_now~11 {} rx_now {} } { 0.000ns 0.000ns 6.862ns 0.000ns } { 0.000ns 0.954ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { CLK CLK~clkctrl rx_now } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.738 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rx_now {} } { 0.000ns 0.000ns 0.143ns 0.829ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.126 ns" { RX rx_now~11 rx_now } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.126 ns" { RX {} RX~combout {} rx_now~11 {} rx_now {} } { 0.000ns 0.000ns 6.862ns 0.000ns } { 0.000ns 0.954ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 05 00:29:06 2019 " "Info: Processing ended: Tue Mar 05 00:29:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
