%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:56:12: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.width_logic_wrapper_out_flat'
   56 | wire [5:0] width_logic_wrapper_out_flat;
      |            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    ... For warning description see https://verilator.org/warn/UNOPTFLAT?v=5.033
                    ... Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:56:12:      Example path: tb_top.dut.width_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:273:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:45:13:      Example path: tb_top.dut.partselect_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/partselect_wrapper.sv:18:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:46:12:      Example path: tb_top.dut.partselect_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:302:41:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:59:13:      Example path: tb_top.dut.width_union_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_union_wrapper.sv:16:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:60:13:      Example path: tb_top.dut.width_union_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:401:69:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:55:12:      Example path: tb_top.dut.width_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_logic_wrapper.sv:21:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0158/top.sv:56:12:      Example path: tb_top.dut.width_logic_wrapper_out_flat
%Error: Exiting due to 1 warning(s)
