/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [25:0] _00_;
  reg [2:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[32] & in_data[28]);
  assign celloutsig_1_17z = ~(1'h1 & celloutsig_1_2z);
  assign celloutsig_0_16z = celloutsig_0_10z | celloutsig_0_8z;
  assign celloutsig_0_1z = ~(in_data[70] ^ in_data[15]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_3z);
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 26'h0000000;
    else _00_ <= in_data[39:14];
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_6z = in_data[48:42] / { 1'h1, in_data[86:82], celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[185:183], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } == { in_data[158:151], celloutsig_1_3z };
  assign celloutsig_1_16z = in_data[138:134] == { celloutsig_1_1z[3:2], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_1_19z = { in_data[149:137], 1'h1, celloutsig_1_3z } <= { in_data[127:126], celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_14z, 1'h1, celloutsig_1_9z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_16z, 1'h1 };
  assign celloutsig_0_4z = { in_data[46:41], celloutsig_0_1z } <= { in_data[16:13], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_10z = _00_[19:12] <= _00_[9:2];
  assign celloutsig_1_2z = in_data[122:113] <= { celloutsig_1_1z[4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_4z & ~(celloutsig_1_9z);
  assign celloutsig_0_17z = _00_[25:16] != { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_1z = - { in_data[165:161], celloutsig_1_0z };
  assign celloutsig_1_0z = & in_data[127:124];
  assign celloutsig_1_4z = & { celloutsig_1_3z, in_data[152:149], in_data[127:124] };
  assign celloutsig_1_9z = & { _01_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, in_data[127:124] };
  assign celloutsig_1_14z = & { celloutsig_1_12z, in_data[127:124] };
  assign celloutsig_0_0z = | in_data[66:59];
  assign celloutsig_0_8z = ~^ { celloutsig_0_6z[6:5], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_3z = ~^ { celloutsig_1_1z[4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_15z = ~^ { celloutsig_1_11z, 1'h1, celloutsig_1_2z, _01_, celloutsig_1_14z, celloutsig_1_12z, 1'h1, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_14z };
  assign celloutsig_1_18z = ^ { celloutsig_1_14z, 1'h1, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_14z, 1'h1, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_1z[2:0], celloutsig_1_5z } ^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
