// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2022 NXP
 * Copyright 2023, 2024 embeddedTS
 */

/dts-v1/;

#include <dt-bindings/leds/common.h>
#include "imx93.dtsi"

/ {
	model = "embeddedTS TS-9370";
	compatible = "technologic,ts9370", "fsl,imx93";

	aliases {
		ethernet0 = &eqos;
		ethernet1 = &fec;
	};
	
	chosen {
		stdout-path = &lpuart1;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			alloc-ranges = <0 0x80000000 0 0x40000000>;
			size = <0 0x10000000>;
			linux,cma-default;
		};

	};

	leds {
		compatible = "gpio-leds";

		led-0 {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_INDICATOR;
			gpios = <&fpga_gpio0 0 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led-1 {
			color = <LED_COLOR_ID_YELLOW>;
			function = LED_FUNCTION_INDICATOR;
			gpios = <&fpga_gpio0 1 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};

		led-2 {
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_INDICATOR;
			gpios = <&fpga_gpio0 2 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};
	};

	reg_usdhc2_vmmc: regulator-usdhc2 {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
		regulator-name = "VSD_3V3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
		off-on-delay-us = <12000>;
		enable-active-high;
	};

	reg_vref_1v8: regulator-adc-vref {
		compatible = "regulator-fixed";
		regulator-name = "vref_1v8";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy1>;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <5000000>;

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			eee-broken-1000t;
		};
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy2>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <5000000>;

		ethphy2: ethernet-phy@2 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
			eee-broken-1000t;
		};
	};
};

&lcdif {
	status = "disabled";
	assigned-clock-rates = <484000000>, <121000000>, <400000000>, <133333333>;
};

&lpi2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	pinctrl-1 = <&pinctrl_lpi2c1>;
	status = "okay";

};

&lpi2c2 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c2>;
	pinctrl-1 = <&pinctrl_lpi2c2>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		/* Passed through the FPGA, PMIC_INT# to CCM_CLK03 */
		interrupt-parent = <&gpio4>;
		interrupts = <28 IRQ_TYPE_LEVEL_LOW>;

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <650000>;
				regulator-max-microvolt = <2237500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4 {
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5 {
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&lpuart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&lpuart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&usbotg1 {
	dr_mode = "host";
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1>;
	pinctrl-2 = <&pinctrl_usdhc1>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	vmmc-supply = <&reg_usdhc2_vmmc>;
	bus-width = <4>;
	status = "okay";
	no-sdio;
	no-mmc;
	broken-cd;
};

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3>;
	pinctrl-2 = <&pinctrl_usdhc3>;

	bus-width = <4>;
	
	status = "disabled";
};

&flexspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi>;
	assigned-clock-rates = <66000000>;
	nxp,ahb-bus-only;
	nxp,ahb-clk-rate = <66666666>;
	nxp,fspi-individual-mode;
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0x28000000 0x1000>;

	status = "okay";

	fpga_gpio0: gpio@28000040 {
		compatible = "technologic,ts7820-gpio";
		reg = <0x40 0x40>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	fpga_gpio1: gpio@28000080 {
		compatible = "technologic,ts7820-gpio";
		reg = <0x80 0x40>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	fpga_gpio2: gpio@280000c0 {
		compatible = "technologic,ts7820-gpio";
		reg = <0xC0 0x40>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&fpga_gpio0 {
        gpio-line-names =
		"EN_GREEN_LED_N",    "EN_YEL_LED_N",      "EN_RED_LED_N",      "",
		"NIM_RESET_N",       "NIM_CTS_N",         "NIM_PWR_ON_N",      "EN_NIM_USB_N",
		"EN_NIM_4V",         "EN_NIM_3P3V",       "NIM_TXD",           "NIM_RXD",
		"EN_USB_HOST1_VBUS", "EN_USB_HOST2_VBUS", "MIKRO_TXD",         "MIKRO_RXD",
		"MIKRO_SPI_CLK",     "MIKRO_SPI_CS_N",    "MIKRO_SPI_MISO",    "MIKRO_SPI_MOSI",
		"MIKRO_RESET_N",     "MIKRO_AN",          "MIKRO_PWM",         "MIKRO_INT",
		"EN_LS_OUT_1",       "EN_LS_OUT_2",       "EN_LS_OUT_3",       "EN_LS_OUT_4",
		"EN_HS_SW",          "DIO_FAULT_N",       "MAGNET_IRQ",        "GYRO_IRQ";
};

&fpga_gpio1 {
	gpio-line-names =
		"",                  "",                  "",                  "",
		"",                  "",                  "",                  "",
		"",                  "",                  "",                  "",
		"",                  "",                  "",                  "",
		"",                  "",                  "",                  "",
		"",                  "",                  "PUSH_SW_PADN",      "AN_SEL_0",
		"AN_SEL_1",          "EN_CL_1_2",         "EN_CL_3",           "DP_RESET_PADN",
		"NO_SCAP_CHRG_PADN", "EN_SPKR_AMP",       "BT_EN",             "WIFI_EN";
};

&fpga_gpio2 {
	gpio-line-names =
		"EN_ADC_3_12V",   "EN_ADC_1_2_12V", "",               "",
		"",               "",               "",               "",
		"",               "",               "",               "",
		"",               "",               "",               "",
		"",               "",               "",               "",
		"",               "",               "",               "",
		"",               "",               "",               "",
		"",               "",               "",               "";
};

/* CPU GPIO2: 43810000.gpio (per i.MX93 RM (ch. 29/GPIO) */
&gpio2 {
	gpio-line-names =
	"GPIO_00", "GPIO_01", "GPIO_02", "GPIO_03", "GPIO_04",
        "GPIO_05", "GPIO_06", "GPIO_07", "GPIO_08", "GPIO_09",
        "GPIO_10", "GPIO_11", "GPIO_12", "GPIO_13", "GPIO_14",
        "GPIO_15", "GPIO_16", "GPIO_17", "GPIO_18", "GPIO_19",
        "GPIO_20", "GPIO_21";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&ts9370_pinctrl_hog>;

	ts9370_pinctrl_hog: hoggrp {
		fsl,pins = <
			MX93_PAD_SAI1_TXFS__GPIO1_IO11			0x82 /* SAI1_TXFS */
			MX93_PAD_SAI1_TXC__GPIO1_IO12			0x82 /* I2S_1 */
			MX93_PAD_SAI1_TXD0__GPIO1_IO13			0x82 /* SAI1_TXD0 */
			MX93_PAD_SAI1_RXD0__GPIO1_IO14			0x82 /* I2S_2 */
			MX93_PAD_PDM_CLK__GPIO1_IO08			0x82 /* CAN1_TXD */
			MX93_PAD_PDM_BIT_STREAM0__GPIO1_IO09		0x82 /* CAN1_RXD_3V */
			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10		0x82 /* SPARE_1 */
			MX93_PAD_GPIO_IO00__GPIO2_IO00			0x82 /* GPIO_00 */
			MX93_PAD_GPIO_IO01__GPIO2_IO01			0x82 /* GPIO_01 */
			MX93_PAD_GPIO_IO02__GPIO2_IO02			0x82 /* GPIO_02 */
			MX93_PAD_GPIO_IO03__GPIO2_IO03			0x82 /* GPIO_03 */
			MX93_PAD_GPIO_IO04__GPIO2_IO04			0x82 /* GPIO_04 */
			MX93_PAD_GPIO_IO05__GPIO2_IO05			0x82 /* GPIO_05 */
			MX93_PAD_GPIO_IO06__GPIO2_IO06			0x82 /* GPIO_06 */
			MX93_PAD_GPIO_IO07__GPIO2_IO07			0x82 /* GPIO_07 */
			MX93_PAD_GPIO_IO08__GPIO2_IO08			0x82 /* GPIO_08 */
			MX93_PAD_GPIO_IO09__GPIO2_IO09			0x82 /* GPIO_09 */
			MX93_PAD_GPIO_IO10__GPIO2_IO10			0x82 /* GPIO_10 */
			MX93_PAD_GPIO_IO11__GPIO2_IO11			0x82 /* GPIO_11 */
			MX93_PAD_GPIO_IO12__GPIO2_IO12			0x82 /* GPIO_12 */
			MX93_PAD_GPIO_IO13__GPIO2_IO13			0x82 /* GPIO_13 */
			MX93_PAD_GPIO_IO14__GPIO2_IO14			0x82 /* GPIO_14 */
			MX93_PAD_GPIO_IO15__GPIO2_IO15			0x82 /* GPIO_15 */
			MX93_PAD_GPIO_IO16__GPIO2_IO16			0x82 /* GPIO_16 */
			MX93_PAD_GPIO_IO17__GPIO2_IO17			0x82 /* GPIO_17 */
			MX93_PAD_GPIO_IO18__GPIO2_IO18			0x82 /* GPIO_18 */
			MX93_PAD_GPIO_IO19__GPIO2_IO19			0x82 /* GPIO_19 */
			MX93_PAD_GPIO_IO20__GPIO2_IO20			0x82 /* GPIO_20 */
			MX93_PAD_GPIO_IO21__GPIO2_IO21			0x82 /* GPIO_21 */
			MX93_PAD_CCM_CLKO1__CCMSRCGPCMIX_CLKO1		0x282
			MX93_PAD_CCM_CLKO2__CCMSRCGPCMIX_CLKO2		0x282
			MX93_PAD_CCM_CLKO3__CCMSRCGPCMIX_CLKO3		0x282
			MX93_PAD_CCM_CLKO4__CCMSRCGPCMIX_CLKO4		0x282
		>;
	};

	pinctrl_pmic: pmicgrp {
		fsl,pins = <
			MX93_PAD_CCM_CLKO3__GPIO4_IO28			0x40000b9e
		>;
	};

	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			MX93_PAD_I2C1_SCL__LPI2C1_SCL			0x40000b9e
			MX93_PAD_I2C1_SDA__LPI2C1_SDA			0x40000b9e
		>;
	};

	pinctrl_lpi2c2: lpi2c2grp {
		fsl,pins = <
			MX93_PAD_I2C2_SCL__LPI2C2_SCL			0x40000b9e
			MX93_PAD_I2C2_SDA__LPI2C2_SDA			0x40000b9e
		>;
	};

	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x57e
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x57e
			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x57e
			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x5fe
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x57e
			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x5fe
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
			MX93_PAD_GPIO_IO28__GPIO2_IO28				0x57e /* PHY Reset */
		>;
	};

	pinctrl_flexspi: flexspigrp {
		fsl,pins = <
			MX93_PAD_SD3_CMD__FLEXSPI1_A_SS0_B      0x42
			MX93_PAD_SD3_CLK__FLEXSPI1_A_SCLK       0x42
			MX93_PAD_SD3_DATA0__FLEXSPI1_A_DATA00   0x42
			MX93_PAD_SD3_DATA1__FLEXSPI1_A_DATA01   0x42
			MX93_PAD_SD3_DATA2__FLEXSPI1_A_DATA02   0x42
			MX93_PAD_SD3_DATA3__FLEXSPI1_A_DATA03   0x42
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX93_PAD_ENET2_MDC__ENET1_MDC			0x57e
			MX93_PAD_ENET2_MDIO__ENET1_MDIO			0x57e
			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0		0x57e
			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1		0x57e
			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2		0x57e
			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3		0x57e
			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC		0x5fe
			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL	0x57e
			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0		0x57e
			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1		0x57e
			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2		0x57e
			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3		0x57e
			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC		0x5fe
			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL	0x57e
			MX93_PAD_GPIO_IO29__GPIO2_IO29			0x5fe /* PHY Reset */
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX93_PAD_UART1_RXD__LPUART1_RX			0x31e
			MX93_PAD_UART1_TXD__LPUART1_TX			0x31e
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX93_PAD_UART2_RXD__LPUART2_RX			0x31e
			MX93_PAD_UART2_TXD__LPUART2_TX			0x31e
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK		0x15fe
			MX93_PAD_SD1_CMD__USDHC1_CMD		0x13fe
			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x13fe
			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x13fe
			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x13fe
			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x13fe
			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x13fe
			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x13fe
			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x13fe
			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x13fe
			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x15fe
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO22__USDHC3_CLK		0x15fe
			MX93_PAD_GPIO_IO23__USDHC3_CMD		0x13fe
			MX93_PAD_GPIO_IO24__USDHC3_DATA0	0x13fe
			MX93_PAD_GPIO_IO25__USDHC3_DATA1	0x13fe
			MX93_PAD_GPIO_IO26__USDHC3_DATA2	0x13fe
			MX93_PAD_GPIO_IO27__USDHC3_DATA3	0x13fe
		>;
	};

	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
		fsl,pins = <
			MX93_PAD_SD2_RESET_B__GPIO3_IO07	0x31e
		>;
	};

	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
		fsl,pins = <
			MX93_PAD_SD2_CD_B__GPIO3_IO00		0x31e
		>;
	};

	pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
			MX93_PAD_SD2_CLK__USDHC2_CLK		0x15fe
			MX93_PAD_SD2_CMD__USDHC2_CMD		0x13fe
			MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x13fe
			MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x13fe
			MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x13fe
			MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x13fe
			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
		>;
	};
};

&wdog3 {
	status = "okay";
};
