Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 16:54:38 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_receiver_wrapper_timing_summary_routed.rpt -pb design_receiver_wrapper_timing_summary_routed.pb -rpx design_receiver_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_receiver_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/update_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.141        0.000                      0                  883        0.158        0.000                      0                  883        3.667        0.000                       0                   458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk_50M                                   {0.000 10.000}       20.000          50.000          
  clk_out1_design_receiver_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_design_receiver_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_receiver_clk_wiz_0_0_1        0.141        0.000                      0                  883        0.158        0.000                      0                  883        3.667        0.000                       0                   454  
  clkfbout_design_receiver_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_design_receiver_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 4.095ns (50.545%)  route 4.007ns (49.455%))
  Logic Levels:           13  (CARRY4=10 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 7.279 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.501    -0.581    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X100Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.398    -0.183 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/Q
                         net (fo=99, routed)          0.813     0.630    design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime__0[2]
    SLICE_X103Y62        LUT4 (Prop_lut4_I1_O)        0.232     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/g0_b6/O
                         net (fo=14, routed)          0.835     1.697    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_13_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.246 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.246    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.346 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry__0/CO[3]
                         net (fo=39, routed)          0.981     3.327    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0
    SLICE_X102Y59        LUT4 (Prop_lut4_I2_O)        0.105     3.432 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.432    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.855 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     4.062 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5/CO[0]
                         net (fo=33, routed)          0.431     4.493    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5_n_3
    SLICE_X102Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.741     5.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.433 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_6/O[2]
                         net (fo=18, routed)          0.432     5.866    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_12[15]
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.244     6.110 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_1/O
                         net (fo=16, routed)          0.514     6.624    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in[15]
    SLICE_X103Y67        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.060 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.158 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.521 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.521    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6_n_6
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.338     7.279    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[29]/C
                         clock pessimism              0.406     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)        0.059     7.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[29]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -7.521    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.090ns (50.514%)  route 4.007ns (49.486%))
  Logic Levels:           13  (CARRY4=10 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 7.279 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.501    -0.581    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X100Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.398    -0.183 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/Q
                         net (fo=99, routed)          0.813     0.630    design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime__0[2]
    SLICE_X103Y62        LUT4 (Prop_lut4_I1_O)        0.232     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/g0_b6/O
                         net (fo=14, routed)          0.835     1.697    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_13_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.246 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.246    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.346 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry__0/CO[3]
                         net (fo=39, routed)          0.981     3.327    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0
    SLICE_X102Y59        LUT4 (Prop_lut4_I2_O)        0.105     3.432 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.432    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.855 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     4.062 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5/CO[0]
                         net (fo=33, routed)          0.431     4.493    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5_n_3
    SLICE_X102Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.741     5.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.433 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_6/O[2]
                         net (fo=18, routed)          0.432     5.866    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_12[15]
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.244     6.110 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_1/O
                         net (fo=16, routed)          0.514     6.624    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in[15]
    SLICE_X103Y67        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.060 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.158 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.516 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6/O[3]
                         net (fo=1, routed)           0.000     7.516    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6_n_4
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.338     7.279    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[31]/C
                         clock pessimism              0.406     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)        0.059     7.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[31]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 4.522ns (55.368%)  route 3.645ns (44.632%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.573    -0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.348    -0.161 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/Q
                         net (fo=5, routed)           0.376     0.215    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[2]
    SLICE_X107Y51        LUT2 (Prop_lut2_I0_O)        0.242     0.457 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.457    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.789 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.789    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X107Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.887 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.887    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.985 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.185 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_28/O[2]
                         net (fo=4, routed)           0.818     2.003    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[14]
    SLICE_X113Y53        LUT6 (Prop_lut6_I2_O)        0.253     2.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26/O
                         net (fo=3, routed)           0.255     2.511    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.105     2.616 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20/O
                         net (fo=4, routed)           0.355     2.971    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.105     3.076 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17/O
                         net (fo=3, routed)           0.132     3.208    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17_n_0
    SLICE_X112Y52        LUT2 (Prop_lut2_I1_O)        0.105     3.313 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9/O
                         net (fo=1, routed)           0.347     3.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I1_O)        0.105     3.766 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.473     4.238    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_30[6]
    SLICE_X109Y52        LUT4 (Prop_lut4_I3_O)        0.105     4.343 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.343    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.800 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.800    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.016 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=24, routed)          0.421     5.437    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X109Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.766     6.203 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.203    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.403 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=9, routed)           0.468     6.871    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X108Y57        LUT5 (Prop_lut5_I2_O)        0.253     7.124 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.124    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_29
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     7.658 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[3]
                         net (fo=1, routed)           0.000     7.658    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[3]
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.413     7.354    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/C
                         clock pessimism              0.442     7.796    
                         clock uncertainty           -0.083     7.713    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.101     7.814    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.155ns  (logic 4.559ns (55.904%)  route 3.596ns (44.096%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.573    -0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.348    -0.161 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/Q
                         net (fo=5, routed)           0.376     0.215    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[2]
    SLICE_X107Y51        LUT2 (Prop_lut2_I0_O)        0.242     0.457 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.457    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.789 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.789    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X107Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.887 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.887    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.985 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.185 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_28/O[2]
                         net (fo=4, routed)           0.818     2.003    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[14]
    SLICE_X113Y53        LUT6 (Prop_lut6_I2_O)        0.253     2.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26/O
                         net (fo=3, routed)           0.255     2.511    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.105     2.616 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20/O
                         net (fo=4, routed)           0.355     2.971    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.105     3.076 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17/O
                         net (fo=3, routed)           0.132     3.208    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17_n_0
    SLICE_X112Y52        LUT2 (Prop_lut2_I1_O)        0.105     3.313 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9/O
                         net (fo=1, routed)           0.347     3.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I1_O)        0.105     3.766 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.473     4.238    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_30[6]
    SLICE_X109Y52        LUT4 (Prop_lut4_I3_O)        0.105     4.343 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.343    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.800 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.800    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.016 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=24, routed)          0.421     5.437    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X109Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.766     6.203 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.203    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.403 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=9, routed)           0.419     6.822    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X108Y56        LUT5 (Prop_lut5_I2_O)        0.253     7.075 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.075    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_48
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.389 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.646 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     7.646    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[1]
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.413     7.354    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/C
                         clock pessimism              0.442     7.796    
                         clock uncertainty           -0.083     7.713    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.101     7.814    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.037ns  (logic 4.030ns (50.145%)  route 4.007ns (49.855%))
  Logic Levels:           13  (CARRY4=10 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 7.279 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.501    -0.581    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X100Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.398    -0.183 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/Q
                         net (fo=99, routed)          0.813     0.630    design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime__0[2]
    SLICE_X103Y62        LUT4 (Prop_lut4_I1_O)        0.232     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/g0_b6/O
                         net (fo=14, routed)          0.835     1.697    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_13_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.246 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.246    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.346 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry__0/CO[3]
                         net (fo=39, routed)          0.981     3.327    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0
    SLICE_X102Y59        LUT4 (Prop_lut4_I2_O)        0.105     3.432 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.432    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.855 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     4.062 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5/CO[0]
                         net (fo=33, routed)          0.431     4.493    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5_n_3
    SLICE_X102Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.741     5.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.433 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_6/O[2]
                         net (fo=18, routed)          0.432     5.866    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_12[15]
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.244     6.110 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_1/O
                         net (fo=16, routed)          0.514     6.624    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in[15]
    SLICE_X103Y67        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.060 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.158 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.456 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6/O[2]
                         net (fo=1, routed)           0.000     7.456    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6_n_5
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.338     7.279    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[30]/C
                         clock pessimism              0.406     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)        0.059     7.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[30]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.113ns  (logic 4.468ns (55.071%)  route 3.645ns (44.929%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.573    -0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.348    -0.161 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/Q
                         net (fo=5, routed)           0.376     0.215    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[2]
    SLICE_X107Y51        LUT2 (Prop_lut2_I0_O)        0.242     0.457 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.457    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.789 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.789    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X107Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.887 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.887    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.985 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.185 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_28/O[2]
                         net (fo=4, routed)           0.818     2.003    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[14]
    SLICE_X113Y53        LUT6 (Prop_lut6_I2_O)        0.253     2.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26/O
                         net (fo=3, routed)           0.255     2.511    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.105     2.616 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20/O
                         net (fo=4, routed)           0.355     2.971    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.105     3.076 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17/O
                         net (fo=3, routed)           0.132     3.208    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17_n_0
    SLICE_X112Y52        LUT2 (Prop_lut2_I1_O)        0.105     3.313 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9/O
                         net (fo=1, routed)           0.347     3.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I1_O)        0.105     3.766 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.473     4.238    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_30[6]
    SLICE_X109Y52        LUT4 (Prop_lut4_I3_O)        0.105     4.343 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.343    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.800 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.800    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.016 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=24, routed)          0.421     5.437    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X109Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.766     6.203 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.203    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.403 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=9, routed)           0.468     6.871    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X108Y57        LUT5 (Prop_lut5_I2_O)        0.253     7.124 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__3_i_6/O
                         net (fo=1, routed)           0.000     7.124    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_29
    SLICE_X108Y57        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480     7.604 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[2]
                         net (fo=1, routed)           0.000     7.604    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[2]
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.413     7.354    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/C
                         clock pessimism              0.442     7.796    
                         clock uncertainty           -0.083     7.713    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.101     7.814    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 4.011ns (50.026%)  route 4.007ns (49.974%))
  Logic Levels:           13  (CARRY4=10 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.054ns = ( 7.279 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.501    -0.581    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X100Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.398    -0.183 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/Q
                         net (fo=99, routed)          0.813     0.630    design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime__0[2]
    SLICE_X103Y62        LUT4 (Prop_lut4_I1_O)        0.232     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/g0_b6/O
                         net (fo=14, routed)          0.835     1.697    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_13_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.246 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.246    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.346 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry__0/CO[3]
                         net (fo=39, routed)          0.981     3.327    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0
    SLICE_X102Y59        LUT4 (Prop_lut4_I2_O)        0.105     3.432 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.432    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.855 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     4.062 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5/CO[0]
                         net (fo=33, routed)          0.431     4.493    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5_n_3
    SLICE_X102Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.741     5.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.433 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_6/O[2]
                         net (fo=18, routed)          0.432     5.866    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_12[15]
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.244     6.110 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_1/O
                         net (fo=16, routed)          0.514     6.624    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in[15]
    SLICE_X103Y67        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.060 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.158 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.256    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.437 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6/O[0]
                         net (fo=1, routed)           0.000     7.437    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__6_n_7
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.338     7.279    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X103Y70        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[28]/C
                         clock pessimism              0.406     7.685    
                         clock uncertainty           -0.083     7.602    
    SLICE_X103Y70        FDRE (Setup_fdre_C_D)        0.059     7.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[28]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 3.997ns (49.939%)  route 4.007ns (50.061%))
  Logic Levels:           12  (CARRY4=9 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 7.280 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.501    -0.581    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X100Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.398    -0.183 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/Q
                         net (fo=99, routed)          0.813     0.630    design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime__0[2]
    SLICE_X103Y62        LUT4 (Prop_lut4_I1_O)        0.232     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/g0_b6/O
                         net (fo=14, routed)          0.835     1.697    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_13_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.246 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.246    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.346 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry__0/CO[3]
                         net (fo=39, routed)          0.981     3.327    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0
    SLICE_X102Y59        LUT4 (Prop_lut4_I2_O)        0.105     3.432 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.432    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.855 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     4.062 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5/CO[0]
                         net (fo=33, routed)          0.431     4.493    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5_n_3
    SLICE_X102Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.741     5.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.433 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_6/O[2]
                         net (fo=18, routed)          0.432     5.866    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_12[15]
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.244     6.110 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_1/O
                         net (fo=16, routed)          0.514     6.624    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in[15]
    SLICE_X103Y67        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.060 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.158 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.423 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/O[1]
                         net (fo=1, routed)           0.000     7.423    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_6
    SLICE_X103Y69        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.339     7.280    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X103Y69        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[25]/C
                         clock pessimism              0.406     7.686    
                         clock uncertainty           -0.083     7.603    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.059     7.662    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[25]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.992ns (49.908%)  route 4.007ns (50.092%))
  Logic Levels:           12  (CARRY4=9 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 7.280 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.501    -0.581    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X100Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.398    -0.183 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[2]/Q
                         net (fo=99, routed)          0.813     0.630    design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime__0[2]
    SLICE_X103Y62        LUT4 (Prop_lut4_I1_O)        0.232     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/g0_b6/O
                         net (fo=14, routed)          0.835     1.697    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_13_n_0
    SLICE_X102Y65        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.549     2.246 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.246    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry_n_0
    SLICE_X102Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.346 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0_carry__0/CO[3]
                         net (fo=39, routed)          0.981     3.327    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_bBiggerThan0
    SLICE_X102Y59        LUT4 (Prop_lut4_I2_O)        0.105     3.432 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8/O
                         net (fo=1, routed)           0.000     3.432    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_i_8_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.855 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.855    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_4_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     4.062 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5/CO[0]
                         net (fo=33, routed)          0.431     4.493    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_5_n_3
    SLICE_X102Y63        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.741     5.234 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__1_i_6_n_0
    SLICE_X102Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     5.433 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_6/O[2]
                         net (fo=18, routed)          0.432     5.866    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_waveBuffer_5_result_T_12[15]
    SLICE_X105Y68        LUT5 (Prop_lut5_I4_O)        0.244     6.110 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i___57_carry__2_i_1/O
                         net (fo=16, routed)          0.514     6.624    design_receiver_i/ReceiverWrapper_0/inst/Receiver/in[15]
    SLICE_X103Y67        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     7.060 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.060    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__3_n_0
    SLICE_X103Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.158 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.158    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__4_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.418 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5/O[3]
                         net (fo=1, routed)           0.000     7.418    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___57_carry__5_n_4
    SLICE_X103Y69        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.339     7.280    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X103Y69        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[27]/C
                         clock pessimism              0.406     7.686    
                         clock uncertainty           -0.083     7.603    
    SLICE_X103Y69        FDRE (Setup_fdre_C_D)        0.059     7.662    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg[27]
  -------------------------------------------------------------------
                         required time                          7.662    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 4.480ns (55.473%)  route 3.596ns (44.527%))
  Logic Levels:           18  (CARRY4=10 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 7.354 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.573    -0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X106Y51        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.348    -0.161 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[2]/Q
                         net (fo=5, routed)           0.376     0.215    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[2]
    SLICE_X107Y51        LUT2 (Prop_lut2_I0_O)        0.242     0.457 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13/O
                         net (fo=1, routed)           0.000     0.457    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_13_n_0
    SLICE_X107Y51        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.789 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.789    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_8_n_0
    SLICE_X107Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.887 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000     0.887    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_16_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.985 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.985    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_23_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.185 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_28/O[2]
                         net (fo=4, routed)           0.818     2.003    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[14]
    SLICE_X113Y53        LUT6 (Prop_lut6_I2_O)        0.253     2.256 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26/O
                         net (fo=3, routed)           0.255     2.511    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_26_n_0
    SLICE_X111Y52        LUT6 (Prop_lut6_I4_O)        0.105     2.616 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20/O
                         net (fo=4, routed)           0.355     2.971    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_20_n_0
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.105     3.076 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17/O
                         net (fo=3, routed)           0.132     3.208    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_17_n_0
    SLICE_X112Y52        LUT2 (Prop_lut2_I1_O)        0.105     3.313 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9/O
                         net (fo=1, routed)           0.347     3.661    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_9_n_0
    SLICE_X113Y52        LUT6 (Prop_lut6_I1_O)        0.105     3.766 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_1/O
                         net (fo=6, routed)           0.473     4.238    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_GEN_30[6]
    SLICE_X109Y52        LUT4 (Prop_lut4_I3_O)        0.105     4.343 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6/O
                         net (fo=1, routed)           0.000     4.343    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_i_6_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.800 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.800    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_4_carry__0_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.016 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5/CO[0]
                         net (fo=24, routed)          0.421     5.437    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_5_n_3
    SLICE_X109Y56        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.766     6.203 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.203    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__1_i_6_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.403 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_6/O[2]
                         net (fo=9, routed)           0.419     6.822    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_mul_result_T_12[15]
    SLICE_X108Y56        LUT5 (Prop_lut5_I2_O)        0.253     7.075 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     7.075    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc_n_48
    SLICE_X108Y56        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     7.389 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__2_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.567 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/O[0]
                         net (fo=1, routed)           0.000     7.567    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]_0[0]
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         1.413     7.354    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X108Y57        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/C
                         clock pessimism              0.442     7.796    
                         clock uncertainty           -0.083     7.713    
    SLICE_X108Y57        FDRE (Setup_fdre_C_D)        0.101     7.814    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  0.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.806%)  route 0.106ns (36.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.609    -0.599    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y52        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/Q
                         net (fo=7, routed)           0.106    -0.352    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg_n_0_[3]
    SLICE_X104Y52        LUT6 (Prop_lut6_I1_O)        0.045    -0.307 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[5]
    SLICE_X104Y52        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.880    -0.835    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y52        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X104Y52        FDRE (Hold_fdre_C_D)         0.121    -0.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.138%)  route 0.167ns (46.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.608    -0.600    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X105Y53        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.459 f  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/Q
                         net (fo=5, routed)           0.167    -0.292    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg_n_0_[6]
    SLICE_X104Y52        LUT5 (Prop_lut5_I3_O)        0.048    -0.244 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.244    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[1]
    SLICE_X104Y52        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.880    -0.835    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y52        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X104Y52        FDRE (Hold_fdre_C_D)         0.131    -0.452    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_4_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.429%)  route 0.132ns (41.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.630    -0.578    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X110Y67        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_4_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_4_reg[10]/Q
                         net (fo=3, routed)           0.132    -0.304    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_4_reg[10]
    SLICE_X111Y65        LUT6 (Prop_lut6_I3_O)        0.045    -0.259 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue[10]_i_1/O
                         net (fo=3, routed)           0.000    -0.259    design_receiver_i/ReceiverWrapper_0/inst/Receiver/p_0_out[10]
    SLICE_X111Y65        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.902    -0.813    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X111Y65        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[10]/C
                         clock pessimism              0.252    -0.562    
    SLICE_X111Y65        FDRE (Hold_fdre_C_D)         0.091    -0.471    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[10]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.293ns (84.129%)  route 0.055ns (15.871%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.633    -0.575    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y62        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[6]/Q
                         net (fo=4, routed)           0.055    -0.355    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[6]
    SLICE_X112Y62        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.226 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___527_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.226    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___527_carry__0_n_4
    SLICE_X112Y62        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.904    -0.811    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y62        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[7]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X112Y62        FDRE (Hold_fdre_C_D)         0.134    -0.441    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.421%)  route 0.067ns (18.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.633    -0.575    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y62        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[4]/Q
                         net (fo=4, routed)           0.067    -0.344    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[4]
    SLICE_X112Y62        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.215 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___527_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.215    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___527_carry__0_n_6
    SLICE_X112Y62        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.904    -0.811    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y62        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[5]/C
                         clock pessimism              0.237    -0.575    
    SLICE_X112Y62        FDRE (Hold_fdre_C_D)         0.134    -0.441    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.421%)  route 0.067ns (18.579%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.634    -0.574    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y61        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[2]/Q
                         net (fo=4, routed)           0.067    -0.343    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[2]
    SLICE_X112Y61        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.214 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___527_carry/O[3]
                         net (fo=1, routed)           0.000    -0.214    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___527_carry_n_4
    SLICE_X112Y61        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.906    -0.809    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X112Y61        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[3]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.134    -0.440    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.402%)  route 0.067ns (18.598%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.635    -0.573    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X108Y55        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[8]/Q
                         net (fo=3, routed)           0.067    -0.342    design_receiver_i/ReceiverWrapper_0/inst/Receiver/sum_reg[8]
    SLICE_X108Y55        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.213 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.213    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]_1[1]
    SLICE_X108Y55        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.905    -0.810    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X108Y55        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X108Y55        FDRE (Hold_fdre_C_D)         0.134    -0.439    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.853%)  route 0.067ns (20.147%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.631    -0.577    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X107Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[4]/Q
                         net (fo=3, routed)           0.067    -0.369    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[4]
    SLICE_X107Y63        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.245 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___433_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.245    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___433_carry__0_n_6
    SLICE_X107Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.900    -0.815    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X107Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[5]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X107Y63        FDRE (Hold_fdre_C_D)         0.105    -0.472    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.833%)  route 0.067ns (20.167%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.631    -0.577    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X107Y64        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[8]/Q
                         net (fo=3, routed)           0.067    -0.369    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[8]
    SLICE_X107Y64        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.245 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___433_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.245    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___433_carry__1_n_6
    SLICE_X107Y64        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.900    -0.815    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X107Y64        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[9]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X107Y64        FDRE (Hold_fdre_C_D)         0.105    -0.472    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.833%)  route 0.067ns (20.167%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.604    -0.604    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X101Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[8]/Q
                         net (fo=3, routed)           0.067    -0.396    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[8]
    SLICE_X101Y63        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i___245_carry__1_n_6
    SLICE_X101Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=452, routed)         0.873    -0.842    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X101Y63        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[9]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X101Y63        FDRE (Hold_fdre_C_D)         0.105    -0.499    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y16   design_receiver_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.333       7.333      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.333       7.333      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.333       7.333      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.333       7.333      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X106Y57    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.167       3.667      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.167       3.667      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.167       3.667      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.167       3.667      SLICE_X106Y56    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X97Y72     design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X97Y72     design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X97Y72     design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X97Y72     design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_5_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y59    design_receiver_i/ReceiverWrapper_0/inst/Receiver/readData_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y59    design_receiver_i/ReceiverWrapper_0/inst/Receiver/readData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y59    design_receiver_i/ReceiverWrapper_0/inst/Receiver/readData_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y59    design_receiver_i/ReceiverWrapper_0/inst/Receiver/readData_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X107Y67    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X107Y67    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X107Y67    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X107Y67    design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_receiver_clk_wiz_0_0_1
  To Clock:  clkfbout_design_receiver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_receiver_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



