
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.11

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.11 source latency float_adder_pipereg_2to3_aligned_mant_msb_122[1]$_SDFF_PP0_/CK ^
  -0.10 target latency float_adder_pipereg_3to4_mant_sum_134[8]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_guard_124$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_guard_132$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.59    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.03    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     7   14.56    0.01    0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    0.10 ^ float_adder_pipereg_2to3_guard_124$_SDFF_PP0_/CK (DFF_X1)
     1    1.22    0.01    0.08    0.19 v float_adder_pipereg_2to3_guard_124$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_guard_124 (net)
                  0.01    0.00    0.19 v _1357_/A2 (AND2_X1)
     1    1.18    0.01    0.03    0.22 v _1357_/ZN (AND2_X1)
                                         _0129_ (net)
                  0.01    0.00    0.22 v float_adder_pipereg_3to4_guard_132$_SDFF_PP0_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.59    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.03    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
    14   18.41    0.02    0.05    0.11 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.02    0.00    0.11 ^ float_adder_pipereg_3to4_guard_132$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.59    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.03    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_1_0_clk/A (CLKBUF_X3)
    12   17.18    0.02    0.05    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk (net)
                  0.02    0.00    0.11 ^ float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_/CK (DFF_X1)
     2    6.60    0.02    0.10    0.21 ^ float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_aligned_mant_msb_122[0] (net)
                  0.02    0.00    0.21 ^ _1496_/A (HA_X1)
     2    5.20    0.02    0.04    0.25 ^ _1496_/CO (HA_X1)
                                         _0771_ (net)
                  0.02    0.00    0.25 ^ _0850_/A (INV_X1)
     2    6.53    0.01    0.02    0.27 v _0850_/ZN (INV_X1)
                                         _0729_ (net)
                  0.01    0.00    0.27 v _1481_/CI (FA_X1)
     1    1.34    0.01    0.08    0.35 v _1481_/S (FA_X1)
                                         _0731_ (net)
                  0.01    0.00    0.35 v _0852_/A2 (AND2_X1)
     1    5.83    0.01    0.04    0.39 v _0852_/ZN (AND2_X1)
                                         _0197_ (net)
                  0.01    0.00    0.39 v _0854_/A (AOI21_X4)
     4   13.68    0.03    0.05    0.44 ^ _0854_/ZN (AOI21_X4)
                                         _0799_ (net)
                  0.03    0.00    0.44 ^ _1507_/B (HA_X1)
     1    1.87    0.01    0.04    0.48 ^ _1507_/CO (HA_X1)
                                         _0800_ (net)
                  0.01    0.00    0.48 ^ _1002_/A (INV_X1)
     3    5.55    0.01    0.01    0.49 v _1002_/ZN (INV_X1)
                                         _0338_ (net)
                  0.01    0.00    0.49 v _1005_/A2 (NOR2_X1)
     1    1.84    0.02    0.03    0.52 ^ _1005_/ZN (NOR2_X1)
                                         _0341_ (net)
                  0.02    0.00    0.52 ^ _1006_/A (OAI21_X1)
     1    1.58    0.01    0.02    0.54 v _1006_/ZN (OAI21_X1)
                                         _0342_ (net)
                  0.01    0.00    0.54 v _1007_/B (MUX2_X2)
     5   11.05    0.01    0.07    0.61 v _1007_/Z (MUX2_X2)
                                         _0343_ (net)
                  0.01    0.00    0.61 v _1008_/A (AOI221_X2)
     4   12.05    0.07    0.11    0.71 ^ _1008_/ZN (AOI221_X2)
                                         _0344_ (net)
                  0.07    0.00    0.71 ^ _1009_/A2 (NOR2_X2)
     2    7.06    0.02    0.02    0.73 v _1009_/ZN (NOR2_X2)
                                         _0345_ (net)
                  0.02    0.00    0.74 v _1010_/B (XOR2_X2)
     2    3.66    0.01    0.06    0.80 v _1010_/Z (XOR2_X2)
                                         _0346_ (net)
                  0.01    0.00    0.80 v _1035_/A (OAI21_X1)
     2    3.62    0.03    0.03    0.82 ^ _1035_/ZN (OAI21_X1)
                                         _0371_ (net)
                  0.03    0.00    0.82 ^ _1036_/A2 (AND2_X1)
     1    3.31    0.01    0.04    0.86 ^ _1036_/ZN (AND2_X1)
                                         _0847_ (net)
                  0.01    0.00    0.86 ^ _1524_/A (HA_X1)
     2    3.55    0.01    0.04    0.90 ^ _1524_/CO (HA_X1)
                                         _0849_ (net)
                  0.01    0.00    0.90 ^ _1370_/A1 (NOR2_X1)
     1    1.05    0.01    0.01    0.91 v _1370_/ZN (NOR2_X1)
                                         _0580_ (net)
                  0.01    0.00    0.91 v _1375_/A (MUX2_X1)
     1    1.42    0.01    0.06    0.96 v _1375_/Z (MUX2_X1)
                                         _0133_ (net)
                  0.01    0.00    0.96 v float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_/D (DFF_X1)
                                  0.96   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    8.59    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.03    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
     7   14.15    0.01    0.05    1.10 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.01    0.00    1.10 ^ float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    8.59    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.03    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_1_0_clk/A (CLKBUF_X3)
    12   17.18    0.02    0.05    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
                                         clknet_4_1_0_clk (net)
                  0.02    0.00    0.11 ^ float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_/CK (DFF_X1)
     2    6.60    0.02    0.10    0.21 ^ float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_2to3_aligned_mant_msb_122[0] (net)
                  0.02    0.00    0.21 ^ _1496_/A (HA_X1)
     2    5.20    0.02    0.04    0.25 ^ _1496_/CO (HA_X1)
                                         _0771_ (net)
                  0.02    0.00    0.25 ^ _0850_/A (INV_X1)
     2    6.53    0.01    0.02    0.27 v _0850_/ZN (INV_X1)
                                         _0729_ (net)
                  0.01    0.00    0.27 v _1481_/CI (FA_X1)
     1    1.34    0.01    0.08    0.35 v _1481_/S (FA_X1)
                                         _0731_ (net)
                  0.01    0.00    0.35 v _0852_/A2 (AND2_X1)
     1    5.83    0.01    0.04    0.39 v _0852_/ZN (AND2_X1)
                                         _0197_ (net)
                  0.01    0.00    0.39 v _0854_/A (AOI21_X4)
     4   13.68    0.03    0.05    0.44 ^ _0854_/ZN (AOI21_X4)
                                         _0799_ (net)
                  0.03    0.00    0.44 ^ _1507_/B (HA_X1)
     1    1.87    0.01    0.04    0.48 ^ _1507_/CO (HA_X1)
                                         _0800_ (net)
                  0.01    0.00    0.48 ^ _1002_/A (INV_X1)
     3    5.55    0.01    0.01    0.49 v _1002_/ZN (INV_X1)
                                         _0338_ (net)
                  0.01    0.00    0.49 v _1005_/A2 (NOR2_X1)
     1    1.84    0.02    0.03    0.52 ^ _1005_/ZN (NOR2_X1)
                                         _0341_ (net)
                  0.02    0.00    0.52 ^ _1006_/A (OAI21_X1)
     1    1.58    0.01    0.02    0.54 v _1006_/ZN (OAI21_X1)
                                         _0342_ (net)
                  0.01    0.00    0.54 v _1007_/B (MUX2_X2)
     5   11.05    0.01    0.07    0.61 v _1007_/Z (MUX2_X2)
                                         _0343_ (net)
                  0.01    0.00    0.61 v _1008_/A (AOI221_X2)
     4   12.05    0.07    0.11    0.71 ^ _1008_/ZN (AOI221_X2)
                                         _0344_ (net)
                  0.07    0.00    0.71 ^ _1009_/A2 (NOR2_X2)
     2    7.06    0.02    0.02    0.73 v _1009_/ZN (NOR2_X2)
                                         _0345_ (net)
                  0.02    0.00    0.74 v _1010_/B (XOR2_X2)
     2    3.66    0.01    0.06    0.80 v _1010_/Z (XOR2_X2)
                                         _0346_ (net)
                  0.01    0.00    0.80 v _1035_/A (OAI21_X1)
     2    3.62    0.03    0.03    0.82 ^ _1035_/ZN (OAI21_X1)
                                         _0371_ (net)
                  0.03    0.00    0.82 ^ _1036_/A2 (AND2_X1)
     1    3.31    0.01    0.04    0.86 ^ _1036_/ZN (AND2_X1)
                                         _0847_ (net)
                  0.01    0.00    0.86 ^ _1524_/A (HA_X1)
     2    3.55    0.01    0.04    0.90 ^ _1524_/CO (HA_X1)
                                         _0849_ (net)
                  0.01    0.00    0.90 ^ _1370_/A1 (NOR2_X1)
     1    1.05    0.01    0.01    0.91 v _1370_/ZN (NOR2_X1)
                                         _0580_ (net)
                  0.01    0.00    0.91 v _1375_/A (MUX2_X1)
     1    1.42    0.01    0.06    0.96 v _1375_/Z (MUX2_X1)
                                         _0133_ (net)
                  0.01    0.00    0.96 v float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_/D (DFF_X1)
                                  0.96   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    8.59    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.03    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_7_0_clk/A (CLKBUF_X3)
     7   14.15    0.01    0.05    1.10 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
                                         clknet_4_7_0_clk (net)
                  0.01    0.00    1.10 ^ float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.96   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.11062343418598175

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5572

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
7.613000869750977

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7270

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_/CK (DFF_X1)
   0.10    0.21 ^ float_adder_pipereg_2to3_aligned_mant_msb_122[0]$_SDFF_PP0_/Q (DFF_X1)
   0.04    0.25 ^ _1496_/CO (HA_X1)
   0.02    0.27 v _0850_/ZN (INV_X1)
   0.08    0.35 v _1481_/S (FA_X1)
   0.04    0.39 v _0852_/ZN (AND2_X1)
   0.05    0.44 ^ _0854_/ZN (AOI21_X4)
   0.04    0.48 ^ _1507_/CO (HA_X1)
   0.01    0.49 v _1002_/ZN (INV_X1)
   0.03    0.52 ^ _1005_/ZN (NOR2_X1)
   0.02    0.54 v _1006_/ZN (OAI21_X1)
   0.07    0.61 v _1007_/Z (MUX2_X2)
   0.11    0.71 ^ _1008_/ZN (AOI221_X2)
   0.02    0.73 v _1009_/ZN (NOR2_X2)
   0.06    0.80 v _1010_/Z (XOR2_X2)
   0.03    0.82 ^ _1035_/ZN (OAI21_X1)
   0.04    0.86 ^ _1036_/ZN (AND2_X1)
   0.04    0.90 ^ _1524_/CO (HA_X1)
   0.01    0.91 v _1370_/ZN (NOR2_X1)
   0.06    0.96 v _1375_/Z (MUX2_X1)
   0.00    0.96 v float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_/D (DFF_X1)
           0.96   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ float_adder_pipereg_3to4_lzc_136[2]$_SDFF_PP0_/CK (DFF_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.96   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_guard_124$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_3to4_guard_132$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ float_adder_pipereg_2to3_guard_124$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.19 v float_adder_pipereg_2to3_guard_124$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.22 v _1357_/ZN (AND2_X1)
   0.00    0.22 v float_adder_pipereg_3to4_guard_132$_SDFF_PP0_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ float_adder_pipereg_3to4_guard_132$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.9623

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.1053

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
10.942534

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.02e-03   5.85e-05   1.17e-05   1.09e-03  40.8%
Combinational          4.67e-04   4.37e-04   2.32e-05   9.27e-04  34.8%
Clock                  2.72e-04   3.78e-04   1.25e-06   6.51e-04  24.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-03   8.73e-04   3.61e-05   2.66e-03 100.0%
                          65.9%      32.8%       1.4%
