{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 1, "design__inferred_latch__count": 0, "design__instance__count": 377, "design__instance__area": 10738.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.007206012029200792, "power__switching__total": 0.002148278523236513, "power__leakage__total": 1.366680635328521e-07, "power__total": 0.009354427456855774, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2530395131716308, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.253175737540605, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.636367643259575, "timing__setup__ws__corner:nom_tt_025C_5v00": 16.500291378041055, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.636368, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25481348308169943, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25495092869603525, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.4158491446675043, "timing__setup__ws__corner:nom_ss_125C_4v50": 14.49038352544448, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.415849, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25223046587512943, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25236641268833965, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3002785327602954, "timing__setup__ws__corner:nom_ff_n40C_5v50": 17.38079773745423, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.300279, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.25193733923276257, "clock__skew__worst_setup": 0.25206265566021135, "timing__hold__ws": 0.2964475415720248, "timing__setup__ws": 14.376206410006041, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.296448, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 160.6 178.52", "design__core__bbox": "6.72 15.68 153.44 160.72", "design__io": 38, "design__die__area": 28670.3, "design__core__area": 21280.3, "design__instance__count__stdcell": 600, "design__instance__area__stdcell": 11718, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.55065, "design__instance__utilization__stdcell": 0.55065, "design__rows": 43, "design__rows:GF018hv5v_mcu_sc7": 43, "design__sites": 9472, "design__sites:GF018hv5v_mcu_sc7": 9472, "design__instance__count__class:inverter": 65, "design__instance__area__class:inverter": 570.752, "design__instance__count__class:sequential_cell": 64, "design__instance__area__class:sequential_cell": 4776.76, "design__instance__count__class:multi_input_combinational_cell": 158, "design__instance__area__class:multi_input_combinational_cell": 3314.75, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "design__instance__count__class:timing_repair_buffer": 74, "design__instance__area__class:timing_repair_buffer": 992.23, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 10079.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 10, "design__instance__area__class:clock_buffer": 1005.4, "design__instance__count__class:clock_inverter": 6, "design__instance__area__class:clock_inverter": 79.0272, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 405, "route__net__special": 2, "route__drc_errors__iter:0": 76, "route__wirelength__iter:0": 9931, "route__drc_errors__iter:1": 18, "route__wirelength__iter:1": 9829, "route__drc_errors__iter:2": 6, "route__wirelength__iter:2": 9812, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 9811, "route__drc_errors": 0, "route__wirelength": 9811, "route__vias": 1857, "route__vias__singlecut": 1857, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 171, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 7, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 7, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 7, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2526614267099017, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2527873815156077, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6304222877722586, "timing__setup__ws__corner:min_tt_025C_5v00": 16.548309857481776, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.630422, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 7, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2542476023900438, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2543750559968754, "timing__hold__ws__corner:min_ss_125C_4v50": 1.4054073858032892, "timing__setup__ws__corner:min_ss_125C_4v50": 14.573806574052599, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.405407, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 7, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.25193733923276257, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.25206265566021135, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2964475415720248, "timing__setup__ws__corner:min_ff_n40C_5v50": 17.417969781726818, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.296448, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 7, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 9, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2534655057582274, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2536149972927211, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6435511194989697, "timing__setup__ws__corner:max_tt_025C_5v00": 16.4338822757219, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.643551, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 7, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 9, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.25545952187800003, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.25561040119131373, "timing__hold__ws__corner:max_ss_125C_4v50": 1.4284693832122506, "timing__setup__ws__corner:max_ss_125C_4v50": 14.376206410006041, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.428469, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 7, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 9, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.25255698247590624, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2527061409434831, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3049137695303501, "timing__setup__ws__corner:max_ff_n40C_5v50": 17.336474080343955, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.304914, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 7, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 7, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99861, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99949, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00138911, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.0012133, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.000514497, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.0012133, "design_powergrid__voltage__worst": 0.0012133, "design_powergrid__voltage__worst__net:VDD": 4.99861, "design_powergrid__drop__worst": 0.00138911, "design_powergrid__drop__worst__net:VDD": 0.00138911, "design_powergrid__voltage__worst__net:VSS": 0.0012133, "design_powergrid__drop__worst__net:VSS": 0.0012133, "ir__voltage__worst": 5, "ir__drop__avg": 0.000512, "ir__drop__worst": 0.00139, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}