[04/18 14:19:22     0s] 
[04/18 14:19:22     0s] Cadence Innovus(TM) Implementation System.
[04/18 14:19:22     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/18 14:19:22     0s] 
[04/18 14:19:22     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[04/18 14:19:22     0s] Options:	-common_ui 
[04/18 14:19:22     0s] Date:		Mon Apr 18 14:19:22 2022
[04/18 14:19:22     0s] Host:		pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[04/18 14:19:22     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/18 14:19:22     0s] 
[04/18 14:19:22     0s] License:
[04/18 14:19:22     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[04/18 14:19:22     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/18 14:19:36    12s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[04/18 14:19:36    12s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[04/18 14:19:36    12s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[04/18 14:19:36    12s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[04/18 14:19:36    12s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[04/18 14:19:36    12s] @(#)CDS: CPE v15.20-p002
[04/18 14:19:36    12s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[04/18 14:19:36    12s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[04/18 14:19:36    12s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/18 14:19:36    12s] @(#)CDS: RCDB 11.6
[04/18 14:19:36    12s] --- Running on pgmicro01 (x86_64 w/Linux 3.10.0-1160.6.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[04/18 14:19:36    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3310_pgmicro01_arthur.ferreira_jSbAyu.

[04/18 14:19:36    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3310_pgmicro01_arthur.ferreira_jSbAyu.
[04/18 14:19:36    12s] 
[04/18 14:19:38    13s] 
[04/18 14:19:38    13s] **INFO:  MMMC transition support version v31-84 
[04/18 14:19:38    13s] 
[04/18 14:19:38    14s] Loading fill procedures ...
[04/18 14:19:40    15s] [DEV]innovus 1> source physical/1_init.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)
[04/18 14:22:55    47s] 
[04/18 14:22:55    47s] Threads Configured:8
[04/18 14:22:56    55s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
[04/18 14:22:56    55s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[04/18 14:22:56    55s] Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
[04/18 14:22:56    55s] Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
[04/18 14:22:56    55s] Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
[04/18 14:22:56    55s] Library reading multithread flow ended.
[04/18 14:22:56    55s] 
[04/18 14:22:56    55s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[04/18 14:22:56    55s] 
[04/18 14:22:56    55s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[04/18 14:22:56    55s] Set DBUPerIGU to M2 pitch 630.
[04/18 14:22:57    55s] 
[04/18 14:22:57    55s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-200' for more detail.
[04/18 14:22:58    56s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[04/18 14:22:58    56s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/18 14:22:58    56s] Type 'man IMPLF-201' for more detail.
[04/18 14:22:58    56s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[04/18 14:22:58    56s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:22:58    56s] 
[04/18 14:22:58    56s] viaInitial starts at Mon Apr 18 14:22:58 2022
[04/18 14:22:58    56s] viaInitial ends at Mon Apr 18 14:22:58 2022
[04/18 14:22:58    56s] *** Begin netlist parsing (mem=604.1M) ***
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[04/18 14:22:58    56s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/18 14:22:58    56s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[04/18 14:22:58    56s] Created 1225 new cells from 2 timing libraries.
[04/18 14:22:58    56s] Reading netlist ...
[04/18 14:22:58    56s] Backslashed names will retain backslash and a trailing blank character.
[04/18 14:22:58    56s] Reading verilog netlist 'innovus/NextZ80.v'
[04/18 14:22:58    57s] 
[04/18 14:22:58    57s] *** Memory Usage v#1 (Current mem = 604.082M, initial mem = 170.848M) ***
[04/18 14:22:58    57s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=604.1M) ***
[04/18 14:22:58    57s] Top level cell is NextZ80.
[04/18 14:22:58    57s] ** Removed 1 unused lib cells.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[04/18 14:22:58    57s] Type 'man IMPTS-282' for more detail.
[04/18 14:22:58    57s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[04/18 14:22:58    57s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:22:58    57s] Hooked 1224 DB cells to tlib cells.
[04/18 14:22:58    57s] Starting recursive module instantiation check.
[04/18 14:22:58    57s] No recursion found.
[04/18 14:22:58    57s] Building hierarchical netlist for Cell NextZ80 ...
[04/18 14:22:59    57s] *** Netlist is unique.
[04/18 14:22:59    57s] ** info: there are 1276 modules.
[04/18 14:22:59    57s] ** info: there are 3893 stdCell insts.
[04/18 14:22:59    57s] 
[04/18 14:22:59    57s] *** Memory Usage v#1 (Current mem = 623.832M, initial mem = 170.848M) ***
[04/18 14:22:59    57s] Set Default Net Delay as 1000 ps.
[04/18 14:22:59    57s] Set Default Net Load as 0.5 pF. 
[04/18 14:22:59    57s] Set Default Input Pin Transition as 0.1 ps.
[04/18 14:22:59    57s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[04/18 14:22:59    57s] Type 'man IMPFP-3961' for more detail.
[04/18 14:22:59    58s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/18 14:22:59    58s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[04/18 14:22:59    58s] Cap table was created using Encounter 07.10-s219_1.
[04/18 14:22:59    58s] Process name: xc018m6_typ.
[04/18 14:22:59    58s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/18 14:22:59    58s] Type 'man IMPEXT-2773' for more detail.
[04/18 14:22:59    58s] Importing multi-corner RC tables ... 
[04/18 14:22:59    58s] Summary of Active RC-Corners : 
[04/18 14:22:59    58s]  
[04/18 14:22:59    58s]  Analysis View: default_emulate_view
[04/18 14:22:59    58s]     RC-Corner Name        : default_emulate_rc_corner
[04/18 14:22:59    58s]     RC-Corner Index       : 0
[04/18 14:22:59    58s]     RC-Corner Temperature : 25 Celsius
[04/18 14:22:59    58s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[04/18 14:22:59    58s]     RC-Corner PreRoute Res Factor         : 1
[04/18 14:22:59    58s]     RC-Corner PreRoute Cap Factor         : 1
[04/18 14:22:59    58s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/18 14:22:59    58s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/18 14:22:59    58s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/18 14:22:59    58s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/18 14:22:59    58s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/18 14:22:59    58s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[04/18 14:22:59    58s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[04/18 14:22:59    58s] *Info: initialize multi-corner CTS.
[04/18 14:22:59    58s] Reading timing constraints file 'innovus//NextZ80.default_emulate_constraint_mode.sdc' ...
[04/18 14:22:59    58s] Current (total cpu=0:00:57.8, real=0:03:37, peak res=314.6M, current mem=733.9M)
[04/18 14:22:59    58s] NextZ80
[04/18 14:22:59    58s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 114).
[04/18 14:22:59    58s] 
[04/18 14:22:59    58s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 115).
[04/18 14:22:59    58s] 
[04/18 14:22:59    58s] **WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//NextZ80.default_emulate_constraint_mode.sdc, Line 124).
[04/18 14:22:59    58s] 
[04/18 14:22:59    58s] Number of path exceptions in the constraint file = 1
[04/18 14:22:59    58s] Number of paths exceptions after getting compressed = 1
[04/18 14:22:59    58s] INFO (CTE): Reading of timing constraints file innovus//NextZ80.default_emulate_constraint_mode.sdc completed, with 3 WARNING
[04/18 14:22:59    58s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=331.6M, current mem=749.8M)
[04/18 14:22:59    58s] Current (total cpu=0:00:58.0, real=0:03:37, peak res=331.6M, current mem=750.8M)
[04/18 14:22:59    58s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/18 14:23:00    58s] Summary for sequential cells idenfication: 
[04/18 14:23:00    58s] Identified SBFF number: 128
[04/18 14:23:00    58s] Identified MBFF number: 0
[04/18 14:23:00    58s] Not identified SBFF number: 0
[04/18 14:23:00    58s] Not identified MBFF number: 0
[04/18 14:23:00    58s] Number of sequential cells which are not FFs: 106
[04/18 14:23:00    58s] 
[04/18 14:23:00    58s] Total number of combinational cells: 511
[04/18 14:23:00    58s] Total number of sequential cells: 234
[04/18 14:23:00    58s] Total number of tristate cells: 64
[04/18 14:23:00    58s] Total number of level shifter cells: 0
[04/18 14:23:00    58s] Total number of power gating cells: 0
[04/18 14:23:00    58s] Total number of isolation cells: 0
[04/18 14:23:00    58s] Total number of power switch cells: 0
[04/18 14:23:00    58s] Total number of pulse generator cells: 0
[04/18 14:23:00    58s] Total number of always on buffers: 0
[04/18 14:23:00    58s] Total number of retention cells: 0
[04/18 14:23:00    58s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[04/18 14:23:00    58s] Total number of usable buffers: 10
[04/18 14:23:00    58s] List of unusable buffers:
[04/18 14:23:00    58s] Total number of unusable buffers: 0
[04/18 14:23:00    58s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[04/18 14:23:00    58s] Total number of usable inverters: 13
[04/18 14:23:00    58s] List of unusable inverters:
[04/18 14:23:00    58s] Total number of unusable inverters: 0
[04/18 14:23:00    58s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[04/18 14:23:00    58s] Total number of identified usable delay cells: 14
[04/18 14:23:00    58s] List of identified unusable delay cells:
[04/18 14:23:00    58s] Total number of identified unusable delay cells: 0
[04/18 14:23:00    59s] Reading IO assignment file "iopads.io" ...
[04/18 14:23:00    59s] **WARN: (IMPFP-710):	File version 0 is too old.
[04/18 14:23:00    59s] IO file version '0' is too old, will try to place io cell any way.
[04/18 14:23:00    59s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.000 , 0.000) (325.340 , 322.080)} to {(-514.330 , -425.960) (839.670 , 748.040)}.
[04/18 14:23:00    59s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
[04/18 14:23:00    59s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
[04/18 14:23:00    59s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
[04/18 14:23:00    59s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
[04/18 14:23:00    59s] Adjusting core size to PlacementGrid : width :325.71 height : 322.08
[04/18 14:23:00    59s] Adjusting Core to Left to: 3.1900. Core to Bottom to: 3.4700.
[04/18 14:23:00    59s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/18 14:23:00    59s] [DEV]innovus 2> ls physical
[04/18 14:23:28    64s] [DEV]innovus 3> source physical/2_power_plan.tcl
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[04/18 14:30:39   139s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[04/18 14:30:39   139s] 
[04/18 14:30:39   139s] The power planner created 8 wires.
[04/18 14:30:39   139s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 947.3M) ***
[04/18 14:30:39   139s] *** Begin SPECIAL ROUTE on Mon Apr 18 14:30:39 2022 ***
[04/18 14:30:39   139s] SPECIAL ROUTE ran on directory: /home/inf01185/arthur.ferreira/work/nextz80/synthesis
[04/18 14:30:39   139s] SPECIAL ROUTE ran on machine: pgmicro01 (Linux 3.10.0-1160.6.1.el7.x86_64 Xeon 1.20Ghz)
[04/18 14:30:39   139s] 
[04/18 14:30:39   139s] Begin option processing ...
[04/18 14:30:39   139s] srouteConnectPowerBump set to false
[04/18 14:30:39   139s] routeSelectNet set to "gnd vdd"
[04/18 14:30:39   139s] routeSpecial set to true
[04/18 14:30:39   139s] srouteBlockPin set to "useLef"
[04/18 14:30:39   139s] srouteBottomLayerLimit set to 1
[04/18 14:30:39   139s] srouteBottomTargetLayerLimit set to 1
[04/18 14:30:39   139s] srouteConnectConverterPin set to false
[04/18 14:30:39   139s] srouteCrossoverViaBottomLayer set to 1
[04/18 14:30:39   139s] srouteCrossoverViaTopLayer set to 6
[04/18 14:30:39   139s] srouteFollowCorePinEnd set to 3
[04/18 14:30:39   139s] srouteJogControl set to "preferWithChanges differentLayer"
[04/18 14:30:39   139s] sroutePadPinAllPorts set to true
[04/18 14:30:39   139s] sroutePreserveExistingRoutes set to true
[04/18 14:30:39   139s] srouteRoutePowerBarPortOnBothDir set to true
[04/18 14:30:39   139s] srouteStopBlockPin set to "nearestTarget"
[04/18 14:30:39   139s] srouteTopLayerLimit set to 6
[04/18 14:30:39   139s] srouteTopTargetLayerLimit set to 6
[04/18 14:30:39   139s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1564.00 megs.
[04/18 14:30:39   139s] 
[04/18 14:30:39   139s] Reading DB technology information...
[04/18 14:30:39   139s] Finished reading DB technology information.
[04/18 14:30:39   139s] Reading floorplan and netlist information...
[04/18 14:30:39   139s] Finished reading floorplan and netlist information.
[04/18 14:30:39   140s] Read in 12 layers, 6 routing layers, 1 overlap layer
[04/18 14:30:39   140s] Read in 831 macros, 164 used
[04/18 14:30:39   140s] Read in 202 components
[04/18 14:30:39   140s]   150 core components: 150 unplaced, 0 placed, 0 fixed
[04/18 14:30:39   140s]   52 pad components: 0 unplaced, 0 placed, 52 fixed
[04/18 14:30:39   140s] Read in 42 logical pins
[04/18 14:30:39   140s] Read in 42 nets
[04/18 14:30:39   140s] Read in 7 special nets, 2 routed
[04/18 14:30:39   140s] Read in 55 terminals
[04/18 14:30:39   140s] 2 nets selected.
[04/18 14:30:39   140s] 
[04/18 14:30:39   140s] Begin power routing ...
[04/18 14:30:39   140s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[04/18 14:30:39   140s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/18 14:30:39   140s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[04/18 14:30:39   140s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[04/18 14:30:39   140s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/18 14:30:39   140s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[04/18 14:30:39   140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/18 14:30:39   140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:30:39   140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/18 14:30:39   140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:30:39   140s] CPU time for FollowPin 0 seconds
[04/18 14:30:39   140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/18 14:30:39   140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:30:39   140s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/18 14:30:39   140s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/18 14:30:39   140s] CPU time for FollowPin 0 seconds
[04/18 14:30:39   140s]   Number of IO ports routed: 53  open: 7
[04/18 14:30:39   140s]   Number of Block ports routed: 0
[04/18 14:30:39   140s]   Number of Stripe ports routed: 0
[04/18 14:30:39   140s]   Number of Core ports routed: 259  open: 5
[04/18 14:30:39   140s]   Number of Pad ports routed: 0
[04/18 14:30:39   140s]   Number of Power Bump ports routed: 0
[04/18 14:30:39   140s]   Number of Pad Ring connections: 260
[04/18 14:30:39   140s]   Number of Followpin connections: 133
[04/18 14:30:39   140s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1581.00 megs.
[04/18 14:30:39   140s] 
[04/18 14:30:39   140s] 
[04/18 14:30:39   140s] 
[04/18 14:30:39   140s]  Begin updating DB with routing results ...
[04/18 14:30:39   140s]  Updating DB with 39 via definition ...Extracting standard cell pins and blockage ...... 
[04/18 14:30:39   140s] Pin and blockage extraction finished
[04/18 14:30:39   140s] 
[04/18 14:30:39   140s] 
[04/18 14:30:39   140s] sroute post-processing starts at Mon Apr 18 14:30:39 2022
[04/18 14:30:39   140s] The viaGen is rebuilding shadow vias for net gnd.
[04/18 14:30:39   140s] sroute post-processing ends at Mon Apr 18 14:30:39 2022
[04/18 14:30:39   140s] 
[04/18 14:30:39   140s] sroute post-processing starts at Mon Apr 18 14:30:39 2022
[04/18 14:30:39   140s] The viaGen is rebuilding shadow vias for net vdd.
[04/18 14:30:39   140s] sroute post-processing ends at Mon Apr 18 14:30:39 2022
[04/18 14:30:39   140s] sroute: Total CPU time used = 0:0:0
[04/18 14:30:39   140s] sroute: Total Real time used = 0:0:0
[04/18 14:30:39   140s] sroute: Total Memory used = 48.70 megs
[04/18 14:30:39   140s] sroute: Total Peak Memory used = 994.04 megs
[04/18 14:30:39   140s] [DEV]innovus 4> ls physical
[04/18 14:30:45   141s] [DEV]innovus 5> source physical/3_pin_clock.tcl
[04/18 14:30:54   143s] *scInfo: scPctBadScanCell = 93.75%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[04/18 14:30:54   143s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[04/18 14:30:54   143s] *** Starting place_design default flow ***
[04/18 14:30:54   143s] **INFO: Enable pre-place timing setting for timing analysis
[04/18 14:30:54   143s] Set Using Default Delay Limit as 101.
[04/18 14:30:54   143s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/18 14:30:54   143s] Set Default Net Delay as 0 ps.
[04/18 14:30:54   143s] Set Default Net Load as 0 pF. 
[04/18 14:30:54   143s] **INFO: Analyzing IO path groups for slack adjustment
[04/18 14:30:54   143s] Multithreaded Timing Analysis is initialized with 8 threads
[04/18 14:30:54   143s] 
[04/18 14:30:54   143s] Effort level <high> specified for reg2reg_tmp.3310 path_group
[04/18 14:30:54   143s] #################################################################################
[04/18 14:30:54   143s] # Design Stage: PreRoute
[04/18 14:30:54   143s] # Design Name: NextZ80
[04/18 14:30:54   143s] # Design Mode: 90nm
[04/18 14:30:54   143s] # Analysis Mode: MMMC Non-OCV 
[04/18 14:30:54   143s] # Parasitics Mode: No SPEF/RCDB
[04/18 14:30:54   143s] # Signoff Settings: SI Off 
[04/18 14:30:54   143s] #################################################################################
[04/18 14:30:54   143s] Calculate delays in Single mode...
[04/18 14:30:54   143s] Topological Sorting (CPU = 0:00:00.0, MEM = 1108.1M, InitMEM = 1108.1M)
[04/18 14:30:54   143s] siFlow : Timing analysis mode is single, using late cdB files
[04/18 14:30:56   145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 14:30:56   145s] End delay calculation. (MEM=1713.92 CPU=0:00:01.1 REAL=0:00:00.0)
[04/18 14:30:56   145s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 1713.9M) ***
[04/18 14:30:56   146s] *** Start delete_buffer_trees ***
[04/18 14:30:56   146s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:30:56   146s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:30:56   146s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:30:56   146s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:30:56   146s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:30:56   146s] Info: Detect buffers to remove automatically.
[04/18 14:30:56   146s] Analyzing netlist ...
[04/18 14:30:56   146s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[04/18 14:30:56   146s] Updating netlist
[04/18 14:30:56   146s] 
[04/18 14:30:56   146s] *summary: 255 instances (buffers/inverters) removed
[04/18 14:30:56   146s] *** Finish delete_buffer_trees (0:00:00.3) ***
[04/18 14:30:56   146s] **INFO: Disable pre-place timing setting for timing analysis
[04/18 14:30:56   146s] Set Using Default Delay Limit as 1000.
[04/18 14:30:56   146s] Set Default Net Delay as 1000 ps.
[04/18 14:30:56   146s] Set Default Net Load as 0.5 pF. 
[04/18 14:30:56   146s] Deleted 0 physical inst  (cell - / prefix -).
[04/18 14:30:56   146s] *** Starting "NanoPlace(TM) placement v#2 (mem=1705.9M)" ...
[04/18 14:30:56   146s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[04/18 14:30:56   146s] Type 'man IMPTS-403' for more detail.
[04/18 14:31:02   152s] *** Build Buffered Sizing Timing Model
[04/18 14:31:02   152s] (cpu=0:00:05.6 mem=1706.0M) ***
[04/18 14:31:03   153s] *** Build Virtual Sizing Timing Model
[04/18 14:31:03   153s] (cpu=0:00:06.7 mem=1706.1M) ***
[04/18 14:31:03   153s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/18 14:31:03   153s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[04/18 14:31:03   153s] Define the scan chains before using this option.
[04/18 14:31:03   153s] Type 'man IMPSP-9042' for more detail.
[04/18 14:31:03   153s] #std cell=3654 (0 fixed + 3654 movable) #block=0 (0 floating + 0 preplaced)
[04/18 14:31:03   153s] #ioInst=52 #net=3684 #term=12072 #term/net=3.28, #fixedIo=52, #floatIo=0, #fixedPin=0, #floatPin=42
[04/18 14:31:03   153s] stdCell: 3654 single + 0 double + 0 multi
[04/18 14:31:03   153s] Total standard cell length = 14.3306 (mm), area = 0.0699 (mm^2)
[04/18 14:31:03   153s] Core basic site is core
[04/18 14:31:03   153s] Estimated cell power/ground rail width = 0.915 um
[04/18 14:31:03   153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:31:03   153s] Apply auto density screen in pre-place stage.
[04/18 14:31:03   153s] Auto density screen increases utilization from 0.129 to 0.129
[04/18 14:31:03   153s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1706.1M
[04/18 14:31:03   153s] Average module density = 0.129.
[04/18 14:31:03   153s] Density for the design = 0.129.
[04/18 14:31:03   153s]        = stdcell_area 22747 sites (69933 um^2) / alloc_area 175959 sites (540968 um^2).
[04/18 14:31:03   153s] Pin Density = 0.06861.
[04/18 14:31:03   153s]             = total # of pins 12072 / total area 175959.
[04/18 14:31:03   153s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[04/18 14:31:03   153s] === lastAutoLevel = 8 
[04/18 14:31:04   154s] Clock gating cells determined by native netlist tracing.
[04/18 14:31:04   154s] Effort level <high> specified for reg2reg path_group
[04/18 14:31:04   154s] Effort level <high> specified for reg2cgate path_group
[04/18 14:31:06   155s] Iteration  1: Total net bbox = 6.217e-10 (3.56e-10 2.66e-10)
[04/18 14:31:06   155s]               Est.  stn bbox = 6.903e-10 (3.92e-10 2.98e-10)
[04/18 14:31:06   155s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1770.2M
[04/18 14:31:06   155s] Iteration  2: Total net bbox = 6.217e-10 (3.56e-10 2.66e-10)
[04/18 14:31:06   155s]               Est.  stn bbox = 6.903e-10 (3.92e-10 2.98e-10)
[04/18 14:31:06   155s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1770.2M
[04/18 14:31:06   155s] Iteration  3: Total net bbox = 3.224e+02 (2.10e+02 1.12e+02)
[04/18 14:31:06   155s]               Est.  stn bbox = 3.787e+02 (2.50e+02 1.29e+02)
[04/18 14:31:06   155s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1770.2M
[04/18 14:31:06   155s] Total number of setup views is 1.
[04/18 14:31:06   155s] Total number of active setup views is 1.
[04/18 14:31:06   156s] Iteration  4: Total net bbox = 9.117e+01 (5.26e+01 3.85e+01)
[04/18 14:31:06   156s]               Est.  stn bbox = 1.060e+02 (6.21e+01 4.39e+01)
[04/18 14:31:06   156s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1770.2M
[04/18 14:31:06   158s] Iteration  5: Total net bbox = 9.898e+04 (3.67e+04 6.23e+04)
[04/18 14:31:06   158s]               Est.  stn bbox = 1.183e+05 (4.39e+04 7.45e+04)
[04/18 14:31:06   158s]               cpu = 0:00:02.8 real = 0:00:00.0 mem = 1770.2M
[04/18 14:31:08   164s] Iteration  6: Total net bbox = 1.502e+05 (6.82e+04 8.21e+04)
[04/18 14:31:08   164s]               Est.  stn bbox = 1.801e+05 (8.16e+04 9.85e+04)
[04/18 14:31:08   164s]               cpu = 0:00:05.6 real = 0:00:01.0 mem = 1802.2M
[04/18 14:31:08   164s] 
[04/18 14:31:08   164s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[04/18 14:31:08   164s] enableMT= 3 (onDemand)
[04/18 14:31:08   164s] useHNameCompare= 3 (lazy mode)
[04/18 14:31:08   164s] doMTMainInit= 1
[04/18 14:31:08   164s] doMTFlushLazyWireDelete= 1
[04/18 14:31:08   164s] useFastLRoute= 0
[04/18 14:31:08   164s] useFastCRoute= 1
[04/18 14:31:08   164s] doMTNetInitAdjWires= 1
[04/18 14:31:08   164s] wireMPoolNoThreadCheck= 1
[04/18 14:31:08   164s] allMPoolNoThreadCheck= 1
[04/18 14:31:08   164s] doNotUseMPoolInCRoute= 1
[04/18 14:31:08   164s] doMTSprFixZeroViaCodes= 1
[04/18 14:31:08   164s] doMTDtrRoute1CleanupA= 1
[04/18 14:31:08   164s] doMTDtrRoute1CleanupB= 1
[04/18 14:31:08   164s] doMTWireLenCalc= 0
[04/18 14:31:08   164s] doSkipQALenRecalc= 1
[04/18 14:31:08   164s] doMTMainCleanup= 1
[04/18 14:31:08   164s] doMTMoveCellTermsToMSLayer= 1
[04/18 14:31:08   164s] doMTConvertWiresToNewViaCode= 1
[04/18 14:31:08   164s] doMTRemoveAntenna= 1
[04/18 14:31:08   164s] doMTCheckConnectivity= 1
[04/18 14:31:08   164s] enableRuntimeLog= 0
[04/18 14:31:08   164s] Congestion driven padding in post-place stage.
[04/18 14:31:08   164s] Congestion driven padding increases utilization from 0.230 to 0.229
[04/18 14:31:08   164s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.2M
[04/18 14:31:08   164s] Iteration  7: Total net bbox = 1.742e+05 (7.04e+04 1.04e+05)
[04/18 14:31:08   164s]               Est.  stn bbox = 2.055e+05 (8.39e+04 1.22e+05)
[04/18 14:31:08   164s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1802.2M
[04/18 14:31:09   166s] nrCritNet: 4.99% ( 184 / 3684 ) cutoffSlk: -194.4ps stdDelay: 36.4ps
[04/18 14:31:10   168s] nrCritNet: 1.52% ( 56 / 3684 ) cutoffSlk: -53.1ps stdDelay: 36.4ps
[04/18 14:31:10   168s] Iteration  8: Total net bbox = 1.766e+05 (7.15e+04 1.05e+05)
[04/18 14:31:10   168s]               Est.  stn bbox = 2.076e+05 (8.48e+04 1.23e+05)
[04/18 14:31:10   168s]               cpu = 0:00:03.2 real = 0:00:02.0 mem = 1802.2M
[04/18 14:31:11   172s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[04/18 14:31:11   172s] Congestion driven padding in post-place stage.
[04/18 14:31:11   172s] Congestion driven padding increases utilization from 0.229 to 0.229
[04/18 14:31:11   172s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.2M
[04/18 14:31:11   172s] Iteration  9: Total net bbox = 1.890e+05 (8.19e+04 1.07e+05)
[04/18 14:31:11   172s]               Est.  stn bbox = 2.214e+05 (9.68e+04 1.25e+05)
[04/18 14:31:11   172s]               cpu = 0:00:04.3 real = 0:00:01.0 mem = 1802.2M
[04/18 14:31:12   174s] nrCritNet: 4.91% ( 181 / 3684 ) cutoffSlk: -15.8ps stdDelay: 36.4ps
[04/18 14:31:13   175s] nrCritNet: 0.00% ( 0 / 3684 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[04/18 14:31:13   175s] Iteration 10: Total net bbox = 1.914e+05 (8.30e+04 1.08e+05)
[04/18 14:31:13   175s]               Est.  stn bbox = 2.235e+05 (9.78e+04 1.26e+05)
[04/18 14:31:13   175s]               cpu = 0:00:02.9 real = 0:00:02.0 mem = 1802.2M
[04/18 14:31:14   178s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 8.
[04/18 14:31:14   178s] Congestion driven padding in post-place stage.
[04/18 14:31:14   178s] Congestion driven padding increases utilization from 0.229 to 0.229
[04/18 14:31:14   178s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.2M
[04/18 14:31:14   178s] Iteration 11: Total net bbox = 1.966e+05 (8.80e+04 1.09e+05)
[04/18 14:31:14   178s]               Est.  stn bbox = 2.287e+05 (1.03e+05 1.26e+05)
[04/18 14:31:14   178s]               cpu = 0:00:03.0 real = 0:00:01.0 mem = 1802.2M
[04/18 14:31:15   179s] nrCritNet: 1.57% ( 58 / 3684 ) cutoffSlk: -7.9ps stdDelay: 36.4ps
[04/18 14:31:16   181s] nrCritNet: 0.00% ( 0 / 3684 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[04/18 14:31:16   181s] Iteration 12: Total net bbox = 1.996e+05 (8.91e+04 1.10e+05)
[04/18 14:31:16   181s]               Est.  stn bbox = 2.318e+05 (1.04e+05 1.27e+05)
[04/18 14:31:16   181s]               cpu = 0:00:02.8 real = 0:00:02.0 mem = 1802.2M
[04/18 14:31:17   186s] Iteration 13: Total net bbox = 1.992e+05 (8.96e+04 1.10e+05)
[04/18 14:31:17   186s]               Est.  stn bbox = 2.305e+05 (1.04e+05 1.26e+05)
[04/18 14:31:17   186s]               cpu = 0:00:04.9 real = 0:00:01.0 mem = 1802.2M
[04/18 14:31:17   186s] Iteration 14: Total net bbox = 1.992e+05 (8.96e+04 1.10e+05)
[04/18 14:31:17   186s]               Est.  stn bbox = 2.305e+05 (1.04e+05 1.26e+05)
[04/18 14:31:17   186s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1802.2M
[04/18 14:31:17   186s] *** cost = 1.992e+05 (8.96e+04 1.10e+05) (cpu for global=0:00:31.3) real=0:00:13.0***
[04/18 14:31:17   186s] Placement multithread real runtime: 0:00:13.0 with 8 threads.
[04/18 14:31:17   186s] Info: 36 clock gating cells identified, 36 (on average) moved
[04/18 14:31:18   186s] NextZ80
[04/18 14:31:18   187s] Core Placement runtime cpu: 0:00:21.3 real: 0:00:06.0
[04/18 14:31:18   187s] #spOpts: mergeVia=F 
[04/18 14:31:18   187s] Core basic site is core
[04/18 14:31:18   187s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:31:18   187s] *** Starting refinePlace (0:03:07 mem=1407.5M) ***
[04/18 14:31:18   187s] Total net length = 1.993e+05 (8.961e+04 1.096e+05) (ext = 2.284e+04)
[04/18 14:31:18   187s] # spcSbClkGt: 36
[04/18 14:31:18   187s] Starting refinePlace ...
[04/18 14:31:18   187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:31:18   187s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:31:18   187s] Density distribution unevenness ratio = 67.132%
[04/18 14:31:18   187s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 14:31:18   187s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1419.7MB) @(0:03:07 - 0:03:07).
[04/18 14:31:18   187s] Move report: preRPlace moves 3654 insts, mean move: 1.40 um, max move: 4.32 um
[04/18 14:31:18   187s] 	Max move on inst (g91996): (747.51, 355.34) --> (745.92, 358.07)
[04/18 14:31:18   187s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: AN32X1
[04/18 14:31:18   187s] wireLenOptFixPriorityInst 0 inst fixed
[04/18 14:31:18   187s] tweakage running in 8 threads.
[04/18 14:31:18   187s] Placement tweakage begins.
[04/18 14:31:18   187s] wire length = 2.314e+05
[04/18 14:31:19   188s] wire length = 2.240e+05
[04/18 14:31:19   188s] Placement tweakage ends.
[04/18 14:31:19   188s] Move report: tweak moves 1098 insts, mean move: 11.16 um, max move: 48.51 um
[04/18 14:31:19   188s] 	Max move on inst (CPU_ALU8_g8665): (663.39, 504.47) --> (614.88, 504.47)
[04/18 14:31:19   188s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1419.7MB) @(0:03:07 - 0:03:08).
[04/18 14:31:19   188s] Move report: legalization moves 3 insts, mean move: 2.31 um, max move: 3.15 um
[04/18 14:31:19   188s] 	Max move on inst (g90402): (635.67, 645.99) --> (638.82, 645.99)
[04/18 14:31:19   188s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1419.7MB) @(0:03:08 - 0:03:08).
[04/18 14:31:19   188s] Move report: Detail placement moves 3654 insts, mean move: 4.50 um, max move: 49.40 um
[04/18 14:31:19   188s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12): (671.13, 725.46) --> (709.38, 714.31)
[04/18 14:31:19   188s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1419.7MB
[04/18 14:31:19   188s] Statistics of distance of Instance movement in refine placement:
[04/18 14:31:19   188s]   maximum (X+Y) =        49.40 um
[04/18 14:31:19   188s]   inst (CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12) with max move: (671.131, 725.461) -> (709.38, 714.31)
[04/18 14:31:19   188s]   mean    (X+Y) =         4.50 um
[04/18 14:31:19   188s] Total instances flipped for WireLenOpt: 163
[04/18 14:31:19   188s] Total instances moved : 3654
[04/18 14:31:19   188s] Summary Report:
[04/18 14:31:19   188s] Instances move: 3654 (out of 3654 movable)
[04/18 14:31:19   188s] Mean displacement: 4.50 um
[04/18 14:31:19   188s] Max displacement: 49.40 um (Instance: CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12) (671.131, 725.461) -> (709.38, 714.31)
[04/18 14:31:19   188s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[04/18 14:31:19   188s] Total net length = 1.928e+05 (8.347e+04 1.093e+05) (ext = 2.279e+04)
[04/18 14:31:19   188s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: [04/18 14:31:19   188s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1419.7MB) @(0:03:07 - 0:03:08).
1419.7MB
[04/18 14:31:19   188s] *** Finished refinePlace (0:03:08 mem=1419.7M) ***
[04/18 14:31:19   188s] Total net length = 1.927e+05 (8.327e+04 1.094e+05) (ext = 2.278e+04)
[04/18 14:31:19   188s] *** End of Placement (cpu=0:00:41.9, real=0:00:23.0, mem=1419.7M) ***
[04/18 14:31:19   188s] #spOpts: mergeVia=F 
[04/18 14:31:19   188s] Core basic site is core
[04/18 14:31:19   188s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:31:19   188s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:31:19   188s] Density distribution unevenness ratio = 67.128%
[04/18 14:31:19   188s] *** Free Virtual Timing Model ...(mem=1419.7M)
[04/18 14:31:19   188s] Starting IO pin assignment...
[04/18 14:31:19   188s] The design is not routed. Using flight-line based method for pin assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_clk_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_clk_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_mreq_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_mreq_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 262.30) to (1354.00, 322.69) are blocked due to nearby instance [IOPADS_INST/PAD_do0_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 262.30) to (1354.00, 322.69) are blocked due to nearby instance [IOPADS_INST/PAD_do0_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 458.72) to (1354.00, 519.11) are blocked due to nearby instance [IOPADS_INST/PAD_do3_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 458.72) to (1354.00, 519.11) are blocked due to nearby instance [IOPADS_INST/PAD_do3_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 523.99) to (1354.00, 584.38) are blocked due to nearby instance [IOPADS_INST/PAD_do4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 523.99) to (1354.00, 584.38) are blocked due to nearby instance [IOPADS_INST/PAD_do4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 720.41) to (1354.00, 780.80) are blocked due to nearby instance [IOPADS_INST/PAD_do7_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 720.41) to (1354.00, 780.80) are blocked due to nearby instance [IOPADS_INST/PAD_do7_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_addr2_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_addr2_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [NextZ80] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_addr4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [NextZ80] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_addr4_o]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	89.79% of possible pin-positions on layer [3] on the right side of partition [NextZ80] from (1354.00, 0.61) to (1354.00, 256.81) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	89.79% of possible pin-positions on layer [5] on the right side of partition [NextZ80] from (1354.00, 0.61) to (1354.00, 256.81) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	100.00% of possible pin-positions on layer [2] on the bottom side of partition [NextZ80] from (1097.14, 0.00) to (1353.56, 0.00) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (IMPPTN-1754):	89.95% of possible pin-positions on layer [4] on the bottom side of partition [NextZ80] from (1097.14, 0.00) to (1353.56, 0.00) are blocked due to nearby instance [IOPADS_INST/PAD_corner_lr]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[04/18 14:31:19   188s] **WARN: (EMS-27):	Message (IMPPTN-1754) has exceeded the current message display limit of 20.
[04/18 14:31:19   188s] To increase the message display limit, refer to the product command reference manual.
[04/18 14:31:19   188s] Completed IO pin assignment.
[04/18 14:31:20   188s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:31:20   188s] UM:                                                                   final
[04/18 14:31:20   189s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:31:20   189s] UM:                                                                   global_place
[04/18 14:31:20   189s] congRepair running 8 threads
[04/18 14:31:20   189s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/18 14:31:20   189s] Starting congestion repair ...
[04/18 14:31:20   189s] (I)       Reading DB...
[04/18 14:31:20   189s] (I)       congestionReportName   : 
[04/18 14:31:20   189s] [NR-eagl] buildTerm2TermWires    : 1
[04/18 14:31:20   189s] [NR-eagl] doTrackAssignment      : 1
[04/18 14:31:20   189s] (I)       dumpBookshelfFiles     : 0
[04/18 14:31:20   189s] [NR-eagl] numThreads             : 1
[04/18 14:31:20   189s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 14:31:20   189s] (I)       honorPin               : false
[04/18 14:31:20   189s] (I)       honorPinGuide          : true
[04/18 14:31:20   189s] (I)       honorPartition         : false
[04/18 14:31:20   189s] (I)       allowPartitionCrossover: false
[04/18 14:31:20   189s] (I)       honorSingleEntry       : true
[04/18 14:31:20   189s] (I)       honorSingleEntryStrong : true
[04/18 14:31:20   189s] (I)       handleViaSpacingRule   : false
[04/18 14:31:20   189s] (I)       PDConstraint           : none
[04/18 14:31:20   189s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 14:31:20   189s] (I)       routingEffortLevel     : 3
[04/18 14:31:20   189s] [NR-eagl] minRouteLayer          : 2
[04/18 14:31:20   189s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 14:31:20   189s] (I)       numRowsPerGCell        : 1
[04/18 14:31:20   189s] (I)       speedUpLargeDesign     : 0
[04/18 14:31:20   189s] (I)       speedUpBlkViolationClean: 0
[04/18 14:31:20   189s] (I)       autoGCellMerging       : 1
[04/18 14:31:20   189s] (I)       multiThreadingTA       : 0
[04/18 14:31:20   189s] (I)       punchThroughDistance   : -1
[04/18 14:31:20   189s] (I)       blockedPinEscape       : 0
[04/18 14:31:20   189s] (I)       blkAwareLayerSwitching : 0
[04/18 14:31:20   189s] (I)       betterClockWireModeling: 0
[04/18 14:31:20   189s] (I)       scenicBound            : 1.15
[04/18 14:31:20   189s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 14:31:20   189s] (I)       source-to-sink ratio   : 0.00
[04/18 14:31:20   189s] (I)       targetCongestionRatio  : 1.00
[04/18 14:31:20   189s] (I)       layerCongestionRatio   : 0.70
[04/18 14:31:20   189s] (I)       m1CongestionRatio      : 0.10
[04/18 14:31:20   189s] (I)       m2m3CongestionRatio    : 0.70
[04/18 14:31:20   189s] (I)       pinAccessEffort        : 0.10
[04/18 14:31:20   189s] (I)       localRouteEffort       : 1.00
[04/18 14:31:20   189s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 14:31:20   189s] (I)       supplyScaleFactorH     : 1.00
[04/18 14:31:20   189s] (I)       supplyScaleFactorV     : 1.00
[04/18 14:31:20   189s] (I)       highlight3DOverflowFactor: 0.00
[04/18 14:31:20   189s] (I)       skipTrackCommand             : 
[04/18 14:31:20   189s] (I)       readTROption           : true
[04/18 14:31:20   189s] (I)       extraSpacingBothSide   : false
[04/18 14:31:20   189s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 14:31:20   189s] (I)       routeSelectedNetsOnly  : false
[04/18 14:31:20   189s] (I)       before initializing RouteDB syMemory usage = 1419.7 MB
[04/18 14:31:20   189s] (I)       starting read tracks
[04/18 14:31:20   189s] (I)       build grid graph
[04/18 14:31:20   189s] (I)       build grid graph start
[04/18 14:31:20   189s] (I)       build grid graph end
[04/18 14:31:20   189s] [NR-eagl] Layer1 has no routable track
[04/18 14:31:20   189s] [NR-eagl] Layer2 has single uniform track structure
[04/18 14:31:20   189s] [NR-eagl] Layer3 has single uniform track structure
[04/18 14:31:20   189s] [NR-eagl] Layer4 has single uniform track structure
[04/18 14:31:20   189s] [NR-eagl] Layer5 has single uniform track structure
[04/18 14:31:20   189s] [NR-eagl] Layer6 has single uniform track structure
[04/18 14:31:20   189s] (I)       Layer1   numNetMinLayer=3684
[04/18 14:31:20   189s] (I)       Layer2   numNetMinLayer=0
[04/18 14:31:20   189s] (I)       Layer3   numNetMinLayer=0
[04/18 14:31:20   189s] (I)       Layer4   numNetMinLayer=0
[04/18 14:31:20   189s] (I)       Layer5   numNetMinLayer=0
[04/18 14:31:20   189s] (I)       Layer6   numNetMinLayer=0
[04/18 14:31:20   189s] [NR-eagl] numViaLayers=5
[04/18 14:31:20   189s] (I)       end build via table
[04/18 14:31:20   189s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 14:31:20   189s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 14:31:20   189s] (I)       num ignored nets =0
[04/18 14:31:20   189s] (I)       readDataFromPlaceDB
[04/18 14:31:20   189s] (I)       Read net information..
[04/18 14:31:20   189s] [NR-eagl] Read numTotalNets=3684  numIgnoredNets=0
[04/18 14:31:20   189s] (I)       Read testcase time = 0.010 seconds
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] (I)       totalGlobalPin=11972, totalPins=12072
[04/18 14:31:20   189s] (I)       Model blockage into capacity
[04/18 14:31:20   189s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 14:31:20   189s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 14:31:20   189s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 14:31:20   189s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 14:31:20   189s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 14:31:20   189s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 14:31:20   189s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 14:31:20   189s] (I)       Modeling time = 0.030 seconds
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 14:31:20   189s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1419.7 MB
[04/18 14:31:20   189s] (I)       Layer1  viaCost=200.00
[04/18 14:31:20   189s] (I)       Layer2  viaCost=100.00
[04/18 14:31:20   189s] (I)       Layer3  viaCost=100.00
[04/18 14:31:20   189s] (I)       Layer4  viaCost=100.00
[04/18 14:31:20   189s] (I)       Layer5  viaCost=200.00
[04/18 14:31:20   189s] (I)       ---------------------Grid Graph Info--------------------
[04/18 14:31:20   189s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 14:31:20   189s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 14:31:20   189s] (I)       Site Width          :   630  (dbu)
[04/18 14:31:20   189s] (I)       Row Height          :  4880  (dbu)
[04/18 14:31:20   189s] (I)       GCell Width         :  4880  (dbu)
[04/18 14:31:20   189s] (I)       GCell Height        :  4880  (dbu)
[04/18 14:31:20   189s] (I)       grid                :   278   241     6
[04/18 14:31:20   189s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 14:31:20   189s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 14:31:20   189s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 14:31:20   189s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 14:31:20   189s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 14:31:20   189s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 14:31:20   189s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 14:31:20   189s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 14:31:20   189s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 14:31:20   189s] (I)       --------------------------------------------------------
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] (I)       After initializing earlyGlobalRoute syMemory usage = 1419.7 MB
[04/18 14:31:20   189s] (I)       Loading and dumping file time : 0.11 seconds
[04/18 14:31:20   189s] (I)       ============= Initialization =============
[04/18 14:31:20   189s] [NR-eagl] EstWL : 45438
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 14:31:20   189s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8311
[04/18 14:31:20   189s] (I)       ============  Phase 1a Route ============
[04/18 14:31:20   189s] (I)       Phase 1a runs 0.01 seconds
[04/18 14:31:20   189s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=10
[04/18 14:31:20   189s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:31:20   189s] [NR-eagl] 
[04/18 14:31:20   189s] (I)       ============  Phase 1b Route ============
[04/18 14:31:20   189s] (I)       Phase 1b runs 0.00 seconds
[04/18 14:31:20   189s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:31:20   189s] [NR-eagl] 
[04/18 14:31:20   189s] (I)       ============  Phase 1c Route ============
[04/18 14:31:20   189s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] (I)       Level2 Grid: 56 x 49
[04/18 14:31:20   189s] (I)       Phase 1c runs 0.02 seconds
[04/18 14:31:20   189s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:31:20   189s] [NR-eagl] 
[04/18 14:31:20   189s] (I)       ============  Phase 1d Route ============
[04/18 14:31:20   189s] (I)       Phase 1d runs 0.00 seconds
[04/18 14:31:20   189s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:31:20   189s] [NR-eagl] 
[04/18 14:31:20   189s] (I)       ============  Phase 1e Route ============
[04/18 14:31:20   189s] (I)       Phase 1e runs 0.00 seconds
[04/18 14:31:20   189s] [NR-eagl] Usage: 45441 = (21433 H, 24008 V) = (5.64% H, 6.32% V) = (1.046e+05um H, 1.172e+05um V)
[04/18 14:31:20   189s] [NR-eagl] 
[04/18 14:31:20   189s] (I)       [04/18 14:31:20   189s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:31:20   189s] 
============  Phase 1l Route ============
[04/18 14:31:20   189s] (I)       dpBasedLA: time=0.02  totalOF=239065  totalVia=24873  totalWL=45441  total(Via+WL)=70314 
[04/18 14:31:20   189s] (I)       Total Global Routing Runtime: 0.09 seconds
[04/18 14:31:20   189s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 14:31:20   189s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] ** np local hotspot detection info verbose **
[04/18 14:31:20   189s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:20   189s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:20   189s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:20   189s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] describeCongestion: hCong = 0.00 vCong = 0.00
[04/18 14:31:20   189s] Skipped repairing congestion.
[04/18 14:31:20   189s] (I)       ============= track Assignment ============
[04/18 14:31:20   189s] (I)       extract Global 3D Wires
[04/18 14:31:20   189s] (I)       Extract Global WL : time=0.00
[04/18 14:31:20   189s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[04/18 14:31:20   189s] (I)       track assignment initialization runtime=15047 millisecond
[04/18 14:31:20   189s] (I)       #threads=1 for track assignment
[04/18 14:31:20   189s] (I)       track assignment kernel runtime=77101 millisecond
[04/18 14:31:20   189s] (I)       End Greedy Track Assignment
[04/18 14:31:20   189s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 12030
[04/18 14:31:20   189s] [NR-eagl] Layer2(MET2)(V) length: 7.586425e+04um, number of vias: 16437
[04/18 14:31:20   189s] [NR-eagl] Layer3(MET3)(H) length: 8.362250e+04um, number of vias: 1987
[04/18 14:31:20   189s] [NR-eagl] Layer4(MET4)(V) length: 4.222166e+04um, number of vias: 717
[04/18 14:31:20   189s] [NR-eagl] Layer5(MET5)(H) length: 2.258090e+04um, number of vias: 56
[04/18 14:31:20   189s] [NR-eagl] Layer6(METTP)(V) length: 2.054230e+03um, number of vias: 0
[04/18 14:31:20   189s] [NR-eagl] Total length: 2.263435e+05um, number of vias: 31227
[04/18 14:31:20   189s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[04/18 14:31:20   189s] *** Finishing place_design default flow ***
[04/18 14:31:20   189s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[04/18 14:31:20   189s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[04/18 14:31:20   189s] ***** Total cpu  0:0:46
[04/18 14:31:20   189s] ***** Total real time  0:0:26
[04/18 14:31:20   189s] **place_design ... cpu = 0: 0:46, real = 0: 0:26, mem = 1368.0M **
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s] *** Summary of all messages that are not suppressed in this session:
[04/18 14:31:20   189s] Severity  ID               Count  Summary                                  
[04/18 14:31:20   189s] WARNING   IMPPTN-1754         36  %.2f%% of possible pin-positions on laye...
[04/18 14:31:20   189s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[04/18 14:31:20   189s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[04/18 14:31:20   189s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[04/18 14:31:20   189s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[04/18 14:31:20   189s] *** Message Summary: 39 warning(s), 2 error(s)
[04/18 14:31:20   189s] 
[04/18 14:31:20   189s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:31:20   189s] UM:                                                                   final
[04/18 14:31:20   189s] WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
[04/18 14:31:20   189s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:31:20   189s] UM:        130.79            500                                      place_design
[04/18 14:31:20   189s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/18 14:31:20   189s] #spOpts: mergeVia=F 
[04/18 14:31:20   189s] Core basic site is core
[04/18 14:31:21   189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/18 14:31:21   190s] #spOpts: mergeVia=F 
[04/18 14:31:21   190s] Info: 8 threads available for lower-level modules during optimization.
[04/18 14:31:21   190s] GigaOpt running with 8 threads.
[04/18 14:31:21   190s] Updating RC grid for preRoute extraction ...
[04/18 14:31:21   190s] Initializing multi-corner capacitance tables ... 
[04/18 14:31:21   190s] Initializing multi-corner resistance tables ...
[04/18 14:31:24   193s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1374.0M, totSessionCpu=0:03:12 **
[04/18 14:31:24   193s] Added -handlePreroute to trialRouteMode
[04/18 14:31:24   193s] *** opt_design -pre_cts ***
[04/18 14:31:24   193s] DRC Margin: user margin 0.0; extra margin 0.2
[04/18 14:31:24   193s] Setup Target Slack: user slack 0; extra slack 0.1
[04/18 14:31:24   193s] Hold Target Slack: user slack 0
[04/18 14:31:24   193s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[04/18 14:31:24   193s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/18 14:31:24   193s] 'set_default_switching_activity' finished successfully.
[04/18 14:31:24   193s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/18 14:31:24   193s] Type 'man IMPOPT-3195' for more detail.
[04/18 14:31:24   193s] Multi-VT timing optimization disabled based on library information.
[04/18 14:31:25   193s] Summary for sequential cells idenfication: 
[04/18 14:31:25   193s] Identified SBFF number: 128
[04/18 14:31:25   193s] Identified MBFF number: 0
[04/18 14:31:25   193s] Not identified SBFF number: 0
[04/18 14:31:25   193s] Not identified MBFF number: 0
[04/18 14:31:25   193s] Number of sequential cells which are not FFs: 106
[04/18 14:31:25   193s] 
[04/18 14:31:25   193s] Start to check current routing status for nets...
[04/18 14:31:25   193s] Using hname+ instead name for net compare
[04/18 14:31:25   193s] Activating lazyNetListOrdering
[04/18 14:31:25   194s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 14:31:25   194s] All nets are already routed correctly.
[04/18 14:31:25   194s] End to check current routing status for nets (mem=1374.0M)
[04/18 14:31:25   194s] Extraction called for design 'NextZ80' of instances=3706 and nets=3699 using extraction engine 'preRoute' .
[04/18 14:31:25   194s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 14:31:25   194s] Type 'man IMPEXT-3530' for more detail.
[04/18 14:31:25   194s] PreRoute RC Extraction called for design NextZ80.
[04/18 14:31:25   194s] RC Extraction called in multi-corner(1) mode.
[04/18 14:31:25   194s] RCMode: PreRoute
[04/18 14:31:25   194s]       RC Corner Indexes            0   
[04/18 14:31:25   194s] Capacitance Scaling Factor   : 1.00000 
[04/18 14:31:25   194s] Resistance Scaling Factor    : 1.00000 
[04/18 14:31:25   194s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 14:31:25   194s] Clock Res. Scaling Factor    : 1.00000 
[04/18 14:31:25   194s] Shrink Factor                : 1.00000
[04/18 14:31:25   194s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 14:31:25   194s] Using capacitance table file ...
[04/18 14:31:25   194s] Updating RC grid for preRoute extraction ...
[04/18 14:31:25   194s] Initializing multi-corner capacitance tables ... 
[04/18 14:31:25   194s] Initializing multi-corner resistance tables ...
[04/18 14:31:25   194s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1368.027M)
[04/18 14:31:25   194s] #################################################################################
[04/18 14:31:25   194s] # Design Stage: PreRoute
[04/18 14:31:25   194s] # Design Name: NextZ80
[04/18 14:31:25   194s] # Design Mode: 90nm
[04/18 14:31:25   194s] # Analysis Mode: MMMC Non-OCV 
[04/18 14:31:25   194s] # Parasitics Mode: No SPEF/RCDB
[04/18 14:31:25   194s] # Signoff Settings: SI Off 
[04/18 14:31:25   194s] #################################################################################
[04/18 14:31:25   194s] Calculate delays in Single mode...
[04/18 14:31:25   194s] Topological Sorting (CPU = 0:00:00.0, MEM = 1505.5M, InitMEM = 1505.5M)
[04/18 14:31:25   196s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 14:31:25   196s] End delay calculation. (MEM=1963.41 CPU=0:00:01.3 REAL=0:00:00.0)
[04/18 14:31:25   196s] *** CDM Built up (cpu=0:00:01.8  real=0:00:00.0  mem= 1963.4M) ***
[04/18 14:31:26   196s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:01.0 totSessionCpu=0:03:16 mem=1963.4M)
[04/18 14:31:26   196s] 
[04/18 14:31:26   196s] ------------------------------------------------------------
[04/18 14:31:26   196s]              Initial Summary                             
[04/18 14:31:26   196s] ------------------------------------------------------------
[04/18 14:31:26   196s] 
[04/18 14:31:26   196s] Setup views included:
[04/18 14:31:26   196s]  default_emulate_view 
[04/18 14:31:26   196s] 
[04/18 14:31:26   196s] +--------------------+---------+
[04/18 14:31:26   196s] |     Setup mode     |   all   |
[04/18 14:31:26   196s] +--------------------+---------+
[04/18 14:31:26   196s] |           WNS (ns):| -1.831  |
[04/18 14:31:26   196s] |           TNS (ns):| -76.738 |
[04/18 14:31:26   196s] |    Violating Paths:|   239   |
[04/18 14:31:26   196s] |          All Paths:|   403   |
[04/18 14:31:26   196s] +--------------------+---------+
[04/18 14:31:26   196s] 
[04/18 14:31:26   196s] +----------------+-------------------------------+------------------+
[04/18 14:31:26   196s] |                |              Real             |       Total      |
[04/18 14:31:26   196s] |    DRVs        +------------------+------------+------------------|
[04/18 14:31:26   196s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 14:31:26   196s] +----------------+------------------+------------+------------------+
[04/18 14:31:26   196s] |   max_cap      |     12 (12)      |   -0.072   |     12 (12)      |
[04/18 14:31:26   196s] |   max_tran     |     12 (16)      |   -0.454   |     12 (16)      |
[04/18 14:31:26   196s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:31:26   196s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:31:26   196s] +----------------+------------------+------------+------------------+
[04/18 14:31:26   196s] 
[04/18 14:31:26   196s] Density: 12.927%
[04/18 14:31:26   196s] ------------------------------------------------------------
[04/18 14:31:26   196s] **opt_design ... cpu = 0:00:03, real = 0:00:02, mem = 1526.6M, totSessionCpu=0:03:16 **
[04/18 14:31:26   196s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/18 14:31:26   196s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:31:26   196s] #spOpts: mergeVia=F 
[04/18 14:31:26   196s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:31:26   196s] #spOpts: mergeVia=F 
[04/18 14:31:26   197s] *** Starting optimizing excluded clock nets MEM= 1526.6M) ***
[04/18 14:31:26   197s] *info: No excluded clock nets to be optimized.
[04/18 14:31:26   197s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1526.6M) ***
[04/18 14:31:26   197s] Summary for sequential cells idenfication: 
[04/18 14:31:26   197s] Identified SBFF number: 128
[04/18 14:31:26   197s] Identified MBFF number: 0
[04/18 14:31:26   197s] Not identified SBFF number: 0
[04/18 14:31:26   197s] Not identified MBFF number: 0
[04/18 14:31:26   197s] Number of sequential cells which are not FFs: 106
[04/18 14:31:26   197s] 
[04/18 14:31:26   197s] The useful skew maximum allowed delay is: 0.3
[04/18 14:31:26   197s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:26   197s] optDesignOneStep: Leakage Power Flow
[04/18 14:31:26   197s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:26   197s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:31:26   197s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:31:26   197s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:31:26   197s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:31:26   197s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:31:26   197s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:31:29   200s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:31:29   200s] *info: There are 10 candidate Buffer cells
[04/18 14:31:29   200s] *info: There are 10 candidate Inverter cells
[04/18 14:31:33   204s] 
[04/18 14:31:33   204s] Netlist preparation processing... 
[04/18 14:31:33   204s] Removed 4 instances
[04/18 14:31:33   204s] *info: Marking 0 isolation instances dont touch
[04/18 14:31:33   204s] *info: Marking 0 level shifter instances dont touch
[04/18 14:31:33   204s] **opt_design ... cpu = 0:00:11, real = 0:00:09, mem = 1614.7M, totSessionCpu=0:03:23 **
[04/18 14:31:33   204s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:33   204s] optDesignOneStep: Leakage Power Flow
[04/18 14:31:33   204s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:33   204s] Begin: GigaOpt high fanout net optimization
[04/18 14:31:33   204s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:31:33   204s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:31:33   204s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:31:33   204s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:31:33   204s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:31:33   204s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:31:33   204s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:31:33   204s] #spOpts: mergeVia=F 
[04/18 14:31:37   208s] DEBUG: @coeDRVCandCache::init.
[04/18 14:31:37   208s] +----------+---------+--------+--------+------------+--------+
[04/18 14:31:37   208s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/18 14:31:37   208s] +----------+---------+--------+--------+------------+--------+
[04/18 14:31:37   208s] |    12.92%|        -|  -1.831| -76.738|   0:00:00.0| 2330.5M|
[04/18 14:31:37   208s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:31:37   208s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:31:37   208s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:31:37   208s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:31:37   208s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:31:37   208s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:31:37   208s] |    12.92%|        -|  -1.831| -76.738|   0:00:00.0| 2346.5M|
[04/18 14:31:37   208s] +----------+---------+--------+--------+------------+--------+
[04/18 14:31:37   208s] 
[04/18 14:31:37   208s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2346.5M) ***
[04/18 14:31:37   208s] DEBUG: @coeDRVCandCache::cleanup.
[04/18 14:31:37   208s] End: GigaOpt high fanout net optimization
[04/18 14:31:37   208s] Begin: GigaOpt DRV Optimization
[04/18 14:31:37   208s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[04/18 14:31:37   208s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[04/18 14:31:37   208s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:31:37   208s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:31:37   208s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:31:37   208s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:31:37   208s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:31:37   208s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:31:37   208s] PhyDesignGrid: maxLocalDensity 3.00
[04/18 14:31:37   208s] #spOpts: mergeVia=F 
[04/18 14:31:39   209s] DEBUG: @coeDRVCandCache::init.
[04/18 14:31:39   209s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:31:39   209s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/18 14:31:39   209s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:31:39   209s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/18 14:31:39   209s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:31:39   209s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:31:39   209s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:31:39   209s] Info: violation cost 12.763241 (cap = 5.507992, tran = 7.255250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:31:39   209s] |    13   |    18   |    13   |     13  |     0   |     0   |     0   |     0   | -1.83 |          0|          0|          0|  12.92  |            |           |
[04/18 14:31:39   209s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:31:39   210s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:31:39   210s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:31:39   210s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.03 |          3|          0|         12|  12.95  |   0:00:00.0|    2354.8M|
[04/18 14:31:39   210s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:31:39   210s] 
[04/18 14:31:39   210s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2354.8M) ***
[04/18 14:31:39   210s] 
[04/18 14:31:39   210s] DEBUG: @coeDRVCandCache::cleanup.
[04/18 14:31:39   210s] End: GigaOpt DRV Optimization
[04/18 14:31:39   210s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/18 14:31:39   210s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/18 14:31:39   210s] **opt_design ... cpu = 0:00:17, real = 0:00:15, mem = 1636.4M, totSessionCpu=0:03:29 **
[04/18 14:31:39   210s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:39   210s] optDesignOneStep: Leakage Power Flow
[04/18 14:31:39   210s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:39   210s] Begin: GigaOpt Global Optimization
[04/18 14:31:39   210s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:31:39   210s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:31:39   210s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:31:39   210s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:31:39   210s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:31:39   210s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:31:39   210s] PhyDesignGrid: maxLocalDensity 1.20
[04/18 14:31:39   210s] #spOpts: mergeVia=F 
[04/18 14:31:45   215s] *info: 37 clock nets excluded
[04/18 14:31:45   215s] *info: 7 special nets excluded.
[04/18 14:31:45   215s] *info: 19 no-driver nets excluded.
[04/18 14:31:47   218s] ** GigaOpt Global Opt WNS Slack -1.030  TNS Slack -73.495 
[04/18 14:31:47   218s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:31:47   218s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[04/18 14:31:47   218s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:31:47   218s] |  -1.030| -73.495|    12.95%|   0:00:00.0| 2410.2M|default_emulate_view|  default| CPU_REGS_pc_reg[15]/D                         |
[04/18 14:31:48   222s] |  -0.920| -55.686|    13.06%|   0:00:01.0| 2446.7M|default_emulate_view|  default| CPU_REGS_pc_reg[15]/D                         |
[04/18 14:31:49   224s] |  -0.132|  -3.289|    13.15%|   0:00:01.0| 2447.7M|default_emulate_view|  default| CPU_REGS_regs_hi_data_reg[11][7]/D            |
[04/18 14:31:49   225s] |  -0.003|  -0.004|    13.18%|   0:00:00.0| 2447.7M|default_emulate_view|  default| CPU_REGS_flg_reg[2]/D                         |
[04/18 14:31:49   225s] |   0.000|   0.000|    13.18%|   0:00:00.0| 2447.7M|                  NA|       NA| NA                                            |
[04/18 14:31:49   225s] +--------+--------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:31:49   225s] 
[04/18 14:31:49   225s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:07.3 real=0:00:02.0 mem=2447.7M) ***
[04/18 14:31:49   225s] 
[04/18 14:31:49   225s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.3 real=0:00:02.0 mem=2447.7M) ***
[04/18 14:31:49   225s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/18 14:31:49   225s] End: GigaOpt Global Optimization
[04/18 14:31:49   225s] **opt_design ... cpu = 0:00:33, real = 0:00:25, mem = 1690.5M, totSessionCpu=0:03:45 **
[04/18 14:31:49   225s] 
[04/18 14:31:49   225s] Active setup views:
[04/18 14:31:49   225s]  default_emulate_view
[04/18 14:31:49   225s]   Dominating endpoints: 0
[04/18 14:31:49   225s]   Dominating TNS: -0.000
[04/18 14:31:49   225s] 
[04/18 14:31:49   225s] *** Timing NOT met, worst failing slack is 0.000
[04/18 14:31:49   225s] *** Check timing (0:00:00.1)
[04/18 14:31:49   225s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:49   225s] optDesignOneStep: Leakage Power Flow
[04/18 14:31:49   225s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:49   225s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:31:49   225s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:31:49   225s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:31:49   225s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:31:49   225s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:31:49   225s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:31:49   226s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:31:49   226s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:31:49   226s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:31:49   226s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:31:50   226s] **opt_design ... cpu = 0:00:33, real = 0:00:26, mem = 1716.5M, totSessionCpu=0:03:45 **
[04/18 14:31:50   226s] **INFO: Flow update: Design is easy to close.
[04/18 14:31:50   226s] setup target slack: 0.1
[04/18 14:31:50   226s] extra slack: 0.1
[04/18 14:31:50   226s] std delay: 0.0364
[04/18 14:31:50   226s] real setup target slack: 0.0364
[04/18 14:31:50   226s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:31:50   226s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:31:50   226s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:31:50   226s] [NR-eagl] Started earlyGlobalRoute kernel
[04/18 14:31:50   226s] [NR-eagl] Initial Peak syMemory usage = 1716.5 MB
[04/18 14:31:50   226s] (I)       Reading DB...
[04/18 14:31:50   226s] (I)       congestionReportName   : 
[04/18 14:31:50   226s] [NR-eagl] buildTerm2TermWires    : 0
[04/18 14:31:50   226s] [NR-eagl] doTrackAssignment      : 1
[04/18 14:31:50   226s] (I)       dumpBookshelfFiles     : 0
[04/18 14:31:50   226s] [NR-eagl] numThreads             : 1
[04/18 14:31:50   226s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 14:31:50   226s] (I)       honorPin               : false
[04/18 14:31:50   226s] (I)       honorPinGuide          : true
[04/18 14:31:50   226s] (I)       honorPartition         : false
[04/18 14:31:50   226s] (I)       allowPartitionCrossover: false
[04/18 14:31:50   226s] (I)       honorSingleEntry       : true
[04/18 14:31:50   226s] (I)       honorSingleEntryStrong : true
[04/18 14:31:50   226s] (I)       handleViaSpacingRule   : false
[04/18 14:31:50   226s] (I)       PDConstraint           : none
[04/18 14:31:50   226s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 14:31:50   226s] (I)       routingEffortLevel     : 3
[04/18 14:31:50   226s] [NR-eagl] minRouteLayer          : 2
[04/18 14:31:50   226s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 14:31:50   226s] (I)       numRowsPerGCell        : 1
[04/18 14:31:50   226s] (I)       speedUpLargeDesign     : 0
[04/18 14:31:50   226s] (I)       speedUpBlkViolationClean: 0
[04/18 14:31:50   226s] (I)       autoGCellMerging       : 1
[04/18 14:31:50   226s] (I)       multiThreadingTA       : 0
[04/18 14:31:50   226s] (I)       punchThroughDistance   : -1
[04/18 14:31:50   226s] (I)       blockedPinEscape       : 0
[04/18 14:31:50   226s] (I)       blkAwareLayerSwitching : 0
[04/18 14:31:50   226s] (I)       betterClockWireModeling: 0
[04/18 14:31:50   226s] (I)       scenicBound            : 1.15
[04/18 14:31:50   226s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 14:31:50   226s] (I)       source-to-sink ratio   : 0.00
[04/18 14:31:50   226s] (I)       targetCongestionRatio  : 1.00
[04/18 14:31:50   226s] (I)       layerCongestionRatio   : 0.70
[04/18 14:31:50   226s] (I)       m1CongestionRatio      : 0.10
[04/18 14:31:50   226s] (I)       m2m3CongestionRatio    : 0.70
[04/18 14:31:50   226s] (I)       pinAccessEffort        : 0.10
[04/18 14:31:50   226s] (I)       localRouteEffort       : 1.00
[04/18 14:31:50   226s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 14:31:50   226s] (I)       supplyScaleFactorH     : 1.00
[04/18 14:31:50   226s] (I)       supplyScaleFactorV     : 1.00
[04/18 14:31:50   226s] (I)       highlight3DOverflowFactor: 0.00
[04/18 14:31:50   226s] (I)       skipTrackCommand             : 
[04/18 14:31:50   226s] (I)       readTROption           : true
[04/18 14:31:50   226s] (I)       extraSpacingBothSide   : false
[04/18 14:31:50   226s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 14:31:50   226s] (I)       routeSelectedNetsOnly  : false
[04/18 14:31:50   226s] (I)       before initializing RouteDB syMemory usage = 1716.5 MB
[04/18 14:31:50   226s] (I)       starting read tracks
[04/18 14:31:50   226s] (I)       build grid graph
[04/18 14:31:50   226s] (I)       build grid graph start
[04/18 14:31:50   226s] (I)       build grid graph end
[04/18 14:31:50   226s] [NR-eagl] Layer1 has no routable track
[04/18 14:31:50   226s] [NR-eagl] Layer2 has single uniform track structure
[04/18 14:31:50   226s] [NR-eagl] Layer3 has single uniform track structure
[04/18 14:31:50   226s] [NR-eagl] Layer4 has single uniform track structure
[04/18 14:31:50   226s] [NR-eagl] Layer5 has single uniform track structure
[04/18 14:31:50   226s] [NR-eagl] Layer6 has single uniform track structure
[04/18 14:31:50   226s] (I)       Layer1   numNetMinLayer=3756
[04/18 14:31:50   226s] (I)       Layer2   numNetMinLayer=0
[04/18 14:31:50   226s] (I)       Layer3   numNetMinLayer=0
[04/18 14:31:50   226s] (I)       Layer4   numNetMinLayer=0
[04/18 14:31:50   226s] (I)       Layer5   numNetMinLayer=0
[04/18 14:31:50   226s] (I)       Layer6   numNetMinLayer=0
[04/18 14:31:50   226s] [NR-eagl] numViaLayers=5
[04/18 14:31:50   226s] (I)       end build via table
[04/18 14:31:50   226s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 14:31:50   226s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 14:31:50   226s] (I)       num ignored nets =0
[04/18 14:31:50   226s] (I)       readDataFromPlaceDB
[04/18 14:31:50   226s] (I)       Read net information..
[04/18 14:31:50   226s] [NR-eagl] Read numTotalNets=3756  numIgnoredNets=0
[04/18 14:31:50   226s] (I)       Read testcase time = 0.010 seconds
[04/18 14:31:50   226s] 
[04/18 14:31:50   226s] (I)       totalGlobalPin=12047, totalPins=12216
[04/18 14:31:50   226s] (I)       Model blockage into capacity
[04/18 14:31:50   226s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 14:31:50   226s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 14:31:50   226s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 14:31:50   226s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 14:31:50   226s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 14:31:50   226s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 14:31:50   226s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 14:31:50   226s] (I)       Modeling time = 0.050 seconds
[04/18 14:31:50   226s] 
[04/18 14:31:50   226s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 14:31:50   226s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1716.5 MB
[04/18 14:31:50   226s] (I)       Layer1  viaCost=200.00
[04/18 14:31:50   226s] (I)       Layer2  viaCost=100.00
[04/18 14:31:50   226s] (I)       Layer3  viaCost=100.00
[04/18 14:31:50   226s] (I)       Layer4  viaCost=100.00
[04/18 14:31:50   226s] (I)       Layer5  viaCost=200.00
[04/18 14:31:50   226s] (I)       ---------------------Grid Graph Info--------------------
[04/18 14:31:50   226s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 14:31:50   226s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 14:31:50   226s] (I)       Site Width          :   630  (dbu)
[04/18 14:31:50   226s] (I)       Row Height          :  4880  (dbu)
[04/18 14:31:50   226s] (I)       GCell Width         :  4880  (dbu)
[04/18 14:31:50   226s] (I)       GCell Height        :  4880  (dbu)
[04/18 14:31:50   226s] (I)       grid                :   278   241     6
[04/18 14:31:50   226s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 14:31:50   226s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 14:31:50   226s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 14:31:50   226s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 14:31:50   226s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 14:31:50   226s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 14:31:50   226s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 14:31:50   226s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 14:31:50   226s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 14:31:50   226s] (I)       --------------------------------------------------------
[04/18 14:31:50   226s] 
[04/18 14:31:50   226s] (I)       After initializing earlyGlobalRoute syMemory usage = 1719.2 MB
[04/18 14:31:50   226s] (I)       Loading and dumping file time : 0.12 seconds
[04/18 14:31:50   226s] (I)       ============= Initialization =============
[04/18 14:31:50   226s] [NR-eagl] EstWL : 45424
[04/18 14:31:50   226s] 
[04/18 14:31:50   226s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 14:31:50   226s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8333
[04/18 14:31:50   226s] (I)       ============  Phase 1a Route ============
[04/18 14:31:50   226s] (I)       Phase 1a runs 0.01 seconds
[04/18 14:31:50   226s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=11
[04/18 14:31:50   226s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:31:50   226s] [NR-eagl] 
[04/18 14:31:50   226s] (I)       ============  Phase 1b Route ============
[04/18 14:31:50   226s] (I)       Phase 1b runs 0.01 seconds
[04/18 14:31:50   226s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:31:50   226s] [NR-eagl] 
[04/18 14:31:50   226s] (I)       ============  Phase 1c Route ============
[04/18 14:31:50   226s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:31:50   226s] 
[04/18 14:31:50   226s] (I)       Level2 Grid: 56 x 49
[04/18 14:31:50   227s] (I)       Phase 1c runs 0.01 seconds
[04/18 14:31:50   227s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:31:50   227s] [NR-eagl] 
[04/18 14:31:50   227s] (I)       ============  Phase 1d Route ============
[04/18 14:31:50   227s] (I)       Phase 1d runs 0.01 seconds
[04/18 14:31:50   227s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:31:50   227s] [NR-eagl] 
[04/18 14:31:50   227s] (I)       ============  Phase 1e Route ============
[04/18 14:31:50   227s] (I)       Phase 1e runs 0.00 seconds
[04/18 14:31:50   227s] [NR-eagl] Usage: 45426 = (21413 H, 24013 V) = (5.64% H, 6.32% V) = (1.045e+05um H, 1.172e+05um V)
[04/18 14:31:50   227s] [NR-eagl] 
[04/18 14:31:50   227s] (I)       ============  Phase 1l Route ============
[04/18 14:31:50   227s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:31:50   227s] 
[04/18 14:31:50   227s] (I)       dpBasedLA: time=0.02  totalOF=240734  totalVia=25042  totalWL=45426  total(Via+WL)=70468 
[04/18 14:31:50   227s] (I)       Total Global Routing Runtime: 0.11 seconds
[04/18 14:31:50   227s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 14:31:50   227s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 14:31:50   227s] 
[04/18 14:31:50   227s] [NR-eagl] End Peak syMemory usage = 1719.2 MB
[04/18 14:31:50   227s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.24 seconds
[04/18 14:31:50   227s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 14:31:50   227s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:50   227s] 
[04/18 14:31:50   227s] ** np local hotspot detection info verbose **
[04/18 14:31:50   227s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:50   227s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:50   227s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:50   227s] 
[04/18 14:31:51   227s] Apply auto density screen in post-place stage.
[04/18 14:31:51   227s] Auto density screen increases utilization from 0.132 to 0.132
[04/18 14:31:51   227s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1719.2M
[04/18 14:31:51   227s] *** Starting refinePlace (0:03:47 mem=1719.2M) ***
[04/18 14:31:51   227s] Total net length = 2.041e+05 (9.554e+04 1.086e+05) (ext = 2.713e+04)
[04/18 14:31:51   227s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:31:51   227s] Density distribution unevenness ratio = 67.149%
[04/18 14:31:51   227s] RPlace IncrNP: Rollback Lev = -5
[04/18 14:31:51   227s] RPlace: Density =0.609091, incremental np is triggered.
[04/18 14:31:51   227s] nrCritNet: 0.00% ( 0 / 3756 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[04/18 14:31:51   227s] incrNP running in 8 threads.
[04/18 14:31:51   227s] Congestion driven padding in post-place stage.
[04/18 14:31:51   227s] Congestion driven padding increases utilization from 0.238 to 0.236
[04/18 14:31:51   227s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1719.2M
[04/18 14:31:53   236s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:31:53   236s] RPlace postIncrNP: Density = 0.609091 -> 0.631169.
[04/18 14:31:53   236s] Density distribution unevenness ratio = 65.830%
[04/18 14:31:53   236s] RPlace postIncrNP Info: Density distribution changes:
[04/18 14:31:53   236s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:31:53   236s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:31:53   236s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:31:53   236s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:31:53   236s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:31:53   236s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:31:53   236s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[04/18 14:31:53   236s] [CPU] RefinePlace/IncrNP (cpu=0:00:08.8, real=0:00:02.0, mem=1719.2MB) @(0:03:47 - 0:03:55).
[04/18 14:31:53   236s] Move report: incrNP moves 3723 insts, mean move: 25.72 um, max move: 166.75 um
[04/18 14:31:53   236s] 	Max move on inst (FE_OFC21_HALT): (725.13, 353.19) --> (808.92, 436.15)
[04/18 14:31:53   236s] Move report: Timing Driven Placement moves 3723 insts, mean move: 25.72 um, max move: 166.75 um
[04/18 14:31:53   236s] 	Max move on inst (FE_OFC21_HALT): (725.13, 353.19) --> (808.92, 436.15)
[04/18 14:31:53   236s] 	Runtime: CPU: 0:00:08.8 REAL: 0:00:02.0 MEM: 1719.2MB
[04/18 14:31:53   236s] Starting refinePlace ...
[04/18 14:31:53   236s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:31:53   236s] Density distribution unevenness ratio = 65.830%
[04/18 14:31:53   236s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 14:31:53   236s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1719.2MB) @(0:03:55 - 0:03:56).
[04/18 14:31:53   236s] Move report: preRPlace moves 274 insts, mean move: 1.17 um, max move: 7.40 um
[04/18 14:31:53   236s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12): (698.67, 728.95) --> (701.19, 724.07)
[04/18 14:31:53   236s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: AND2X1
[04/18 14:31:53   236s] wireLenOptFixPriorityInst 0 inst fixed
[04/18 14:31:53   236s] tweakage running in 8 threads.
[04/18 14:31:53   236s] Placement tweakage begins.
[04/18 14:31:53   236s] wire length = 2.278e+05
[04/18 14:31:53   236s] wire length = 2.214e+05
[04/18 14:31:53   236s] Placement tweakage ends.
[04/18 14:31:53   236s] Move report: tweak moves 398 insts, mean move: 6.75 um, max move: 45.36 um
[04/18 14:31:53   236s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12): (714.42, 753.35) --> (759.78, 753.35)
[04/18 14:31:53   236s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.7, real=0:00:00.0, mem=1719.2MB) @(0:03:56 - 0:03:56).
[04/18 14:31:53   237s] Move report: legalization moves 7 insts, mean move: 3.37 um, max move: 5.04 um
[04/18 14:31:53   237s] 	Max move on inst (g93499): (750.33, 704.55) --> (745.29, 704.55)
[04/18 14:31:53   237s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1719.2MB) @(0:03:56 - 0:03:56).
[04/18 14:31:53   237s] Move report: Detail placement moves 583 insts, mean move: 4.97 um, max move: 45.99 um
[04/18 14:31:53   237s] 	Max move on inst (CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12): (713.79, 753.35) --> (759.78, 753.35)
[04/18 14:31:53   237s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1719.2MB
[04/18 14:31:53   237s] Statistics of distance of Instance movement in refine placement:
[04/18 14:31:53   237s]   maximum (X+Y) =       165.49 um
[04/18 14:31:53   237s]   inst (FE_OFC21_HALT) with max move: (725.13, 353.19) -> (807.66, 436.15)
[04/18 14:31:53   237s]   mean    (X+Y) =        25.75 um
[04/18 14:31:53   237s] Total instances flipped for WireLenOpt: 162
[04/18 14:31:53   237s] Total instances flipped, including legalization: 1
[04/18 14:31:53   237s] Summary Report:
[04/18 14:31:53   237s] Instances move: 3723 (out of 3726 movable)
[04/18 14:31:53   237s] Mean displacement: 25.75 um
[04/18 14:31:53   237s] Max displacement: 165.49 um [04/18 14:31:53   237s] Total instances moved : 3723
(Instance: FE_OFC21_HALT) (725.13, 353.19) -> (807.66, 436.15)
[04/18 14:31:53   237s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[04/18 14:31:53   237s] Total net length = 1.879e+05 (8.772e+04 1.002e+05) (ext = 2.499e+04)
[04/18 14:31:53   237s] Runtime: CPU: 0:00:09.7 REAL: 0:00:02.0 MEM: 1719.2MB
[04/18 14:31:53   237s] [CPU] RefinePlace/total (cpu=0:00:09.7, real=0:00:02.0, mem=1719.2MB) @(0:03:47 - 0:03:56).
[04/18 14:31:53   237s] *** Finished refinePlace (0:03:56 mem=1719.2M) ***
[04/18 14:31:53   237s] Total net length = 1.876e+05 (8.747e+04 1.001e+05) (ext = 2.497e+04)
[04/18 14:31:54   237s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:31:54   237s] Density distribution unevenness ratio = 65.808%
[04/18 14:31:54   237s] Trial Route Overflow 0(H) 0(V)
[04/18 14:31:54   237s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[04/18 14:31:54   237s] Starting congestion repair ...
[04/18 14:31:54   237s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:31:54   237s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:31:54   237s] (I)       Reading DB...
[04/18 14:31:54   237s] (I)       congestionReportName   : 
[04/18 14:31:54   237s] [NR-eagl] buildTerm2TermWires    : 1
[04/18 14:31:54   237s] [NR-eagl] doTrackAssignment      : 1
[04/18 14:31:54   237s] (I)       dumpBookshelfFiles     : 0
[04/18 14:31:54   237s] [NR-eagl] numThreads             : 1
[04/18 14:31:54   237s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 14:31:54   237s] (I)       honorPin               : false
[04/18 14:31:54   237s] (I)       honorPinGuide          : true
[04/18 14:31:54   237s] (I)       honorPartition         : false
[04/18 14:31:54   237s] (I)       allowPartitionCrossover: false
[04/18 14:31:54   237s] (I)       honorSingleEntry       : true
[04/18 14:31:54   237s] (I)       honorSingleEntryStrong : true
[04/18 14:31:54   237s] (I)       handleViaSpacingRule   : false
[04/18 14:31:54   237s] (I)       PDConstraint           : none
[04/18 14:31:54   237s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 14:31:54   237s] (I)       routingEffortLevel     : 3
[04/18 14:31:54   237s] [NR-eagl] minRouteLayer          : 2
[04/18 14:31:54   237s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 14:31:54   237s] (I)       numRowsPerGCell        : 1
[04/18 14:31:54   237s] (I)       speedUpLargeDesign     : 0
[04/18 14:31:54   237s] (I)       speedUpBlkViolationClean: 0
[04/18 14:31:54   237s] (I)       autoGCellMerging       : 1
[04/18 14:31:54   237s] (I)       multiThreadingTA       : 0
[04/18 14:31:54   237s] (I)       punchThroughDistance   : -1
[04/18 14:31:54   237s] (I)       blockedPinEscape       : 0
[04/18 14:31:54   237s] (I)       blkAwareLayerSwitching : 0
[04/18 14:31:54   237s] (I)       betterClockWireModeling: 0
[04/18 14:31:54   237s] (I)       scenicBound            : 1.15
[04/18 14:31:54   237s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 14:31:54   237s] (I)       source-to-sink ratio   : 0.00
[04/18 14:31:54   237s] (I)       targetCongestionRatio  : 1.00
[04/18 14:31:54   237s] (I)       layerCongestionRatio   : 0.70
[04/18 14:31:54   237s] (I)       m1CongestionRatio      : 0.10
[04/18 14:31:54   237s] (I)       m2m3CongestionRatio    : 0.70
[04/18 14:31:54   237s] (I)       pinAccessEffort        : 0.10
[04/18 14:31:54   237s] (I)       localRouteEffort       : 1.00
[04/18 14:31:54   237s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 14:31:54   237s] (I)       supplyScaleFactorH     : 1.00
[04/18 14:31:54   237s] (I)       supplyScaleFactorV     : 1.00
[04/18 14:31:54   237s] (I)       highlight3DOverflowFactor: 0.00
[04/18 14:31:54   237s] (I)       skipTrackCommand             : 
[04/18 14:31:54   237s] (I)       readTROption           : true
[04/18 14:31:54   237s] (I)       extraSpacingBothSide   : false
[04/18 14:31:54   237s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 14:31:54   237s] (I)       routeSelectedNetsOnly  : false
[04/18 14:31:54   237s] (I)       before initializing RouteDB syMemory usage = 1719.2 MB
[04/18 14:31:54   237s] (I)       starting read tracks
[04/18 14:31:54   237s] (I)       build grid graph
[04/18 14:31:54   237s] (I)       build grid graph start
[04/18 14:31:54   237s] (I)       build grid graph end
[04/18 14:31:54   237s] [NR-eagl] Layer1 has no routable track
[04/18 14:31:54   237s] [NR-eagl] Layer2 has single uniform track structure
[04/18 14:31:54   237s] [NR-eagl] Layer3 has single uniform track structure
[04/18 14:31:54   237s] [NR-eagl] Layer4 has single uniform track structure
[04/18 14:31:54   237s] [NR-eagl] Layer5 has single uniform track structure
[04/18 14:31:54   237s] [NR-eagl] Layer6 has single uniform track structure
[04/18 14:31:54   237s] (I)       Layer1   numNetMinLayer=3756
[04/18 14:31:54   237s] (I)       Layer2   numNetMinLayer=0
[04/18 14:31:54   237s] (I)       Layer3   numNetMinLayer=0
[04/18 14:31:54   237s] (I)       Layer4   numNetMinLayer=0
[04/18 14:31:54   237s] (I)       Layer5   numNetMinLayer=0
[04/18 14:31:54   237s] (I)       Layer6   numNetMinLayer=0
[04/18 14:31:54   237s] [NR-eagl] numViaLayers=5
[04/18 14:31:54   237s] (I)       end build via table
[04/18 14:31:54   237s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 14:31:54   237s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 14:31:54   237s] (I)       num ignored nets =0
[04/18 14:31:54   237s] (I)       readDataFromPlaceDB
[04/18 14:31:54   237s] (I)       Read net information..
[04/18 14:31:54   237s] [NR-eagl] Read numTotalNets=3756  numIgnoredNets=0
[04/18 14:31:54   237s] (I)       Read testcase time = 0.000 seconds
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] (I)       totalGlobalPin=12045, totalPins=12216
[04/18 14:31:54   237s] (I)       Model blockage into capacity
[04/18 14:31:54   237s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 14:31:54   237s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 14:31:54   237s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 14:31:54   237s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 14:31:54   237s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 14:31:54   237s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 14:31:54   237s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 14:31:54   237s] (I)       Modeling time = 0.030 seconds
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 14:31:54   237s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1719.2 MB
[04/18 14:31:54   237s] (I)       Layer1  viaCost=200.00
[04/18 14:31:54   237s] (I)       Layer2  viaCost=100.00
[04/18 14:31:54   237s] (I)       Layer3  viaCost=100.00
[04/18 14:31:54   237s] (I)       Layer4  viaCost=100.00
[04/18 14:31:54   237s] (I)       Layer5  viaCost=200.00
[04/18 14:31:54   237s] (I)       ---------------------Grid Graph Info--------------------
[04/18 14:31:54   237s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 14:31:54   237s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 14:31:54   237s] (I)       Site Width          :   630  (dbu)
[04/18 14:31:54   237s] (I)       Row Height          :  4880  (dbu)
[04/18 14:31:54   237s] (I)       GCell Width         :  4880  (dbu)
[04/18 14:31:54   237s] (I)       GCell Height        :  4880  (dbu)
[04/18 14:31:54   237s] (I)       grid                :   278   241     6
[04/18 14:31:54   237s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 14:31:54   237s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 14:31:54   237s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 14:31:54   237s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 14:31:54   237s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 14:31:54   237s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 14:31:54   237s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 14:31:54   237s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 14:31:54   237s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 14:31:54   237s] (I)       --------------------------------------------------------
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] (I)       After initializing earlyGlobalRoute syMemory usage = 1719.2 MB
[04/18 14:31:54   237s] (I)       Loading and dumping file time : 0.10 seconds
[04/18 14:31:54   237s] (I)       ============= Initialization =============
[04/18 14:31:54   237s] [NR-eagl] EstWL : 43760
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 14:31:54   237s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8340
[04/18 14:31:54   237s] (I)       ============  Phase 1a Route ============
[04/18 14:31:54   237s] (I)       Phase 1a runs 0.01 seconds
[04/18 14:31:54   237s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=12
[04/18 14:31:54   237s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:31:54   237s] [NR-eagl] 
[04/18 14:31:54   237s] (I)       ============  Phase 1b Route ============
[04/18 14:31:54   237s] (I)       Phase 1b runs 0.00 seconds
[04/18 14:31:54   237s] [NR-eagl] Usage: 43764 = (20477 H, 23287 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:31:54   237s] [NR-eagl] 
[04/18 14:31:54   237s] (I)       ============  Phase 1c Route ============
[04/18 14:31:54   237s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] (I)       Level2 Grid: 56 x 49
[04/18 14:31:54   237s] (I)       Phase 1c runs 0.01 seconds
[04/18 14:31:54   237s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:31:54   237s] [NR-eagl] 
[04/18 14:31:54   237s] (I)       ============  Phase 1d Route ============
[04/18 14:31:54   237s] (I)       Phase 1d runs 0.00 seconds
[04/18 14:31:54   237s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:31:54   237s] [NR-eagl] 
[04/18 14:31:54   237s] (I)       ============  Phase 1e Route ============
[04/18 14:31:54   237s] (I)       Phase 1e runs 0.01 seconds
[04/18 14:31:54   237s] [NR-eagl] Usage: 43763 = (20477 H, 23286 V) = (5.39% H, 6.13% V) = (9.993e+04um H, 1.136e+05um V)
[04/18 14:31:54   237s] [NR-eagl] 
[04/18 14:31:54   237s] (I)       [04/18 14:31:54   237s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:31:54   237s] 
============  Phase 1l Route ============
[04/18 14:31:54   237s] (I)       dpBasedLA: time=0.02  totalOF=207982  totalVia=24394  totalWL=43762  total(Via+WL)=68156 
[04/18 14:31:54   237s] (I)       Total Global Routing Runtime: 0.09 seconds
[04/18 14:31:54   237s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 14:31:54   237s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 14:31:54   237s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] ** np local hotspot detection info verbose **
[04/18 14:31:54   237s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:54   237s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:54   237s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 14:31:54   237s] 
[04/18 14:31:54   237s] describeCongestion: hCong = 0.00 vCong = 0.00
[04/18 14:31:54   237s] Skipped repairing congestion.
[04/18 14:31:54   237s] (I)       ============= track Assignment ============
[04/18 14:31:54   237s] (I)       extract Global 3D Wires
[04/18 14:31:54   237s] (I)       Extract Global WL : time=0.00
[04/18 14:31:54   237s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[04/18 14:31:54   237s] (I)       track assignment initialization runtime=15930 millisecond
[04/18 14:31:54   237s] (I)       #threads=1 for track assignment
[04/18 14:31:54   237s] (I)       track assignment kernel runtime=76863 millisecond
[04/18 14:31:54   237s] (I)       End Greedy Track Assignment
[04/18 14:31:54   237s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 12174
[04/18 14:31:54   237s] [NR-eagl] Layer2(MET2)(V) length: 7.552783e+04um, number of vias: 16787
[04/18 14:31:54   237s] [NR-eagl] Layer3(MET3)(H) length: 8.406875e+04um, number of vias: 1757
[04/18 14:31:54   237s] [NR-eagl] Layer4(MET4)(V) length: 3.909699e+04um, number of vias: 574
[04/18 14:31:54   237s] [NR-eagl] Layer5(MET5)(H) length: 1.758060e+04um, number of vias: 46
[04/18 14:31:54   237s] [NR-eagl] Layer6(METTP)(V) length: 1.891720e+03um, number of vias: 0
[04/18 14:31:54   237s] [NR-eagl] Total length: 2.181659e+05um, number of vias: 31338
[04/18 14:31:54   237s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[04/18 14:31:54   237s] Start to check current routing status for nets...
[04/18 14:31:54   237s] Using hname+ instead name for net compare
[04/18 14:31:54   237s] Activating lazyNetListOrdering
[04/18 14:31:54   237s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 14:31:54   237s] All nets are already routed correctly.
[04/18 14:31:54   237s] End to check current routing status for nets (mem=1620.8M)
[04/18 14:31:54   237s] Extraction called for design 'NextZ80' of instances=3778 and nets=3775 using extraction engine 'preRoute' .
[04/18 14:31:54   237s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 14:31:54   237s] Type 'man IMPEXT-3530' for more detail.
[04/18 14:31:54   237s] PreRoute RC Extraction called for design NextZ80.
[04/18 14:31:54   237s] RC Extraction called in multi-corner(1) mode.
[04/18 14:31:54   237s] RCMode: PreRoute
[04/18 14:31:54   237s]       RC Corner Indexes            0   
[04/18 14:31:54   237s] Capacitance Scaling Factor   : 1.00000 
[04/18 14:31:54   237s] Resistance Scaling Factor    : 1.00000 
[04/18 14:31:54   237s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 14:31:54   237s] Clock Res. Scaling Factor    : 1.00000 
[04/18 14:31:54   237s] Shrink Factor                : 1.00000
[04/18 14:31:54   237s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 14:31:54   237s] Using capacitance table file ...
[04/18 14:31:54   237s] Updating RC grid for preRoute extraction ...
[04/18 14:31:54   237s] Initializing multi-corner capacitance tables ... 
[04/18 14:31:54   237s] Initializing multi-corner resistance tables ...
[04/18 14:31:54   237s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1620.801M)
[04/18 14:31:55   238s] Compute RC Scale Done ...
[04/18 14:31:55   238s] **INFO : Setting latch borrow mode to budget during optimization
[04/18 14:31:55   238s] #################################################################################
[04/18 14:31:55   238s] # Design Stage: PreRoute
[04/18 14:31:55   238s] # Design Name: NextZ80
[04/18 14:31:55   238s] # Design Mode: 90nm
[04/18 14:31:55   238s] # Analysis Mode: MMMC Non-OCV 
[04/18 14:31:55   238s] # Parasitics Mode: No SPEF/RCDB
[04/18 14:31:55   238s] # Signoff Settings: SI Off 
[04/18 14:31:55   238s] #################################################################################
[04/18 14:31:55   238s] Calculate delays in Single mode...
[04/18 14:31:55   238s] Topological Sorting (CPU = 0:00:00.0, MEM = 1699.4M, InitMEM = 1699.4M)
[04/18 14:31:55   240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 14:31:55   240s] End delay calculation. (MEM=2140.23 CPU=0:00:01.3 REAL=0:00:00.0)
[04/18 14:31:55   240s] *** CDM Built up (cpu=0:00:01.8  real=0:00:00.0  mem= 2140.2M) ***
[04/18 14:31:56   240s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:01.0 totSessionCpu=0:04:00 mem=2140.2M)
[04/18 14:31:56   240s] 
[04/18 14:31:56   240s] ------------------------------------------------------------
[04/18 14:31:56   240s]      Summary (cpu=0.19min real=0.08min mem=1620.8M)                             
[04/18 14:31:56   240s] ------------------------------------------------------------
[04/18 14:31:56   240s] 
[04/18 14:31:56   240s] Setup views included:
[04/18 14:31:56   240s]  default_emulate_view 
[04/18 14:31:56   240s] 
[04/18 14:31:56   240s] +--------------------+---------+
[04/18 14:31:56   240s] |     Setup mode     |   all   |
[04/18 14:31:56   240s] +--------------------+---------+
[04/18 14:31:56   240s] |           WNS (ns):| -0.227  |
[04/18 14:31:56   240s] |           TNS (ns):| -0.761  |
[04/18 14:31:56   240s] |    Violating Paths:|   18    |
[04/18 14:31:56   240s] |          All Paths:|   403   |
[04/18 14:31:56   240s] +--------------------+---------+
[04/18 14:31:56   240s] 
[04/18 14:31:56   240s] +----------------+-------------------------------+------------------+
[04/18 14:31:56   240s] |                |              Real             |       Total      |
[04/18 14:31:56   240s] |    DRVs        +------------------+------------+------------------|
[04/18 14:31:56   240s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 14:31:56   240s] +----------------+------------------+------------+------------------+
[04/18 14:31:56   240s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:31:56   240s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:31:56   240s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:31:56   240s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:31:56   240s] +----------------+------------------+------------+------------------+
[04/18 14:31:56   240s] 
[04/18 14:31:56   240s] Density: 13.180%
[04/18 14:31:56   240s] ------------------------------------------------------------
[04/18 14:31:56   240s] **opt_design ... cpu = 0:00:48, real = 0:00:32, mem = 1701.4M, totSessionCpu=0:04:00 **
[04/18 14:31:56   241s] *** Timing NOT met, worst failing slack is -0.227
[04/18 14:31:56   241s] *** Check timing (0:00:00.0)
[04/18 14:31:56   241s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:56   241s] optDesignOneStep: Leakage Power Flow
[04/18 14:31:56   241s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:31:56   241s] Begin: GigaOpt Optimization in WNS mode
[04/18 14:31:56   241s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:31:56   241s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:31:56   241s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:31:56   241s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:31:56   241s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:31:56   241s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:31:56   241s] PhyDesignGrid: maxLocalDensity 1.00
[04/18 14:32:02   247s] *info: 37 clock nets excluded
[04/18 14:32:02   247s] *info: 7 special nets excluded.
[04/18 14:32:02   247s] *info: 19 no-driver nets excluded.
[04/18 14:32:03   248s] Effort level <high> specified for reg2reg path_group
[04/18 14:32:03   248s] Effort level <high> specified for reg2cgate path_group
[04/18 14:32:03   249s] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -0.760 Density 13.18
[04/18 14:32:03   249s] Optimizer WNS Pass 0
[04/18 14:32:04   249s] Active Path Group: reg2cgate reg2reg  
[04/18 14:32:04   249s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:32:04   249s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[04/18 14:32:04   249s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:32:04   249s] |  -0.227|   -0.227|  -0.760|   -0.760|    13.18%|   0:00:00.0| 2444.0M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 14:32:05   254s] |   0.019|    0.019|   0.000|    0.000|    13.30%|   0:00:01.0| 2498.9M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 14:32:06   255s] |   0.040|    0.040|   0.000|    0.000|    13.31%|   0:00:01.0| 2498.9M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 14:32:06   255s] |   0.040|    0.040|   0.000|    0.000|    13.31%|   0:00:00.0| 2498.9M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 14:32:06   255s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:32:06   255s] 
[04/18 14:32:06   255s] *** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:02.0 mem=2498.9M) ***
[04/18 14:32:06   255s] 
[04/18 14:32:06   255s] *** Finished Optimize Step Cumulative (cpu=0:00:06.6 real=0:00:02.0 mem=2498.9M) ***
[04/18 14:32:06   255s] ** GigaOpt Optimizer WNS Slack 0.040 TNS Slack 0.000 Density 13.31
[04/18 14:32:06   256s] *** Starting refinePlace (0:04:15 mem=2522.9M) ***
[04/18 14:32:06   256s] Total net length = 1.928e+05 (8.964e+04 1.032e+05) (ext = 2.501e+04)
[04/18 14:32:06   256s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:32:06   256s] Density distribution unevenness ratio = 65.840%
[04/18 14:32:06   256s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2522.9MB) @(0:04:15 - 0:04:15).
[04/18 14:32:06   256s] Starting refinePlace ...
[04/18 14:32:06   256s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:06   256s] default core: bins with density >  0.75 =    0 % ( 0 / 252 )
[04/18 14:32:06   256s] Density distribution unevenness ratio = 65.840%
[04/18 14:32:06   256s]   Spread Effort: high, pre-route mode, useDDP on.
[04/18 14:32:06   256s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2530.9MB) @(0:04:15 - 0:04:16).
[04/18 14:32:06   256s] Move report: preRPlace moves 63 insts, mean move: 1.95 um, max move: 5.51 um
[04/18 14:32:06   256s] 	Max move on inst (FE_OCPC166_ALU80_6_): (670.32, 675.27) --> (669.69, 670.39)
[04/18 14:32:06   256s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[04/18 14:32:06   256s] wireLenOptFixPriorityInst 0 inst fixed
[04/18 14:32:06   256s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:06   256s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2530.9MB) @(0:04:16 - 0:04:16).
[04/18 14:32:06   256s] Move report: Detail placement moves 63 insts, mean move: 1.95 um, max move: 5.51 um
[04/18 14:32:06   256s] 	Max move on inst (FE_OCPC166_ALU80_6_): (670.32, 675.27) --> (669.69, 670.39)
[04/18 14:32:06   256s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2530.9MB
[04/18 14:32:06   256s] Statistics of distance of Instance movement in refine placement:
[04/18 14:32:06   256s]   maximum (X+Y) =         5.51 um
[04/18 14:32:06   256s]   inst (FE_OCPC166_ALU80_6_) with max move: (670.32, 675.27) -> (669.69, 670.39)
[04/18 14:32:06   256s]   mean    (X+Y) =         1.95 um
[04/18 14:32:06   256s] Summary Report:
[04/18 14:32:06   256s] Instances move: 63 (out of 3754 movable)
[04/18 14:32:06   256s] Mean displacement: 1.95 um
[04/18 14:32:06   256s] Max displacement: 5.51 um (Instance: FE_OCPC166_ALU80_6_) (670.32, [04/18 14:32:06   256s] Total instances moved : 63
675.27) -> (669.69, 670.39)
[04/18 14:32:06   256s] 	Length: 5 sites, height: 1 rows, site name: core, cell type: BUX2
[04/18 14:32:06   256s] Total net length = 1.928e+05 (8.964e+04 1.032e+05) (ext = 2.501e+04)
[04/18 14:32:06   256s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2530.9MB
[04/18 14:32:06   256s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2530.9MB) @(0:04:15 - 0:04:16).
[04/18 14:32:06   256s] *** Finished refinePlace (0:04:16 mem=2530.9M) ***
[04/18 14:32:06   256s] *** maximum move = 5.51 um ***
[04/18 14:32:06   256s] *** Finished re-routing un-routed nets (2530.9M) ***
[04/18 14:32:06   256s] 
[04/18 14:32:06   256s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2530.9M) ***
[04/18 14:32:06   256s] ** GigaOpt Optimizer WNS Slack 0.040 TNS Slack 0.000 Density 13.31
[04/18 14:32:06   256s] 
[04/18 14:32:06   256s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.6 real=0:00:03.0 mem=2530.9M) ***
[04/18 14:32:06   256s] 
[04/18 14:32:07   256s] End: GigaOpt Optimization in WNS mode
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] ------------------------------------------------------------
[04/18 14:32:07   257s]      Summary (cpu=0.26min real=0.18min mem=1786.5M)                             
[04/18 14:32:07   257s] ------------------------------------------------------------
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] Setup views included:
[04/18 14:32:07   257s]  default_emulate_view 
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:07   257s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 14:32:07   257s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:07   257s] |           WNS (ns):|  0.040  |  0.040  |  0.119  |  2.154  |
[04/18 14:32:07   257s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 14:32:07   257s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 14:32:07   257s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 14:32:07   257s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] +----------------+-------------------------------+------------------+
[04/18 14:32:07   257s] |                |              Real             |       Total      |
[04/18 14:32:07   257s] |    DRVs        +------------------+------------+------------------|
[04/18 14:32:07   257s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 14:32:07   257s] +----------------+------------------+------------+------------------+
[04/18 14:32:07   257s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:32:07   257s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:32:07   257s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:32:07   257s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:32:07   257s] +----------------+------------------+------------+------------------+
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] Density: 13.314%
[04/18 14:32:07   257s] Routing Overflow: 0.02% H and 0.05% V
[04/18 14:32:07   257s] ------------------------------------------------------------
[04/18 14:32:07   257s] **opt_design ... cpu = 0:01:04, real = 0:00:43, mem = 1784.5M, totSessionCpu=0:04:17 **
[04/18 14:32:07   257s] *** Timing NOT met, worst failing slack is 0.040
[04/18 14:32:07   257s] *** Check timing (0:00:00.0)
[04/18 14:32:07   257s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:32:07   257s] optDesignOneStep: Leakage Power Flow
[04/18 14:32:07   257s] **INFO: Num dontuse cells 532, Num usable cells 744
[04/18 14:32:07   257s] **INFO: Flow update: Design timing is met.
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] ------------------------------------------------------------
[04/18 14:32:07   257s]      Summary (cpu=0.00min real=0.00min mem=1782.5M)                             
[04/18 14:32:07   257s] ------------------------------------------------------------
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] Setup views included:
[04/18 14:32:07   257s]  default_emulate_view 
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:07   257s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 14:32:07   257s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:07   257s] |           WNS (ns):|  0.040  |  0.040  |  0.119  |  2.154  |
[04/18 14:32:07   257s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[04/18 14:32:07   257s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[04/18 14:32:07   257s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 14:32:07   257s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] +----------------+-------------------------------+------------------+
[04/18 14:32:07   257s] |                |              Real             |       Total      |
[04/18 14:32:07   257s] |    DRVs        +------------------+------------+------------------|
[04/18 14:32:07   257s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 14:32:07   257s] +----------------+------------------+------------+------------------+
[04/18 14:32:07   257s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:32:07   257s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:32:07   257s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:32:07   257s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:32:07   257s] +----------------+------------------+------------+------------------+
[04/18 14:32:07   257s] 
[04/18 14:32:07   257s] Density: 13.314%
[04/18 14:32:07   257s] Routing Overflow: 0.02% H and 0.05% V
[04/18 14:32:07   257s] ------------------------------------------------------------
[04/18 14:32:07   258s] **opt_design ... cpu = 0:01:05, real = 0:00:43, mem = 1782.5M, totSessionCpu=0:04:17 **
[04/18 14:32:07   258s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:32:07   258s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:32:07   258s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:32:07   258s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:32:07   258s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:32:07   258s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:32:08   258s] Begin: Area Reclaim Optimization
[04/18 14:32:10   261s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:32:10   261s] #spOpts: mergeVia=F 
[04/18 14:32:11   261s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 13.31
[04/18 14:32:11   261s] +----------+---------+--------+--------+------------+--------+
[04/18 14:32:11   261s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/18 14:32:11   261s] +----------+---------+--------+--------+------------+--------+
[04/18 14:32:11   261s] |    13.31%|        -|   0.000|   0.000|   0:00:00.0| 2512.7M|
[04/18 14:32:12   263s] |    13.23%|       29|   0.000|   0.000|   0:00:01.0| 2512.7M|
[04/18 14:32:16   278s] |    11.94%|      778|   0.000|   0.000|   0:00:04.0| 2517.9M|
[04/18 14:32:17   282s] |    11.86%|       61|   0.000|   0.000|   0:00:01.0| 2517.9M|
[04/18 14:32:18   282s] |    11.85%|        7|   0.000|   0.000|   0:00:01.0| 2517.9M|
[04/18 14:32:18   282s] |    11.85%|        0|   0.000|   0.000|   0:00:00.0| 2517.9M|
[04/18 14:32:18   282s] +----------+---------+--------+--------+------------+--------+
[04/18 14:32:18   282s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.85
[04/18 14:32:18   282s] 
[04/18 14:32:18   282s] ** Summary: Restruct = 0 Buffer Deletion = 24 Declone = 7 Resize = 840 **
[04/18 14:32:18   282s] --------------------------------------------------------------
[04/18 14:32:18   282s] |                                   | Total     | Sequential |
[04/18 14:32:18   282s] --------------------------------------------------------------
[04/18 14:32:18   282s] | Num insts resized                 |     800  |      17    |
[04/18 14:32:18   282s] | Num insts undone                  |       6  |       0    |
[04/18 14:32:18   282s] | Num insts Downsized               |     800  |      17    |
[04/18 14:32:18   282s] | Num insts Samesized               |       0  |       0    |
[04/18 14:32:18   282s] | Num insts Upsized                 |       0  |       0    |
[04/18 14:32:18   282s] | Num multiple commits+uncommits    |      40  |       -    |
[04/18 14:32:18   282s] --------------------------------------------------------------
[04/18 14:32:18   282s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:24.6) (real = 0:00:10.0) **
[04/18 14:32:18   283s] *** Starting refinePlace (0:04:42 mem=2517.9M) ***
[04/18 14:32:18   283s] Total net length = 1.936e+05 (9.046e+04 1.032e+05) (ext = 2.501e+04)
[04/18 14:32:18   283s] Starting refinePlace ...
[04/18 14:32:18   283s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:18   283s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:18   283s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2517.9MB) @(0:04:42 - 0:04:42).
[04/18 14:32:18   283s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:18   283s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2517.9MB
[04/18 14:32:18   283s] Statistics of distance of Instance movement in refine placement:
[04/18 14:32:18   283s]   maximum (X+Y) =         0.00 um
[04/18 14:32:18   283s]   mean    (X+Y) =         0.00 um
[04/18 14:32:18   283s] Total instances moved : 0
[04/18 14:32:18   283s] Summary Report:
[04/18 14:32:18   283s] Instances move: 0 (out of 3723 movable)
[04/18 14:32:18   283s] Mean displacement: 0.00 um
[04/18 14:32:18   283s] Max displacement: 0.00 um 
[04/18 14:32:18   283s] Total net length = 1.936e+05 (9.046e+04 1.032e+05) (ext = 2.501e+04)
[04/18 14:32:18   283s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: [04/18 14:32:18   283s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2517.9MB) @(0:04:42 - 0:04:42).
2517.9MB
[04/18 14:32:18   283s] *** Finished refinePlace (0:04:42 mem=2517.9M) ***
[04/18 14:32:18   283s] *** maximum move = 0.00 um ***
[04/18 14:32:18   283s] *** Finished re-routing un-routed nets (2525.9M) ***
[04/18 14:32:18   283s] 
[04/18 14:32:18   283s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2525.9M) ***
[04/18 14:32:18   283s] *** Finished Area Reclaim Optimization (cpu=0:00:25, real=0:00:10, mem=1810.11M, totSessionCpu=0:04:43).
[04/18 14:32:19   283s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:32:19   283s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[04/18 14:32:19   283s] [PSP] Started earlyGlobalRoute kernel
[04/18 14:32:19   283s] [PSP] Initial Peak syMemory usage = 1810.1 MB
[04/18 14:32:19   283s] (I)       Reading DB...
[04/18 14:32:19   283s] (I)       congestionReportName   : 
[04/18 14:32:19   283s] [NR-eagl] buildTerm2TermWires    : 1
[04/18 14:32:19   283s] [NR-eagl] doTrackAssignment      : 1
[04/18 14:32:19   283s] (I)       dumpBookshelfFiles     : 0
[04/18 14:32:19   283s] [NR-eagl] numThreads             : 1
[04/18 14:32:19   283s] [NR-eagl] honorMsvRouteConstraint: false
[04/18 14:32:19   283s] (I)       honorPin               : false
[04/18 14:32:19   283s] (I)       honorPinGuide          : true
[04/18 14:32:19   283s] (I)       honorPartition         : false
[04/18 14:32:19   283s] (I)       allowPartitionCrossover: false
[04/18 14:32:19   283s] (I)       honorSingleEntry       : true
[04/18 14:32:19   283s] (I)       honorSingleEntryStrong : true
[04/18 14:32:19   283s] (I)       handleViaSpacingRule   : false
[04/18 14:32:19   283s] (I)       PDConstraint           : none
[04/18 14:32:19   283s] [NR-eagl] honorClockSpecNDR      : 0
[04/18 14:32:19   283s] (I)       routingEffortLevel     : 3
[04/18 14:32:19   283s] [NR-eagl] minRouteLayer          : 2
[04/18 14:32:19   283s] [NR-eagl] maxRouteLayer          : 2147483647
[04/18 14:32:19   283s] (I)       numRowsPerGCell        : 1
[04/18 14:32:19   283s] (I)       speedUpLargeDesign     : 0
[04/18 14:32:19   283s] (I)       speedUpBlkViolationClean: 0
[04/18 14:32:19   283s] (I)       autoGCellMerging       : 1
[04/18 14:32:19   283s] (I)       multiThreadingTA       : 0
[04/18 14:32:19   283s] (I)       punchThroughDistance   : -1
[04/18 14:32:19   283s] (I)       blockedPinEscape       : 0
[04/18 14:32:19   283s] (I)       blkAwareLayerSwitching : 0
[04/18 14:32:19   283s] (I)       betterClockWireModeling: 0
[04/18 14:32:19   283s] (I)       scenicBound            : 1.15
[04/18 14:32:19   283s] (I)       maxScenicToAvoidBlk    : 100.00
[04/18 14:32:19   283s] (I)       source-to-sink ratio   : 0.00
[04/18 14:32:19   283s] (I)       targetCongestionRatio  : 1.00
[04/18 14:32:19   283s] (I)       layerCongestionRatio   : 0.70
[04/18 14:32:19   283s] (I)       m1CongestionRatio      : 0.10
[04/18 14:32:19   283s] (I)       m2m3CongestionRatio    : 0.70
[04/18 14:32:19   283s] (I)       pinAccessEffort        : 0.10
[04/18 14:32:19   283s] (I)       localRouteEffort       : 1.00
[04/18 14:32:19   283s] (I)       numSitesBlockedByOneVia: 8.00
[04/18 14:32:19   283s] (I)       supplyScaleFactorH     : 1.00
[04/18 14:32:19   283s] (I)       supplyScaleFactorV     : 1.00
[04/18 14:32:19   283s] (I)       highlight3DOverflowFactor: 0.00
[04/18 14:32:19   283s] (I)       skipTrackCommand             : 
[04/18 14:32:19   283s] (I)       readTROption           : true
[04/18 14:32:19   283s] (I)       extraSpacingBothSide   : false
[04/18 14:32:19   283s] [NR-eagl] numTracksPerClockWire  : 0
[04/18 14:32:19   283s] (I)       routeSelectedNetsOnly  : false
[04/18 14:32:19   283s] (I)       before initializing RouteDB syMemory usage = 1810.1 MB
[04/18 14:32:19   283s] (I)       starting read tracks
[04/18 14:32:19   283s] (I)       build grid graph
[04/18 14:32:19   283s] (I)       build grid graph start
[04/18 14:32:19   283s] (I)       [04/18 14:32:19   283s] [NR-eagl] Layer1 has no routable track
[04/18 14:32:19   283s] [NR-eagl] Layer2 has single uniform track structure
[04/18 14:32:19   283s] [NR-eagl] Layer3 has single uniform track structure
[04/18 14:32:19   283s] [NR-eagl] Layer4 has single uniform track structure
[04/18 14:32:19   283s] [NR-eagl] Layer5 has single uniform track structure
[04/18 14:32:19   283s] [NR-eagl] Layer6 has single uniform track structure
build grid graph end
[04/18 14:32:19   283s] (I)       Layer1   numNetMinLayer=3753
[04/18 14:32:19   283s] (I)       Layer2   numNetMinLayer=0
[04/18 14:32:19   283s] (I)       Layer3   numNetMinLayer=0
[04/18 14:32:19   283s] (I)       Layer4   numNetMinLayer=0
[04/18 14:32:19   283s] (I)       Layer5   numNetMinLayer=0
[04/18 14:32:19   283s] (I)       Layer6   numNetMinLayer=0
[04/18 14:32:19   283s] [NR-eagl] numViaLayers=5
[04/18 14:32:19   283s] (I)       end build via table
[04/18 14:32:19   283s] [NR-eagl] numRoutingBlks=0 numInstBlks=5600 numPGBlocks=579 numBumpBlks=0 numBoundaryFakeBlks=0
[04/18 14:32:19   283s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[04/18 14:32:19   283s] (I)       num ignored nets =0
[04/18 14:32:19   283s] (I)       readDataFromPlaceDB
[04/18 14:32:19   283s] (I)       Read net information..
[04/18 14:32:19   283s] [NR-eagl] Read numTotalNets=3753  numIgnoredNets=0
[04/18 14:32:19   283s] (I)       Read testcase time = 0.010 seconds
[04/18 14:32:19   283s] 
[04/18 14:32:19   283s] (I)       totalGlobalPin=12039, totalPins=12210
[04/18 14:32:19   283s] (I)       Model blockage into capacity
[04/18 14:32:19   283s] (I)       Read numBlocks=8641  numPreroutedWires=0  numCapScreens=0
[04/18 14:32:19   283s] (I)       blocked area on Layer1 : 0  (0.00%)
[04/18 14:32:19   283s] (I)       blocked area on Layer2 : 1191922749550  (74.98%)
[04/18 14:32:19   283s] (I)       blocked area on Layer3 : 1217704051700  (76.60%)
[04/18 14:32:19   283s] (I)       blocked area on Layer4 : 1198112482500  (75.37%)
[04/18 14:32:19   283s] (I)       blocked area on Layer5 : 1200445712100  (75.52%)
[04/18 14:32:19   283s] (I)       blocked area on Layer6 : 1231506249700  (77.47%)
[04/18 14:32:19   283s] (I)       Modeling time = 0.040 seconds
[04/18 14:32:19   283s] 
[04/18 14:32:19   283s] [NR-eagl] There are 37 clock nets ( 0 with NDR ).
[04/18 14:32:19   283s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1810.1 MB
[04/18 14:32:19   283s] (I)       Layer1  viaCost=200.00
[04/18 14:32:19   283s] (I)       Layer2  viaCost=100.00
[04/18 14:32:19   283s] (I)       Layer3  viaCost=100.00
[04/18 14:32:19   283s] (I)       Layer4  viaCost=100.00
[04/18 14:32:19   283s] (I)       Layer5  viaCost=200.00
[04/18 14:32:19   283s] (I)       ---------------------Grid Graph Info--------------------
[04/18 14:32:19   283s] (I)       routing area        :  (0, 0) - (1354000, 1174000)
[04/18 14:32:19   283s] (I)       core area           :  (260190, 260470) - (1093850, 909510)
[04/18 14:32:19   283s] (I)       Site Width          :   630  (dbu)
[04/18 14:32:19   283s] (I)       Row Height          :  4880  (dbu)
[04/18 14:32:19   283s] (I)       GCell Width         :  4880  (dbu)
[04/18 14:32:19   283s] (I)       GCell Height        :  4880  (dbu)
[04/18 14:32:19   283s] (I)       grid                :   278   241     6
[04/18 14:32:19   283s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[04/18 14:32:19   283s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[04/18 14:32:19   283s] (I)       Default wire width  :   230   280   280   280   280   440
[04/18 14:32:19   283s] (I)       Default wire space  :   230   280   280   280   280   460
[04/18 14:32:19   283s] (I)       Default pitch size  :   460   630   610   630   610  1260
[04/18 14:32:19   283s] (I)       First Track Coord   :     0   315   610   315   610   945
[04/18 14:32:19   283s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[04/18 14:32:19   283s] (I)       Total num of tracks :     0  2149  1924  2149  1924  1074
[04/18 14:32:19   283s] (I)       Num of masks        :     1     1     1     1     1     1
[04/18 14:32:19   283s] (I)       --------------------------------------------------------
[04/18 14:32:19   283s] 
[04/18 14:32:19   283s] (I)       After initializing earlyGlobalRoute syMemory usage = 1812.8 MB
[04/18 14:32:19   283s] (I)       Loading and dumping file time : 0.11 seconds
[04/18 14:32:19   283s] (I)       ============= Initialization =============
[04/18 14:32:19   283s] [NR-eagl] EstWL : 44003
[04/18 14:32:19   283s] 
[04/18 14:32:19   283s] (I)       total 2D Cap : 837307 = (379966 H, 457341 V)
[04/18 14:32:19   283s] (I)       botLay=Layer1  topLay=Layer6  numSeg=8337
[04/18 14:32:19   283s] (I)       ============  Phase 1a Route ============
[04/18 14:32:19   283s] (I)       Phase 1a runs 0.02 seconds
[04/18 14:32:19   283s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=12
[04/18 14:32:19   283s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 14:32:19   283s] [NR-eagl] 
[04/18 14:32:19   283s] (I)       ============  Phase 1b Route ============
[04/18 14:32:19   283s] (I)       Phase 1b runs 0.00 seconds
[04/18 14:32:19   283s] [NR-eagl] Usage: 44007 = (20682 H, 23325 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 14:32:19   283s] [NR-eagl] 
[04/18 14:32:19   283s] (I)       [04/18 14:32:19   283s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:32:19   283s] 
============  Phase 1c Route ============
[04/18 14:32:19   283s] (I)       Level2 Grid: 56 x 49
[04/18 14:32:19   283s] (I)       Phase 1c runs 0.01 seconds
[04/18 14:32:19   283s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 14:32:19   283s] [NR-eagl] 
[04/18 14:32:19   283s] (I)       ============  Phase 1d Route ============
[04/18 14:32:19   283s] (I)       Phase 1d runs 0.00 seconds
[04/18 14:32:19   283s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 14:32:19   283s] [NR-eagl] 
[04/18 14:32:19   283s] (I)       ============  Phase 1e Route ============
[04/18 14:32:19   283s] (I)       Phase 1e runs 0.00 seconds
[04/18 14:32:19   283s] [NR-eagl] Usage: 44006 = (20682 H, 23324 V) = (5.44% H, 6.14% V) = (1.009e+05um H, 1.138e+05um V)
[04/18 14:32:19   283s] [NR-eagl] 
[04/18 14:32:19   283s] [NR-eagl] earlyGlobalRoute overflow: 0.01% H + 0.04% V
[04/18 14:32:19   283s] 
[04/18 14:32:19   283s] (I)       ============  Phase 1l Route ============
[04/18 14:32:19   283s] (I)       dpBasedLA: time=0.01  totalOF=209508  totalVia=24564  totalWL=44005  total(Via+WL)=68569 
[04/18 14:32:19   283s] (I)       Total Global Routing Runtime: 0.09 seconds
[04/18 14:32:19   283s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.03% V
[04/18 14:32:19   283s] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.05% V
[04/18 14:32:19   283s] 
[04/18 14:32:19   283s] (I)       ============= track Assignment ============
[04/18 14:32:19   283s] (I)       extract Global 3D Wires
[04/18 14:32:19   283s] (I)       Extract Global WL : time=0.00
[04/18 14:32:19   283s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[04/18 14:32:19   283s] (I)       track assignment initialization runtime=15717 millisecond
[04/18 14:32:19   283s] (I)       #threads=1 for track assignment
[04/18 14:32:19   283s] (I)       track assignment kernel runtime=72390 millisecond
[04/18 14:32:19   283s] (I)       End Greedy Track Assignment
[04/18 14:32:19   283s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 12168
[04/18 14:32:19   283s] [NR-eagl] Layer2(MET2)(V) length: 7.570752e+04um, number of vias: 16761
[04/18 14:32:19   283s] [NR-eagl] Layer3(MET3)(H) length: 8.483795e+04um, number of vias: 1797
[04/18 14:32:19   283s] [NR-eagl] Layer4(MET4)(V) length: 3.934368e+04um, number of vias: 595
[04/18 14:32:19   283s] [NR-eagl] Layer5(MET5)(H) length: 1.774715e+04um, number of vias: 46
[04/18 14:32:19   283s] [NR-eagl] Layer6(METTP)(V) length: 1.739830e+03um, number of vias: 0
[04/18 14:32:19   283s] [NR-eagl] Total length: 2.193761e+05um, number of vias: 31367
[04/18 14:32:19   283s] [NR-eagl] End Peak syMemory usage = 1729.5 MB
[04/18 14:32:19   283s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.41 seconds
[04/18 14:32:19   283s] Extraction called for design 'NextZ80' of instances=3775 and nets=3772 using extraction engine 'preRoute' .
[04/18 14:32:19   283s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/18 14:32:19   283s] Type 'man IMPEXT-3530' for more detail.
[04/18 14:32:19   283s] PreRoute RC Extraction called for design NextZ80.
[04/18 14:32:19   283s] RC Extraction called in multi-corner(1) mode.
[04/18 14:32:19   283s] RCMode: PreRoute
[04/18 14:32:19   283s]       RC Corner Indexes            0   
[04/18 14:32:19   283s] Capacitance Scaling Factor   : 1.00000 
[04/18 14:32:19   283s] Resistance Scaling Factor    : 1.00000 
[04/18 14:32:19   283s] Clock Cap. Scaling Factor    : 1.00000 
[04/18 14:32:19   283s] Clock Res. Scaling Factor    : 1.00000 
[04/18 14:32:19   283s] Shrink Factor                : 1.00000
[04/18 14:32:19   283s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/18 14:32:19   283s] Using capacitance table file ...
[04/18 14:32:19   283s] Updating RC grid for preRoute extraction ...
[04/18 14:32:19   283s] Initializing multi-corner capacitance tables ... 
[04/18 14:32:19   283s] Initializing multi-corner resistance tables ...
[04/18 14:32:19   284s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1729.469M)
[04/18 14:32:19   284s] Compute RC Scale Done ...
[04/18 14:32:19   284s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[04/18 14:32:19   284s] 
[04/18 14:32:19   284s] ** np local hotspot detection info verbose **
[04/18 14:32:19   284s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/18 14:32:19   284s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[04/18 14:32:19   284s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[04/18 14:32:19   284s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[04/18 14:32:19   284s] 
[04/18 14:32:19   284s] Adjusting target slack by 0.1 ns for power optimization
[04/18 14:32:19   284s] #################################################################################
[04/18 14:32:19   284s] # Design Stage: PreRoute
[04/18 14:32:19   284s] # Design Name: NextZ80
[04/18 14:32:19   284s] # Design Mode: 90nm
[04/18 14:32:19   284s] # Analysis Mode: MMMC Non-OCV 
[04/18 14:32:19   284s] # Parasitics Mode: No SPEF/RCDB
[04/18 14:32:19   284s] # Signoff Settings: SI Off 
[04/18 14:32:19   284s] #################################################################################
[04/18 14:32:19   284s] Calculate delays in Single mode...
[04/18 14:32:19   284s] Topological Sorting (CPU = 0:00:00.0, MEM = 1798.3M, InitMEM = 1798.3M)
[04/18 14:32:20   286s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/18 14:32:20   286s] End delay calculation. (MEM=2250.87 CPU=0:00:01.3 REAL=0:00:00.0)
[04/18 14:32:20   286s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 2250.9M) ***
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] ------------------------------------------------------------
[04/18 14:32:20   287s]         Before Power Reclaim                             
[04/18 14:32:20   287s] ------------------------------------------------------------
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Setup views included:
[04/18 14:32:20   287s]  default_emulate_view 
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:20   287s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[04/18 14:32:20   287s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:20   287s] |           WNS (ns):| -0.023  | -0.023  |  0.079  |  2.153  |
[04/18 14:32:20   287s] |           TNS (ns):| -0.078  | -0.078  |  0.000  |  0.000  |
[04/18 14:32:20   287s] |    Violating Paths:|    4    |    4    |    0    |    0    |
[04/18 14:32:20   287s] |          All Paths:|   403   |   356   |   36    |   270   |
[04/18 14:32:20   287s] +--------------------+---------+---------+---------+---------+
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] +----------------+-------------------------------+------------------+
[04/18 14:32:20   287s] |                |              Real             |       Total      |
[04/18 14:32:20   287s] |    DRVs        +------------------+------------+------------------|
[04/18 14:32:20   287s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/18 14:32:20   287s] +----------------+------------------+------------+------------------+
[04/18 14:32:20   287s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:32:20   287s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/18 14:32:20   287s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:32:20   287s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/18 14:32:20   287s] +----------------+------------------+------------+------------------+
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Density: 11.846%
[04/18 14:32:20   287s] ------------------------------------------------------------
[04/18 14:32:20   287s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:32:20   287s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:32:20   287s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:32:20   287s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:32:20   287s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:32:20   287s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Power Net Detected:
[04/18 14:32:20   287s]     Voltage	    Name
[04/18 14:32:20   287s]     0.00V	    gnd!
[04/18 14:32:20   287s]     0.00V	    gnd
[04/18 14:32:20   287s]     0.00V	    GND
[04/18 14:32:20   287s]     0.00V	    VSS
[04/18 14:32:20   287s]     0.00V	    vdd!
[04/18 14:32:20   287s]     1.80V	    vdd
[04/18 14:32:20   287s]     0.00V	    VDD
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Begin Power Analysis
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s]     0.00V	    gnd!
[04/18 14:32:20   287s]     0.00V	    gnd
[04/18 14:32:20   287s]     0.00V	    GND
[04/18 14:32:20   287s]     0.00V	    VSS
[04/18 14:32:20   287s]     0.00V	    vdd!
[04/18 14:32:20   287s]     1.80V	    vdd
[04/18 14:32:20   287s]     0.00V	    VDD
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Begin Processing Timing Library for Power Calculation
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Begin Processing Timing Library for Power Calculation
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Begin Processing Power Net/Grid for Power Calculation
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1212.34MB/1212.34MB)
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] Begin Processing Timing Window Data for Power Calculation
[04/18 14:32:20   287s] 
[04/18 14:32:20   287s] CLK(192.308MHz) CK: assigning clock CLK to net CLK
[04/18 14:32:20   287s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1212.44MB/1212.44MB)
[04/18 14:32:20   287s] 
[04/18 14:32:21   287s] Begin Processing User Attributes
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1212.48MB/1212.48MB)
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Begin Processing Signal Activity
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Starting Levelizing
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT)
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 10%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 20%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 30%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 40%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 50%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 60%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 70%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 80%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 90%
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Finished Levelizing
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT)
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Starting Activity Propagation
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT)
[04/18 14:32:21   287s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[04/18 14:32:21   287s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 10%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 20%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 30%
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Finished Activity Propagation
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT)
[04/18 14:32:21   287s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1212.69MB/1212.69MB)
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Begin Power Computation
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s]       ----------------------------------------------------------
[04/18 14:32:21   287s]       # of cell(s) missing both power/leakage table: 0
[04/18 14:32:21   287s]       # of cell(s) missing power table: 0
[04/18 14:32:21   287s]       # of cell(s) missing leakage table: 0
[04/18 14:32:21   287s]       # of MSMV cell(s) missing power_level: 0
[04/18 14:32:21   287s]       ----------------------------------------------------------
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Starting Calculating power
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT)
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 10%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 20%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 30%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 40%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 50%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 60%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 70%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 80%
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT): 90%
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Finished Calculating power
[04/18 14:32:21   287s] 2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT)
[04/18 14:32:21   287s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.26MB/1227.26MB)
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Begin Processing User Attributes
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.26MB/1227.26MB)
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.29MB/1227.29MB)
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Begin Static Power Report Generation
[04/18 14:32:21   287s] *----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] *	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[04/18 14:32:21   287s] *	
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] * 	Date & Time:	2022-Apr-18 14:32:21 (2022-Apr-18 17:32:21 GMT)
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *	Design: NextZ80
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *	Liberty Libraries used:
[04/18 14:32:21   287s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
[04/18 14:32:21   287s] *	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *	Power Domain used:
[04/18 14:32:21   287s] *		Rail:        vdd 	Voltage:        1.8
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Power View : default_emulate_view
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       User-Defined Activity : N.A.
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Activity File: N.A.
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Hierarchical Global Activity: N.A.
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Global Activity: N.A.
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Sequential Element Activity: 0.200000
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Primary Input Activity: 0.200000
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Default icg ratio: N.A.
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       Global Comb ClockGate Ratio: N.A.
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *	Power Units = 1mW
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *	Time Units = 1e-09 secs
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] *       report_power -leakage
[04/18 14:32:21   287s] *
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Total Power
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] Total Leakage Power:         0.00015915
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Group                           Leakage       Percentage 
[04/18 14:32:21   287s]                                 Power         (%)        
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] Sequential                     4.893e-05       30.55
[04/18 14:32:21   287s] Macro                          2.005e-06       1.252
[04/18 14:32:21   287s] IO                                     0           0
[04/18 14:32:21   287s] Combinational                  0.0001072       66.93
[04/18 14:32:21   287s] Clock (Combinational)          1.022e-06       0.638
[04/18 14:32:21   287s] Clock (Sequential)                     0           0
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] Total                          0.0001592         100
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Rail                  Voltage   Leakage       Percentage 
[04/18 14:32:21   287s]                                 Power         (%)        
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] vdd                       1.8  2.005e-06        1.26
[04/18 14:32:21   287s] Default                   1.8  0.0001571       98.74
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] Clock                           Leakage       Percentage 
[04/18 14:32:21   287s]                                 Power         (%)        
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] CLK                            1.022e-06      0.6421
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] Total                          1.022e-06      0.6421
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s]  
[04/18 14:32:21   287s]  
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s] *	Power Distribution Summary: 
[04/18 14:32:21   287s] * 		Highest Average Power:                    g91576 (INX12): 	 3.391e-07
[04/18 14:32:21   287s] * 		Highest Leakage Power:                    g91576 (INX12): 	 3.391e-07
[04/18 14:32:21   287s] * 		Total Cap: 	7.37427e-11 F
[04/18 14:32:21   287s] * 		Total instances in design:  3775
[04/18 14:32:21   287s] * 		Total instances in design with no power:     0
[04/18 14:32:21   287s] *                Total instances in design with no activty:     0
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s] * 		Total Fillers and Decap:    52
[04/18 14:32:21   287s] -----------------------------------------------------------------------------------------
[04/18 14:32:21   287s]  
[04/18 14:32:21   287s] Total leakage power = 0.000159155 mW
[04/18 14:32:21   287s] Cell usage statistics:  
[04/18 14:32:21   287s] Library IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C , 52 cells ( 1.377483%) , 2.00523e-06 mW ( 1.259922% ) 
[04/18 14:32:21   287s] Library D_CELLS_MOSST_typ_1_80V_25C , 3723 cells ( 98.622517%) , 0.00015715 mW ( 98.740078% ) 
[04/18 14:32:21   287s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[04/18 14:32:21   287s] mem(process/total)=1227.45MB/1227.45MB)
[04/18 14:32:21   287s] 
[04/18 14:32:21   287s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/18 14:32:21   287s] UM:                                         -0.078            -0.023  report_power
[04/18 14:32:21   287s] Begin: Leakage Power Optimization
[04/18 14:32:21   288s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:32:21   288s] #spOpts: mergeVia=F 
[04/18 14:32:22   288s] Reclaim Optimization WNS Slack -0.023  TNS Slack -0.078 Density 11.85
[04/18 14:32:22   288s] +----------+---------+--------+--------+------------+--------+
[04/18 14:32:22   288s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/18 14:32:22   288s] +----------+---------+--------+--------+------------+--------+
[04/18 14:32:22   288s] |    11.85%|        -|  -0.023|  -0.078|   0:00:00.0| 2519.2M|
[04/18 14:32:41   308s] |    11.85%|        0|  -0.023|  -0.078|   0:00:19.0| 2519.2M|
[04/18 14:32:41   308s] |    11.85%|        0|  -0.023|  -0.078|   0:00:00.0| 2519.2M|
[04/18 14:32:41   308s] +----------+---------+--------+--------+------------+--------+
[04/18 14:32:41   308s] Reclaim Optimization End WNS Slack -0.023  TNS Slack -0.078 Density 11.85
[04/18 14:32:41   308s] 
[04/18 14:32:41   308s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/18 14:32:41   308s] --------------------------------------------------------------
[04/18 14:32:41   308s] |                                   | Total     | Sequential |
[04/18 14:32:41   308s] --------------------------------------------------------------
[04/18 14:32:41   308s] | Num insts resized                 |       0  |       0    |
[04/18 14:32:41   308s] | Num insts undone                  |       0  |       0    |
[04/18 14:32:41   308s] | Num insts Downsized               |       0  |       0    |
[04/18 14:32:41   308s] | Num insts Samesized               |       0  |       0    |
[04/18 14:32:41   308s] | Num insts Upsized                 |       0  |       0    |
[04/18 14:32:41   308s] | Num multiple commits+uncommits    |       0  |       -    |
[04/18 14:32:41   308s] --------------------------------------------------------------
[04/18 14:32:41   308s] ** Finished Core Leakage Power Optimization (cpu = 0:00:20.3) (real = 0:00:20.0) **
[04/18 14:32:41   308s] *** Finished Leakage Power Optimization (cpu=0:00:20, real=0:00:20, mem=1819.34M, totSessionCpu=0:05:08).
[04/18 14:32:41   308s] Begin: GigaOpt postEco DRV Optimization
[04/18 14:32:41   308s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:32:41   308s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:32:41   308s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:32:41   308s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:32:41   308s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:32:41   308s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:32:41   308s] PhyDesignGrid: maxLocalDensity 0.98
[04/18 14:32:41   308s] #spOpts: mergeVia=F 
[04/18 14:32:42   309s] DEBUG: @coeDRVCandCache::init.
[04/18 14:32:42   309s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:32:42   309s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[04/18 14:32:42   309s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:32:42   309s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[04/18 14:32:42   309s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:32:42   309s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:32:43   309s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:32:43   309s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:32:43   309s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  11.85  |            |           |
[04/18 14:32:43   309s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[04/18 14:32:43   309s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[04/18 14:32:43   309s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/18 14:32:43   309s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  11.85  |   0:00:00.0|    2535.2M|
[04/18 14:32:43   309s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/18 14:32:43   309s] 
[04/18 14:32:43   309s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2535.2M) ***
[04/18 14:32:43   309s] 
[04/18 14:32:43   309s] DEBUG: @coeDRVCandCache::cleanup.
[04/18 14:32:43   309s] End: GigaOpt postEco DRV Optimization
[04/18 14:32:43   309s] GigaOpt: WNS changes after routing: 0.001 -> -0.023 (bump = 0.024)
[04/18 14:32:43   309s] Begin: GigaOpt postEco optimization
[04/18 14:32:43   309s] *Info: RC_CG_HIER_INST1 ports set dont-touch
[04/18 14:32:43   309s] *Info: RC_CG_HIER_INST2 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST11 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST12 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST13 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST14 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST15 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST17 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST18 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST19 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST20 ports set dont-touch
[04/18 14:32:43   309s] *Info: RC_CG_HIER_INST3 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST22 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST23 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST24 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_hi_RC_CG_HIER_INST26 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST27 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST28 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST29 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST30 ports set dont-touch
[04/18 14:32:43   309s] *Info: RC_CG_HIER_INST4 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST31 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST33 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST34 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST35 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST36 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST38 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST39 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST40 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_RC_CG_HIER_INST5 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_regs_lo_RC_CG_HIER_INST42 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_RC_CG_HIER_INST6 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_RC_CG_HIER_INST7 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_RC_CG_HIER_INST8 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_RC_CG_HIER_INST9 ports set dont-touch
[04/18 14:32:43   309s] *Info: CPU_REGS_RC_CG_HIER_INST10 ports set dont-touch
[04/18 14:32:43   309s] Info: 37 clock nets excluded from IPO operation.
[04/18 14:32:43   309s] PhyDesignGrid: maxLocalDensity 1.00
[04/18 14:32:43   309s] #spOpts: mergeVia=F 
[04/18 14:32:46   313s] *info: 37 clock nets excluded
[04/18 14:32:46   313s] *info: 7 special nets excluded.
[04/18 14:32:46   313s] *info: 19 no-driver nets excluded.
[04/18 14:32:47   313s] ** GigaOpt Optimizer WNS Slack -0.023 TNS Slack -0.078 Density 11.85
[04/18 14:32:47   313s] Optimizer WNS Pass 0
[04/18 14:32:47   314s] Active Path Group: reg2cgate reg2reg  
[04/18 14:32:47   314s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:32:47   314s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                   End Point                   |
[04/18 14:32:47   314s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:32:47   314s] |  -0.023|   -0.023|  -0.078|   -0.078|    11.85%|   0:00:00.0| 2546.2M|default_emulate_view|  reg2reg| CPU_REGS_flg_reg[2]/D                         |
[04/18 14:32:49   320s] |   0.000|    0.001|   0.000|    0.000|    11.90%|   0:00:02.0| 2580.1M|default_emulate_view|       NA| NA                                            |
[04/18 14:32:49   320s] +--------+---------+--------+---------+----------+------------+--------+--------------------+---------+-----------------------------------------------+
[04/18 14:32:49   320s] 
[04/18 14:32:49   320s] *** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:02.0 mem=2580.1M) ***
[04/18 14:32:49   320s] 
[04/18 14:32:49   320s] *** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:02.0 mem=2580.1M) ***
[04/18 14:32:49   320s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 11.90
[04/18 14:32:49   320s] *** Starting refinePlace (0:05:20 mem=2580.1M) ***
[04/18 14:32:49   320s] Total net length = 1.932e+05 (9.020e+04 1.030e+05) (ext = 2.501e+04)
[04/18 14:32:49   320s] Starting refinePlace ...
[04/18 14:32:49   320s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:49   320s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:49   320s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2580.1MB) @(0:05:20 - 0:05:20).
[04/18 14:32:49   320s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/18 14:32:49   320s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2580.1MB
[04/18 14:32:49   320s] Statistics of distance of Instance movement in refine placement:
[04/18 14:32:49   320s]   maximum (X+Y) =         0.00 um
[04/18 14:32:49   320s]   mean    (X+Y) =         0.00 um
[04/18 14:32:49   320s] Total instances moved : 0
[04/18 14:32:49   320s] Summary Report:
[04/18 14:32:49   320s] Instances move: 0 (out of 3729 movable)
[04/18 14:32:49   320s] Mean displacement: 0.00 um
[04/18 14:32:49   320s] Max displacement: 0.00 um 
[04/18 14:32:49   320s] Total net length = 1.932e+05 (9.020e+04 1.030e+05) (ext = 2.501e+04)
[04/18 14:32:49   320s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2580.1MB
[04/18 14:32:49   320s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2580.1MB) @(0:05:20 - 0:05:20).
[04/18 14:32:49   320s] *** Finished refinePlace (0:05:20 mem=2580.1M) ***
[04/18 14:32:49   321s] *** maximum move = 0.00 um ***
[04/18 14:32:49   321s] *** Finished re-routing un-routed nets (2588.1M) ***
[04/18 14:32:49   321s] 
[04/18 14:32:49   321s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2588.1M) ***
[04/18 14:32:49   321s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 11.90
[04/18 14:32:49   321s] 
[04/18 14:32:49   321s] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.4 real=0:00:02.0 mem=2588.1M) ***
[04/18 14:32:49   321s] 
[04/18 14:32:49   321s] End: GigaOpt postEco optimization
[04/18 14:32:49   321s] **INFO: Flow update: Design timing is met.
[04/18 14:32:49   321s] **INFO: Flow update: Design timing is met.
[04/18 14:32:49   321s] *** Steiner Routed Nets: 0.532%; Threshold: 100; Threshold for Hold: 100
[04/18 14:32:49   321s] Start to check current routing status for nets...
[04/18 14:32:49   321s] Using hname+ instead name for net compare
[04/18 14:32:49   321s] Activating lazyNetListOrdering
[04/18 14:32:49   321s] Starting trMTAreNetsAlreadyRouted in MT mode ...
[04/18 14:32:49   321s] All nets are already routed correctly.
[04/18 14:32:49   321s] End to check current routing status for nets (mem=2380.1M)
[04/18 14:32:49   321s] **INFO: Flow update: Design timing is met.
[04/18 14:32:49   321s] **INFO : Latch borrow mode reset to max_borrow
[04/18 14:32:49   321s] Multi-CPU acceleration using 8 CPU(s).
