<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\TangNano-4K-example-main\key_blink\impl\gwsynthesis\key_blink.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\TangNano-4K-example-main\key_blink\src\key_blink.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Admin\OneDrive\Desktop\Intern_Docs\intern\TangNano-4K-example-main\key_blink\src\key_blink.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jul 16 10:30:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>125</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>124</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.000</td>
<td>27.027
<td>0.000</td>
<td>18.500</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.027(MHz)</td>
<td>113.432(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>28.184</td>
<td>count_500ms_reg_10_s0/Q</td>
<td>count_500ms_reg_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>8.416</td>
</tr>
<tr>
<td>2</td>
<td>28.709</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.891</td>
</tr>
<tr>
<td>3</td>
<td>28.791</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.809</td>
</tr>
<tr>
<td>4</td>
<td>28.791</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.809</td>
</tr>
<tr>
<td>5</td>
<td>29.107</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.493</td>
</tr>
<tr>
<td>6</td>
<td>29.107</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.493</td>
</tr>
<tr>
<td>7</td>
<td>29.208</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.392</td>
</tr>
<tr>
<td>8</td>
<td>29.208</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.392</td>
</tr>
<tr>
<td>9</td>
<td>29.412</td>
<td>count_500ms_reg_10_s0/Q</td>
<td>count_500ms_reg_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.188</td>
</tr>
<tr>
<td>10</td>
<td>29.459</td>
<td>count_20ms_reg_2_s0/Q</td>
<td>count_20ms_reg_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.141</td>
</tr>
<tr>
<td>11</td>
<td>29.473</td>
<td>count_20ms_reg_2_s0/Q</td>
<td>key_flag_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.484</td>
</tr>
<tr>
<td>12</td>
<td>29.474</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.126</td>
</tr>
<tr>
<td>13</td>
<td>29.479</td>
<td>count_500ms_reg_10_s0/Q</td>
<td>count_500ms_reg_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.121</td>
</tr>
<tr>
<td>14</td>
<td>29.487</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.113</td>
</tr>
<tr>
<td>15</td>
<td>29.487</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.113</td>
</tr>
<tr>
<td>16</td>
<td>29.487</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.113</td>
</tr>
<tr>
<td>17</td>
<td>29.494</td>
<td>count_500ms_reg_10_s0/Q</td>
<td>count_500ms_reg_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.106</td>
</tr>
<tr>
<td>18</td>
<td>29.535</td>
<td>count_20ms_reg_9_s0/Q</td>
<td>count_20ms_reg_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>7.065</td>
</tr>
<tr>
<td>19</td>
<td>29.601</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>6.999</td>
</tr>
<tr>
<td>20</td>
<td>29.661</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>6.939</td>
</tr>
<tr>
<td>21</td>
<td>29.661</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>6.939</td>
</tr>
<tr>
<td>22</td>
<td>29.670</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>6.930</td>
</tr>
<tr>
<td>23</td>
<td>29.670</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>6.930</td>
</tr>
<tr>
<td>24</td>
<td>29.670</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>6.930</td>
</tr>
<tr>
<td>25</td>
<td>29.674</td>
<td>count_500ms_reg_3_s0/Q</td>
<td>count_500ms_reg_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.000</td>
<td>0.000</td>
<td>6.926</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>count_20ms_reg_3_s0/Q</td>
<td>count_20ms_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>count_20ms_reg_12_s0/Q</td>
<td>count_20ms_reg_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>count_20ms_reg_14_s0/Q</td>
<td>count_20ms_reg_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>count_20ms_reg_17_s0/Q</td>
<td>count_20ms_reg_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>count_500ms_reg_1_s0/Q</td>
<td>count_500ms_reg_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>count_500ms_reg_5_s0/Q</td>
<td>count_500ms_reg_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>count_500ms_reg_8_s0/Q</td>
<td>count_500ms_reg_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>count_20ms_reg_4_s0/Q</td>
<td>count_20ms_reg_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>count_20ms_reg_7_s0/Q</td>
<td>count_20ms_reg_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>count_20ms_reg_10_s0/Q</td>
<td>count_20ms_reg_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>count_20ms_reg_15_s0/Q</td>
<td>count_20ms_reg_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>count_20ms_reg_23_s0/Q</td>
<td>count_20ms_reg_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>count_20ms_reg_25_s0/Q</td>
<td>count_20ms_reg_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>count_20ms_reg_27_s0/Q</td>
<td>count_20ms_reg_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>count_20ms_reg_28_s0/Q</td>
<td>count_20ms_reg_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>count_500ms_reg_4_s0/Q</td>
<td>count_500ms_reg_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>count_500ms_reg_25_s0/Q</td>
<td>count_500ms_reg_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>count_20ms_reg_13_s0/Q</td>
<td>count_20ms_reg_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>count_20ms_reg_19_s0/Q</td>
<td>count_20ms_reg_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>count_20ms_reg_0_s0/Q</td>
<td>count_20ms_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.893</td>
<td>count_500ms_reg_17_s0/Q</td>
<td>count_500ms_reg_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>22</td>
<td>0.893</td>
<td>count_500ms_reg_24_s0/Q</td>
<td>count_500ms_reg_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>23</td>
<td>0.893</td>
<td>count_20ms_reg_1_s0/Q</td>
<td>count_20ms_reg_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>24</td>
<td>0.893</td>
<td>count_20ms_reg_21_s0/Q</td>
<td>count_20ms_reg_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>25</td>
<td>0.894</td>
<td>count_500ms_reg_11_s0/Q</td>
<td>count_500ms_reg_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>key_flag_s1</td>
</tr>
<tr>
<td>8</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_17_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.567</td>
<td>16.817</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>count_20ms_reg_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>count_500ms_reg_10_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_10_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>n162_s4/I2</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">n162_s4/F</td>
</tr>
<tr>
<td>6.237</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>n148_s3/I3</td>
</tr>
<tr>
<td>7.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">n148_s3/F</td>
</tr>
<tr>
<td>8.501</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][A]</td>
<td>n149_s2/I1</td>
</tr>
<tr>
<td>9.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C8[3][A]</td>
<td style=" background: #97FFFF;">n149_s2/F</td>
</tr>
<tr>
<td>10.833</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n149_s1/I0</td>
</tr>
<tr>
<td>11.865</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n149_s1/F</td>
</tr>
<tr>
<td>11.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>count_500ms_reg_24_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>count_500ms_reg_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 50.642%; route: 3.696, 43.912%; tC2Q: 0.458, 5.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>10.241</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>n164_s1/I0</td>
</tr>
<tr>
<td>11.340</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" background: #97FFFF;">n164_s1/F</td>
</tr>
<tr>
<td>11.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>count_500ms_reg_9_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>count_500ms_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 54.862%; route: 3.103, 39.329%; tC2Q: 0.458, 5.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>10.227</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>n169_s1/I1</td>
</tr>
<tr>
<td>11.259</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">n169_s1/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>count_500ms_reg_4_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>count_500ms_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 54.576%; route: 3.089, 39.555%; tC2Q: 0.458, 5.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>28.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>10.227</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>n168_s1/I1</td>
</tr>
<tr>
<td>11.259</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">n168_s1/F</td>
</tr>
<tr>
<td>11.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>count_500ms_reg_5_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>count_500ms_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 54.576%; route: 3.089, 39.555%; tC2Q: 0.458, 5.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.910</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>n161_s1/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">n161_s1/F</td>
</tr>
<tr>
<td>10.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>count_500ms_reg_12_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>count_500ms_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 56.881%; route: 2.773, 37.002%; tC2Q: 0.458, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.910</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>n158_s1/I0</td>
</tr>
<tr>
<td>10.942</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">n158_s1/F</td>
</tr>
<tr>
<td>10.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>count_500ms_reg_15_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>count_500ms_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 56.881%; route: 2.773, 37.002%; tC2Q: 0.458, 6.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.742</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>n172_s1/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">n172_s1/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>count_500ms_reg_1_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>count_500ms_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 58.565%; route: 2.604, 35.235%; tC2Q: 0.458, 6.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.742</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>n170_s1/I1</td>
</tr>
<tr>
<td>10.841</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">n170_s1/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 58.565%; route: 2.604, 35.235%; tC2Q: 0.458, 6.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>count_500ms_reg_10_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_10_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>n162_s4/I2</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">n162_s4/F</td>
</tr>
<tr>
<td>6.237</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>n148_s3/I3</td>
</tr>
<tr>
<td>7.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">n148_s3/F</td>
</tr>
<tr>
<td>8.501</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>n148_s2/I1</td>
</tr>
<tr>
<td>9.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" background: #97FFFF;">n148_s2/F</td>
</tr>
<tr>
<td>9.539</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>n148_s1/I2</td>
</tr>
<tr>
<td>10.638</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n148_s1/F</td>
</tr>
<tr>
<td>10.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>count_500ms_reg_25_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>count_500ms_reg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 60.221%; route: 2.401, 33.403%; tC2Q: 0.458, 6.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>count_20ms_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C7[1][B]</td>
<td style=" font-weight:bold;">count_20ms_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.329</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>n73_s2/I2</td>
</tr>
<tr>
<td>5.428</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">n73_s2/F</td>
</tr>
<tr>
<td>6.739</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][B]</td>
<td>n60_s2/I1</td>
</tr>
<tr>
<td>7.365</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C8[3][B]</td>
<td style=" background: #97FFFF;">n60_s2/F</td>
</tr>
<tr>
<td>8.185</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>n61_s3/I1</td>
</tr>
<tr>
<td>9.217</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C7[2][A]</td>
<td style=" background: #97FFFF;">n61_s3/F</td>
</tr>
<tr>
<td>9.559</td>
<td>0.342</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>n61_s1/I1</td>
</tr>
<tr>
<td>10.591</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" background: #97FFFF;">n61_s1/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td style=" font-weight:bold;">count_20ms_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>count_20ms_reg_16_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>count_20ms_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.789, 53.056%; route: 2.894, 40.526%; tC2Q: 0.458, 6.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_flag_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][B]</td>
<td>count_20ms_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C7[1][B]</td>
<td style=" font-weight:bold;">count_20ms_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.329</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>n73_s2/I2</td>
</tr>
<tr>
<td>5.390</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">n73_s2/F</td>
</tr>
<tr>
<td>5.825</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[3][B]</td>
<td>n70_s2/I1</td>
</tr>
<tr>
<td>6.857</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R12C7[3][B]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>7.689</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td>n268_s1/I0</td>
</tr>
<tr>
<td>8.750</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C8[3][A]</td>
<td style=" background: #97FFFF;">n268_s1/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[3][B]</td>
<td>n268_s0/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C9[3][B]</td>
<td style=" background: #97FFFF;">n268_s0/F</td>
</tr>
<tr>
<td>10.933</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" font-weight:bold;">key_flag_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>key_flag_s1/CLK</td>
</tr>
<tr>
<td>40.406</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C9[1][B]</td>
<td>key_flag_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.215, 56.319%; route: 2.811, 37.557%; tC2Q: 0.458, 6.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>n159_s1/I1</td>
</tr>
<tr>
<td>10.575</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" background: #97FFFF;">n159_s1/F</td>
</tr>
<tr>
<td>10.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>count_500ms_reg_14_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[0][B]</td>
<td>count_500ms_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 56.861%; route: 2.616, 36.707%; tC2Q: 0.458, 6.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>count_500ms_reg_10_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_10_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>n162_s4/I2</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">n162_s4/F</td>
</tr>
<tr>
<td>6.237</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>n148_s3/I3</td>
</tr>
<tr>
<td>7.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">n148_s3/F</td>
</tr>
<tr>
<td>8.501</td>
<td>1.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][B]</td>
<td>n154_s2/I2</td>
</tr>
<tr>
<td>9.533</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[3][B]</td>
<td style=" background: #97FFFF;">n154_s2/F</td>
</tr>
<tr>
<td>9.539</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>n154_s1/I2</td>
</tr>
<tr>
<td>10.571</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" background: #97FFFF;">n154_s1/F</td>
</tr>
<tr>
<td>10.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>count_500ms_reg_19_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>count_500ms_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 59.847%; route: 2.401, 33.717%; tC2Q: 0.458, 6.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.740</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>n165_s1/I1</td>
</tr>
<tr>
<td>10.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">n165_s1/F</td>
</tr>
<tr>
<td>10.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>count_500ms_reg_8_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>count_500ms_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 56.969%; route: 2.602, 36.587%; tC2Q: 0.458, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.740</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>n163_s1/I1</td>
</tr>
<tr>
<td>10.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" background: #97FFFF;">n163_s1/F</td>
</tr>
<tr>
<td>10.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>count_500ms_reg_10_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>count_500ms_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 56.969%; route: 2.602, 36.587%; tC2Q: 0.458, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.740</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>n160_s1/I1</td>
</tr>
<tr>
<td>10.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" background: #97FFFF;">n160_s1/F</td>
</tr>
<tr>
<td>10.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>count_500ms_reg_13_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>count_500ms_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 56.969%; route: 2.602, 36.587%; tC2Q: 0.458, 6.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[1][A]</td>
<td>count_500ms_reg_10_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C6[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_10_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[3][A]</td>
<td>n162_s4/I2</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C6[3][A]</td>
<td style=" background: #97FFFF;">n162_s4/F</td>
</tr>
<tr>
<td>6.237</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>n148_s3/I3</td>
</tr>
<tr>
<td>7.336</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">n148_s3/F</td>
</tr>
<tr>
<td>8.486</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td>n155_s3/I3</td>
</tr>
<tr>
<td>9.518</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">n155_s3/F</td>
</tr>
<tr>
<td>9.524</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>n155_s1/I3</td>
</tr>
<tr>
<td>10.556</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" background: #97FFFF;">n155_s1/F</td>
</tr>
<tr>
<td>10.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>count_500ms_reg_18_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[0][B]</td>
<td>count_500ms_reg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 59.974%; route: 2.386, 33.577%; tC2Q: 0.458, 6.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[2][A]</td>
<td>count_20ms_reg_9_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C7[2][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_9_s0/Q</td>
</tr>
<tr>
<td>4.727</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][B]</td>
<td>n60_s5/I1</td>
</tr>
<tr>
<td>5.788</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C8[1][B]</td>
<td style=" background: #97FFFF;">n60_s5/F</td>
</tr>
<tr>
<td>6.209</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C8[0][A]</td>
<td>n47_s3/I2</td>
</tr>
<tr>
<td>7.031</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C8[0][A]</td>
<td style=" background: #97FFFF;">n47_s3/F</td>
</tr>
<tr>
<td>7.540</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][B]</td>
<td>n50_s3/I2</td>
</tr>
<tr>
<td>8.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C8[1][B]</td>
<td style=" background: #97FFFF;">n50_s3/F</td>
</tr>
<tr>
<td>9.482</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>n50_s1/I1</td>
</tr>
<tr>
<td>10.514</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">n50_s1/F</td>
</tr>
<tr>
<td>10.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>count_20ms_reg_27_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>count_20ms_reg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 50.123%; route: 3.065, 43.389%; tC2Q: 0.458, 6.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.416</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>n167_s1/I1</td>
</tr>
<tr>
<td>10.448</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" background: #97FFFF;">n167_s1/F</td>
</tr>
<tr>
<td>10.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>count_500ms_reg_6_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>count_500ms_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 60.893%; route: 2.279, 32.559%; tC2Q: 0.458, 6.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.762</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>n166_s1/I0</td>
</tr>
<tr>
<td>10.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>count_500ms_reg_7_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[0][A]</td>
<td>count_500ms_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 55.569%; route: 2.625, 37.825%; tC2Q: 0.458, 6.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.762</td>
<td>0.879</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>n153_s1/I1</td>
</tr>
<tr>
<td>10.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">n153_s1/F</td>
</tr>
<tr>
<td>10.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>count_500ms_reg_20_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C6[1][B]</td>
<td>count_500ms_reg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 55.569%; route: 2.625, 37.825%; tC2Q: 0.458, 6.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>n173_s2/I2</td>
</tr>
<tr>
<td>10.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" background: #97FFFF;">n173_s2/F</td>
</tr>
<tr>
<td>10.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>count_500ms_reg_0_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[1][B]</td>
<td>count_500ms_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 55.641%; route: 2.616, 37.745%; tC2Q: 0.458, 6.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>n171_s1/I1</td>
</tr>
<tr>
<td>10.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" background: #97FFFF;">n171_s1/F</td>
</tr>
<tr>
<td>10.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">count_500ms_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>count_500ms_reg_2_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>count_500ms_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 55.641%; route: 2.616, 37.745%; tC2Q: 0.458, 6.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.670</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.753</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>n162_s1/I1</td>
</tr>
<tr>
<td>10.379</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">n162_s1/F</td>
</tr>
<tr>
<td>10.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>count_500ms_reg_11_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>count_500ms_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 55.641%; route: 2.616, 37.745%; tC2Q: 0.458, 6.614%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>count_500ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>3.908</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.328</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[3][A]</td>
<td>n169_s2/I3</td>
</tr>
<tr>
<td>5.427</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R7C9[3][A]</td>
<td style=" background: #97FFFF;">n169_s2/F</td>
</tr>
<tr>
<td>6.258</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>n174_s4/I0</td>
</tr>
<tr>
<td>7.290</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">n174_s4/F</td>
</tr>
<tr>
<td>7.784</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[2][B]</td>
<td>n151_s3/I1</td>
</tr>
<tr>
<td>8.883</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R6C7[2][B]</td>
<td style=" background: #97FFFF;">n151_s3/F</td>
</tr>
<tr>
<td>9.749</td>
<td>0.865</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>n157_s1/I1</td>
</tr>
<tr>
<td>10.375</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" background: #97FFFF;">n157_s1/F</td>
</tr>
<tr>
<td>10.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>37.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.449</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>count_500ms_reg_16_s0/CLK</td>
</tr>
<tr>
<td>40.049</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C7[1][A]</td>
<td>count_500ms_reg_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 55.678%; route: 2.611, 37.704%; tC2Q: 0.458, 6.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 60.534%; route: 1.361, 39.466%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>count_20ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_3_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>n74_s1/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">n74_s1/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>count_20ms_reg_3_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>count_20ms_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>count_20ms_reg_12_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_12_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>n65_s1/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" background: #97FFFF;">n65_s1/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>count_20ms_reg_12_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[1][A]</td>
<td>count_20ms_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>count_20ms_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_14_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>n63_s2/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">n63_s2/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>count_20ms_reg_14_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>count_20ms_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>count_20ms_reg_17_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_17_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>n60_s1/I2</td>
</tr>
<tr>
<td>3.066</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">n60_s1/F</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>count_20ms_reg_17_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C9[0][A]</td>
<td>count_20ms_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>count_500ms_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>n172_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">n172_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>count_500ms_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>count_500ms_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>count_500ms_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_5_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>n168_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">n168_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>count_500ms_reg_5_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>count_500ms_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>count_500ms_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_8_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>n165_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">n165_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>count_500ms_reg_8_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>count_500ms_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>count_20ms_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_4_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>n73_s1/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">n73_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>count_20ms_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>count_20ms_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>count_20ms_reg_7_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_7_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>n70_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" background: #97FFFF;">n70_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>count_20ms_reg_7_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>count_20ms_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>count_20ms_reg_10_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_10_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>n67_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" background: #97FFFF;">n67_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>count_20ms_reg_10_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C9[0][A]</td>
<td>count_20ms_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>count_20ms_reg_15_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_15_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>n62_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" background: #97FFFF;">n62_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>count_20ms_reg_15_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>count_20ms_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>count_20ms_reg_23_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_23_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>n54_s1/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" background: #97FFFF;">n54_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>count_20ms_reg_23_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C7[0][A]</td>
<td>count_20ms_reg_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>count_20ms_reg_25_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_25_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>n52_s1/I0</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" background: #97FFFF;">n52_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>count_20ms_reg_25_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>count_20ms_reg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>count_20ms_reg_27_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_27_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>n50_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" background: #97FFFF;">n50_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>count_20ms_reg_27_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C7[1][A]</td>
<td>count_20ms_reg_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>count_20ms_reg_28_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_28_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>n49_s1/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" background: #97FFFF;">n49_s1/F</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>count_20ms_reg_28_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C8[0][A]</td>
<td>count_20ms_reg_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>count_500ms_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_4_s0/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>n169_s1/I2</td>
</tr>
<tr>
<td>3.068</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">n169_s1/F</td>
</tr>
<tr>
<td>3.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>count_500ms_reg_4_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>count_500ms_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>count_500ms_reg_25_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_25_s0/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>n148_s1/I3</td>
</tr>
<tr>
<td>3.068</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" background: #97FFFF;">n148_s1/F</td>
</tr>
<tr>
<td>3.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>count_500ms_reg_25_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>count_500ms_reg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>count_20ms_reg_13_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_13_s0/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>n64_s1/I0</td>
</tr>
<tr>
<td>3.068</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">n64_s1/F</td>
</tr>
<tr>
<td>3.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>count_20ms_reg_13_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>count_20ms_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>count_20ms_reg_19_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_19_s0/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>n58_s1/I0</td>
</tr>
<tr>
<td>3.068</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">n58_s1/F</td>
</tr>
<tr>
<td>3.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>count_20ms_reg_19_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>count_20ms_reg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>count_20ms_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_0_s0/Q</td>
</tr>
<tr>
<td>2.698</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>n77_s1/I0</td>
</tr>
<tr>
<td>3.070</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" background: #97FFFF;">n77_s1/F</td>
</tr>
<tr>
<td>3.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>count_20ms_reg_0_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C6[0][A]</td>
<td>count_20ms_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>count_500ms_reg_17_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_17_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>n156_s1/I2</td>
</tr>
<tr>
<td>3.251</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" background: #97FFFF;">n156_s1/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>count_500ms_reg_17_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[2][A]</td>
<td>count_500ms_reg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>count_500ms_reg_24_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_24_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>n149_s1/I3</td>
</tr>
<tr>
<td>3.251</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" background: #97FFFF;">n149_s1/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>count_500ms_reg_24_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[2][A]</td>
<td>count_500ms_reg_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>count_20ms_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>n76_s1/I0</td>
</tr>
<tr>
<td>3.251</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" background: #97FFFF;">n76_s1/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>count_20ms_reg_1_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C7[2][A]</td>
<td>count_20ms_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_20ms_reg_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_20ms_reg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>count_20ms_reg_21_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_21_s0/Q</td>
</tr>
<tr>
<td>2.695</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>n56_s1/I2</td>
</tr>
<tr>
<td>3.251</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" background: #97FFFF;">n56_s1/F</td>
</tr>
<tr>
<td>3.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td style=" font-weight:bold;">count_20ms_reg_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>count_20ms_reg_21_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[2][A]</td>
<td>count_20ms_reg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.358</td>
</tr>
<tr>
<td class="label">From</td>
<td>count_500ms_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>count_500ms_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>count_500ms_reg_11_s0/CLK</td>
</tr>
<tr>
<td>2.692</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_11_s0/Q</td>
</tr>
<tr>
<td>2.696</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>n162_s1/I2</td>
</tr>
<tr>
<td>3.252</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" background: #97FFFF;">n162_s1/F</td>
</tr>
<tr>
<td>3.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td style=" font-weight:bold;">count_500ms_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>count_500ms_reg_11_s0/CLK</td>
</tr>
<tr>
<td>2.358</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C7[2][A]</td>
<td>count_500ms_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 59.024%; route: 0.966, 40.976%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_flag_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>key_flag_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>key_flag_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>led_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>led_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_17_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.567</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.817</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_20ms_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.500</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.814</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.541</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>count_20ms_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.358</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>count_20ms_reg_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>61</td>
<td>clk_d</td>
<td>28.184</td>
<td>1.727</td>
</tr>
<tr>
<td>32</td>
<td>key_input</td>
<td>32.751</td>
<td>1.837</td>
</tr>
<tr>
<td>23</td>
<td>n151_7</td>
<td>28.709</td>
<td>1.357</td>
</tr>
<tr>
<td>23</td>
<td>n151_12</td>
<td>31.891</td>
<td>1.179</td>
</tr>
<tr>
<td>9</td>
<td>n73_6</td>
<td>29.459</td>
<td>1.320</td>
</tr>
<tr>
<td>8</td>
<td>n165_6</td>
<td>28.435</td>
<td>0.843</td>
</tr>
<tr>
<td>8</td>
<td>n169_6</td>
<td>28.709</td>
<td>1.316</td>
</tr>
<tr>
<td>7</td>
<td>count_500ms_reg[18]</td>
<td>29.723</td>
<td>0.836</td>
</tr>
<tr>
<td>7</td>
<td>n162_6</td>
<td>30.263</td>
<td>0.433</td>
</tr>
<tr>
<td>6</td>
<td>n60_8</td>
<td>29.538</td>
<td>0.820</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C6</td>
<td>62.50%</td>
</tr>
<tr>
<td>R6C8</td>
<td>61.11%</td>
</tr>
<tr>
<td>R13C7</td>
<td>59.72%</td>
</tr>
<tr>
<td>R13C8</td>
<td>59.72%</td>
</tr>
<tr>
<td>R7C9</td>
<td>55.56%</td>
</tr>
<tr>
<td>R6C6</td>
<td>55.56%</td>
</tr>
<tr>
<td>R12C7</td>
<td>55.56%</td>
</tr>
<tr>
<td>R6C7</td>
<td>51.39%</td>
</tr>
<tr>
<td>R12C9</td>
<td>51.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37 -waveform {0 18.5} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
