// RUN: spyre-triton-opt %s --lower-spyre-ops -split-input-file | FileCheck %s

// AN OP WITH NO DEVICE FORM FLOWS THROUGH, unchanged and unreported.
//
// This file replaces an invalid.mlir that asserted the opposite. The pass used to
// be a dialect conversion which marked every scalar math op illegal, so an f64
// operand was reported here; it is a greedy rewrite now, and the rule is that
// selection claims what it can and leaves the rest alone. Whether an f64 divide is
// compilable is the backend's judgement, and duplicating it here meant two places
// that had to agree about the device's op set.
//
// So these cases are not "invalid" inputs. They are inputs this pass has nothing
// to say about, and the test is that it says nothing.

// CHECK-LABEL:   tt.func @sqrt_f64(
// CHECK-NOT:       spyreop
// CHECK:           math.sqrt
tt.func @sqrt_f64(%s: f64) -> f64 {
  %0 = math.sqrt %s : f64
  tt.return %0 : f64
}

// -----

// CHECK-LABEL:   tt.func @exp_f64(
// CHECK-NOT:       spyreop
// CHECK:           math.exp
tt.func @exp_f64(%s: f64) -> f64 {
  %0 = math.exp %s : f64
  tt.return %0 : f64
}

// -----

// CHECK-LABEL:   tt.func @rsqrt_f64(
// CHECK-NOT:       spyreop
// CHECK:           math.rsqrt
tt.func @rsqrt_f64(%s: f64) -> f64 {
  %0 = math.rsqrt %s : f64
  tt.return %0 : f64
}

// -----

// CHECK-LABEL:   tt.func @divf_f64(
// CHECK-NOT:       spyreop
// CHECK:           arith.divf
tt.func @divf_f64(%a: f64, %b: f64) -> f64 {
  %0 = arith.divf %a, %b : f64
  tt.return %0 : f64
}

// -----

// bf16 is the other float width with no intrinsic, and it is worth its own case
// because it is a width a kernel author might plausibly reach for, where f64 is
// not.
// CHECK-LABEL:   tt.func @sqrt_bf16(
// CHECK-NOT:       spyreop
// CHECK:           math.sqrt
tt.func @sqrt_bf16(%s: bf16) -> bf16 {
  %0 = math.sqrt %s : bf16
  tt.return %0 : bf16
}

// -----

// An integer width with no intrinsic, inside a body, is the same story on the
// integer side: i16 add has no spyreop form and is left alone.
// CHECK-LABEL:   func.func @addi_i16_in_body(
// CHECK-NOT:       spyreop
// CHECK:           arith.addi
func.func @addi_i16_in_body(%t: tensor<4xi16>) -> tensor<4xi16> {
  %init = tensor.empty() : tensor<4xi16>
  %0 = linalg.generic {
      indexing_maps = [affine_map<(d0) -> (d0)>, affine_map<(d0) -> (d0)>],
      iterator_types = ["parallel"]}
      ins(%t : tensor<4xi16>) outs(%init : tensor<4xi16>) {
  ^bb0(%in: i16, %out: i16):
    %1 = arith.addi %in, %in : i16
    linalg.yield %1 : i16
  } -> tensor<4xi16>
  return %0 : tensor<4xi16>
}
