# Description: This file contains the memory locations for the different peripherals in the FPGA.
set_point_ad = '0x41200000'#GPIO 0 #
selector_ad = '0x41210000'#GPIO 1 #
set_kp_ad = '0x41220000'#GPIO 2 #
set_ki_ad = '0x41230000'#GPIO 3 #
Trigger_ad = '0x41240000'#GPIO 4
set_kd_ad = '0x41250000'#GPIO 5 #
int_rst_ad = '0x41260000'#GPIO 6 #
scale_ad = '0x41270000'#GPIO 7 #
reset_pid_ad = '0x41280000'#GPIO 8 #
kp_bitshift_ad = '0x41290000'#GPIO 9 #
ki_bitshift_ad = '0x412A0000'#GPIO 10 #
kd_bitshift_ad = '0x412B0000'#GPIO 11 #
clock_limit_ad = '0x412C0000'#GPIO 12#
clock_limit_bit_ad = '0x412D0000'#GPIO 13#
low_pass_RC_1_ad = '0x412E0000'#GPIO 14#
low_pass_bit_1_ad = '0x412F0000'#GPIO 15#
low_pass_reset_1_ad = '0x41300000'#GPIO 16#
low_pass_RC_2_ad = '0x41310000'#GPIO 17#
low_pass_bit_2_ad = '0x41320000'#GPIO 18#
low_pass_reset_2_ad = '0x41330000'#GPIO 19#
low_pass_bypass_1_ad = '0x41340000'#GPIO 20#
low_pass_bypass_2_ad = '0x41350000'#GPIO 21#
start_point_ad = '0x41360000'#GPIO 22#
int_store_out_ad = '0x41370000'#GPIO 23#
div_clock_ad = '0x41380000'#GPIO 24#
low_pass_PID_ad = '0x41390000'#GPIO 25#
low_pass_PID_bitshift_ad = '0x413A0000'#GPIO 26#
low_pass_PID_reset_ad = '0x413B0000'#GPIO 27#
low_pass_bypass_PID_ad = '0x413C0000'#GPIO 28#
kd_bitshift_up_ad = '0x413D0000'#GPIO 29#
rising_clock_limit_ad = '0x413E0000'#GPIO 30#
rising_clock_bit_ad = '0x413F0000'#GPIO 31#
