// Seed: 713780745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  module_2(
      id_5, id_3
  );
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3
);
  assign id_1 = 1 ? 1 : id_0;
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3 = id_1;
endmodule
