{"vcs1":{"timestamp_begin":1712992218.109868277, "rt":1.17, "ut":0.31, "st":0.21}}
{"vcselab":{"timestamp_begin":1712992219.357162378, "rt":0.79, "ut":0.29, "st":0.11}}
{"link":{"timestamp_begin":1712992220.212987958, "rt":0.38, "ut":0.15, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712992217.547854027}
{"VCS_COMP_START_TIME": 1712992217.547854027}
{"VCS_COMP_END_TIME": 1712992221.724354537}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329804}}
{"stitch_vcselab": {"peak_mem": 215180}}
