// Seed: 305513638
module module_0 (
    output id_0
);
  initial id_0 <= #1 id_1;
  reg id_2;
  reg id_3;
  assign id_0 = id_2;
  reg id_4;
  reg id_5 = id_1;
  reg id_6;
  always id_6 <= id_4;
  assign id_3 = id_4;
endmodule
