// Seed: 364730781
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3
);
  defparam id_4.id_5 = id_4;
  always @(posedge 1 or posedge ~id_1) begin
    id_4 <= id_1 ^ id_5;
  end
  logic id_6;
  logic id_7 = 1;
  logic id_8;
endmodule
