--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml PongwithSoundandFeatures.twx PongwithSoundandFeatures.ncd
-o PongwithSoundandFeatures.twr PongwithSoundandFeatures.pcf -ucf
pongNewDriverTemplate2015Spring.ucf

Design file:              PongwithSoundandFeatures.ncd
Physical constraint file: PongwithSoundandFeatures.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Reset       |    7.861(R)|      SLOW  |   -0.088(R)|      SLOW  |Clock_BUFGP       |   0.000|
SDA         |    0.865(R)|      FAST  |   -0.063(R)|      SLOW  |Clock_BUFGP       |   0.000|
go          |    2.063(R)|      SLOW  |   -0.986(R)|      FAST  |Clock_BUFGP       |   0.000|
rota        |    0.658(R)|      FAST  |    0.177(R)|      SLOW  |Clock_BUFGP       |   0.000|
rotb        |    0.557(R)|      FAST  |    0.309(R)|      SLOW  |Clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SCL         |         8.210(R)|      SLOW  |         4.493(R)|      FAST  |Clock_BUFGP       |   0.000|
SDA         |         8.798(R)|      SLOW  |         3.972(R)|      FAST  |Clock_BUFGP       |   0.000|
Speaker     |         9.948(R)|      SLOW  |         5.406(R)|      FAST  |Clock_BUFGP       |   0.000|
blue<0>     |        14.507(R)|      SLOW  |         5.814(R)|      FAST  |Clock_BUFGP       |   0.000|
blue<1>     |        13.459(R)|      SLOW  |         5.353(R)|      FAST  |Clock_BUFGP       |   0.000|
green<2>    |        16.816(R)|      SLOW  |         5.669(R)|      FAST  |Clock_BUFGP       |   0.000|
hsync       |        11.818(R)|      SLOW  |         6.008(R)|      FAST  |Clock_BUFGP       |   0.000|
red<2>      |        13.493(R)|      SLOW  |         5.508(R)|      FAST  |Clock_BUFGP       |   0.000|
vsync       |        11.223(R)|      SLOW  |         5.483(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    6.451|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue May 19 22:13:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



