#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Oct 26 00:37:59 2024
# Process ID: 213708
# Current directory: /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj
# Command line: vivado -mode batch -notrace -source qft_3qubit_fixpt_Xilinx_Vivado_run.tcl
# Log file: /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/vivado.log
# Journal file: /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/vivado.jou
# Running On        :bonga
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :11th Gen Intel(R) Core(TM) i7-1165G7 @ 2.80GHz
# CPU Frequency     :617.636 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16480 MB
# Swap memory       :2147 MB
# Total Virtual     :18628 MB
# Available Virtual :7638 MB
#-----------------------------------------------------------
source qft_3qubit_fixpt_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2024.1 project /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.898 ; gain = 44.805 ; free physical = 1888 ; free virtual = 6891
### Running Synthesis in Xilinx Vivado 2024.1 ...
INFO: [Project 1-1160] Copying file /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.runs/synth_1/qft_3qubit_fixpt.dcp to /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.srcs/utils_1/imports/synth_1 and adding it to utils fileset
[Sat Oct 26 00:38:12 2024] Launched synth_1...
Run output will be captured here: /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.runs/synth_1/runme.log
[Sat Oct 26 00:38:12 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log qft_3qubit_fixpt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qft_3qubit_fixpt.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Oct 26 00:38:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source qft_3qubit_fixpt.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.469 ; gain = 0.023 ; free physical = 1443 ; free virtual = 6427
Command: read_checkpoint -auto_incremental -incremental /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.srcs/utils_1/imports/synth_1/qft_3qubit_fixpt.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.srcs/utils_1/imports/synth_1/qft_3qubit_fixpt.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top qft_3qubit_fixpt -part xa7a100tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 218575
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.098 ; gain = 418.629 ; free physical = 713 ; free virtual = 5698
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qft_3qubit_fixpt' [/home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/qft_3qubit_fixpt.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'qft_3qubit_fixpt' (0#1) [/home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/qft_3qubit_fixpt.sv:30]
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[0][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[1][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[2][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[3][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[4][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[5][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[6][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_re[7][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][13] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][12] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][11] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][10] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][9] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][8] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][7] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][6] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][5] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][4] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][3] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][2] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][1] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[0][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][13] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][12] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][11] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][10] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][9] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][8] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][7] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][6] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][5] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][4] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][3] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][2] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][1] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[1][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][13] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][12] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][11] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][10] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][9] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][8] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][7] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][6] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][5] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][4] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][3] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][2] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][1] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[2][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][13] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][12] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][11] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][10] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][9] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][8] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][7] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][6] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][5] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][4] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][3] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][2] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][1] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[3][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][13] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][12] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][11] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][10] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][9] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][8] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][7] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][6] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][5] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][4] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][3] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][2] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][1] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[4][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][13] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][12] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][11] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][10] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][9] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][8] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][7] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][6] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][5] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][4] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][3] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][2] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][1] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[5][0] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][13] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][12] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][11] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][10] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][9] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][8] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][7] driven by constant 0
WARNING: [Synth 8-3917] design qft_3qubit_fixpt has port final_state_im[6][6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1916.066 ; gain = 501.598 ; free physical = 587 ; free virtual = 5571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1930.910 ; gain = 516.441 ; free physical = 581 ; free virtual = 5567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.914 ; gain = 524.445 ; free physical = 581 ; free virtual = 5567
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1947.820 ; gain = 533.352 ; free physical = 569 ; free virtual = 5556
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xa7a100tcsg324-1I does not have CEAM library.
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP final_state_re[0]3, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[0]3 is absorbed into DSP final_state_re[0]3.
DSP Report: Generating DSP final_state_re[0]2, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[0]2 is absorbed into DSP final_state_re[0]2.
DSP Report: operator final_state_re[0]3 is absorbed into DSP final_state_re[0]2.
DSP Report: Generating DSP final_state_re[0]1, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[0]1 is absorbed into DSP final_state_re[0]1.
DSP Report: Generating DSP final_state_re[0]3, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[0]3 is absorbed into DSP final_state_re[0]3.
DSP Report: Generating DSP final_state_re[0]2, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[0]2 is absorbed into DSP final_state_re[0]2.
DSP Report: operator final_state_re[0]3 is absorbed into DSP final_state_re[0]2.
DSP Report: Generating DSP final_state_re[0]0, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[0]0 is absorbed into DSP final_state_re[0]0.
DSP Report: operator final_state_re[0]1 is absorbed into DSP final_state_re[0]0.
DSP Report: Generating DSP final_state_re[1]0, operation Mode is: C+(A:0x3fffe95f)*B.
DSP Report: operator final_state_re[1]0 is absorbed into DSP final_state_re[1]0.
DSP Report: operator final_state_re[1]1 is absorbed into DSP final_state_re[1]0.
DSP Report: Generating DSP final_state_re[2]2, operation Mode is: C+(A:0x3fffe95e)*B.
DSP Report: operator final_state_re[2]2 is absorbed into DSP final_state_re[2]2.
DSP Report: operator final_state_re[2]3 is absorbed into DSP final_state_re[2]2.
DSP Report: Generating DSP final_state_re[2]1, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[2]1 is absorbed into DSP final_state_re[2]1.
DSP Report: Generating DSP final_state_re[2]2, operation Mode is: C+(A:0x3fffe95e)*B.
DSP Report: operator final_state_re[2]2 is absorbed into DSP final_state_re[2]2.
DSP Report: operator final_state_re[2]3 is absorbed into DSP final_state_re[2]2.
DSP Report: Generating DSP final_state_re[2]0, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[2]0 is absorbed into DSP final_state_re[2]0.
DSP Report: operator final_state_re[2]1 is absorbed into DSP final_state_re[2]0.
DSP Report: Generating DSP final_state_re[3]0, operation Mode is: C+(A:0x3fffe95f)*B.
DSP Report: operator final_state_re[3]0 is absorbed into DSP final_state_re[3]0.
DSP Report: operator final_state_re[3]1 is absorbed into DSP final_state_re[3]0.
DSP Report: Generating DSP final_state_re[4]3, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[4]3 is absorbed into DSP final_state_re[4]3.
DSP Report: Generating DSP final_state_re[4]2, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[4]2 is absorbed into DSP final_state_re[4]2.
DSP Report: operator final_state_re[4]3 is absorbed into DSP final_state_re[4]2.
DSP Report: Generating DSP final_state_re[4]1, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[4]1 is absorbed into DSP final_state_re[4]1.
DSP Report: Generating DSP final_state_re[4]3, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[4]3 is absorbed into DSP final_state_re[4]3.
DSP Report: Generating DSP final_state_re[4]2, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[4]2 is absorbed into DSP final_state_re[4]2.
DSP Report: operator final_state_re[4]3 is absorbed into DSP final_state_re[4]2.
DSP Report: Generating DSP final_state_re[4]0, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[4]0 is absorbed into DSP final_state_re[4]0.
DSP Report: operator final_state_re[4]1 is absorbed into DSP final_state_re[4]0.
DSP Report: Generating DSP final_state_re[5]0, operation Mode is: C+(A:0x3fffe95f)*B.
DSP Report: operator final_state_re[5]0 is absorbed into DSP final_state_re[5]0.
DSP Report: operator final_state_re[5]1 is absorbed into DSP final_state_re[5]0.
DSP Report: Generating DSP final_state_re[6]2, operation Mode is: C+(A:0x3fffe95e)*B.
DSP Report: operator final_state_re[6]2 is absorbed into DSP final_state_re[6]2.
DSP Report: operator final_state_re[6]3 is absorbed into DSP final_state_re[6]2.
DSP Report: Generating DSP final_state_re[6]1, operation Mode is: (A:0x16a0)*B.
DSP Report: operator final_state_re[6]1 is absorbed into DSP final_state_re[6]1.
DSP Report: Generating DSP final_state_re[6]2, operation Mode is: C+(A:0x3fffe95e)*B.
DSP Report: operator final_state_re[6]2 is absorbed into DSP final_state_re[6]2.
DSP Report: operator final_state_re[6]3 is absorbed into DSP final_state_re[6]2.
DSP Report: Generating DSP final_state_re[6]0, operation Mode is: C+(A:0x16a0)*B.
DSP Report: operator final_state_re[6]0 is absorbed into DSP final_state_re[6]0.
DSP Report: operator final_state_re[6]1 is absorbed into DSP final_state_re[6]0.
DSP Report: Generating DSP final_state_re[7]0, operation Mode is: C+(A:0x3fffe95f)*B.
DSP Report: operator final_state_re[7]0 is absorbed into DSP final_state_re[7]0.
DSP Report: operator final_state_re[7]1 is absorbed into DSP final_state_re[7]0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 437 ; free virtual = 5424
---------------------------------------------------------------------------------
 Sort Area is  final_state_re[0]2_2 : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[0]2_5 : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[2]2_a : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[2]2_b : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[4]2_10 : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[4]2_12 : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[6]2_16 : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[6]2_17 : 0 0 : 759 759 : Used 1 time 0
 Sort Area is  final_state_re[0]0_7 : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[1]0_9 : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[2]0_d : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[3]0_e : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[4]0_14 : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[5]0_15 : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[6]0_19 : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[7]0_1a : 0 0 : 756 756 : Used 1 time 0
 Sort Area is  final_state_re[0]1_6 : 0 0 : 679 679 : Used 1 time 0
 Sort Area is  final_state_re[0]3_0 : 0 0 : 679 679 : Used 1 time 0
 Sort Area is  final_state_re[0]3_4 : 0 0 : 679 679 : Used 1 time 0
 Sort Area is  final_state_re[2]1_c : 0 0 : 679 679 : Used 1 time 0
 Sort Area is  final_state_re[4]1_13 : 0 0 : 679 679 : Used 1 time 0
 Sort Area is  final_state_re[4]3_11 : 0 0 : 679 679 : Used 1 time 0
 Sort Area is  final_state_re[4]3_f : 0 0 : 679 679 : Used 1 time 0
 Sort Area is  final_state_re[6]1_18 : 0 0 : 679 679 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95f)*B | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95e)*B | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95e)*B | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95f)*B | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95f)*B | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95e)*B | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | (A:0x16a0)*B       | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95e)*B | 14     | 14     | 27     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x16a0)*B     | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+(A:0x3fffe95f)*B | 14     | 14     | 26     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 437 ; free virtual = 5424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 437 ; free virtual = 5424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | A*B         | 30     | 13     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 27     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 13     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|qft_3qubit_fixpt | C+A*B       | 30     | 18     | 48     | -      | 26     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    24|
|2     |LUT2    |    16|
|3     |IBUF    |     8|
|4     |OBUF    |   224|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   272|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 241 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.141 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2086.148 ; gain = 671.672 ; free physical = 400 ; free virtual = 5390
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2093.078 ; gain = 0.000 ; free physical = 731 ; free virtual = 5721
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.734 ; gain = 0.000 ; free physical = 681 ; free virtual = 5669
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6c0add2a
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2171.734 ; gain = 757.266 ; free physical = 681 ; free virtual = 5669
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1733.143; main = 1457.335; forked = 439.037
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3173.762; main = 2171.738; forked = 1095.625
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2195.746 ; gain = 0.000 ; free physical = 680 ; free virtual = 5668
INFO: [Common 17-1381] The checkpoint '/home/bonga/Desktop/EEE4022S/EEE4022S_Github/qaes/codegen/qft_3qubit/hdlsrc/vivado_prj/qft_3qubit_fixpt_vivado.runs/synth_1/qft_3qubit_fixpt.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file qft_3qubit_fixpt_utilization_synth.rpt -pb qft_3qubit_fixpt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 00:38:45 2024...
[Sat Oct 26 00:38:48 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 1405.867 ; gain = 0.000 ; free physical = 1913 ; free virtual = 6896
### Synthesis Complete.
### Running PostMapTiming in Xilinx Vivado 2024.1 ...
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xa7a100tcsg324-1I
INFO: [Device 21-403] Loading part xa7a100tcsg324-1I
INFO: [Device 21-9227] Part: xa7a100tcsg324-1I does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.844 ; gain = 0.000 ; free physical = 1598 ; free virtual = 6576
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1845.469 ; gain = 0.000 ; free physical = 1519 ; free virtual = 6499
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2340.242 ; gain = 494.773 ; free physical = 1169 ; free virtual = 6150
### PostMapTiming Complete.
### Close Xilinx Vivado 2024.1 project.
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 00:39:00 2024...
