

================================================================
== Vivado HLS Report for 'gauss_blur'
================================================================
* Date:           Wed Jan 15 10:53:23 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GAUSS
* Solution:       Gauss_Solution_1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.628|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  928649|  928649|  928649|  928649|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |              |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_ROWS   |  928648|  928648|      1288|          -|          -|   721|    no    |
        | + LOOP_COLS  |    1285|    1285|         6|          1|          1|  1281|    yes   |
        +--------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	9  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2_s = alloca i8"   --->   Operation 10 'alloca' 'tmp_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_1_s = alloca i8"   --->   Operation 11 'alloca' 'tmp_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%window_val_0_0_s = alloca i8"   --->   Operation 12 'alloca' 'window_val_0_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%window_val_0_1_s = alloca i8"   --->   Operation 13 'alloca' 'window_val_0_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%window_val_1_0_s = alloca i8"   --->   Operation 14 'alloca' 'window_val_1_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%window_val_1_1_s = alloca i8"   --->   Operation 15 'alloca' 'window_val_1_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pix_in_val_0_s = alloca i8"   --->   Operation 16 'alloca' 'pix_in_val_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%window_val_2_0_s = alloca i8"   --->   Operation 17 'alloca' 'window_val_2_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%window_val_2_1_s = alloca i8"   --->   Operation 18 'alloca' 'window_val_2_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buff_val_0 = alloca [1280 x i8], align 1" [GAUSS/src/gauss.cpp:37]   --->   Operation 21 'alloca' 'buff_val_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buff_val_1 = alloca [1280 x i8], align 1" [GAUSS/src/gauss.cpp:37]   --->   Operation 22 'alloca' 'buff_val_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->GAUSS/src/gauss.cpp:37]   --->   Operation 23 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->GAUSS/src/gauss.cpp:37]   --->   Operation 24 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %1" [GAUSS/src/gauss.cpp:41]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %6 ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.77ns)   --->   "%exitcond3 = icmp eq i10 %i, -303" [GAUSS/src/gauss.cpp:41]   --->   Operation 27 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 721, i64 721, i64 721)"   --->   Operation 28 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [GAUSS/src/gauss.cpp:41]   --->   Operation 29 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %7, label %2" [GAUSS/src/gauss.cpp:41]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [GAUSS/src/gauss.cpp:41]   --->   Operation 31 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [GAUSS/src/gauss.cpp:41]   --->   Operation 32 'specregionbegin' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.77ns)   --->   "%tmp = icmp ult i10 %i, -304" [GAUSS/src/gauss.cpp:54]   --->   Operation 33 'icmp' 'tmp' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1_10 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %i, i32 1, i32 9)" [GAUSS/src/gauss.cpp:67]   --->   Operation 34 'partselect' 'tmp_1_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp_1_10, 0" [GAUSS/src/gauss.cpp:67]   --->   Operation 35 'icmp' 'icmp' <Predicate = (!exitcond3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.77ns)   --->   "%tmp_2_11 = icmp ne i10 %i, 0" [GAUSS/src/gauss.cpp:74]   --->   Operation 36 'icmp' 'tmp_2_11' <Predicate = (!exitcond3)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %3" [GAUSS/src/gauss.cpp:42]   --->   Operation 37 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void" [GAUSS/src/gauss.cpp:79]   --->   Operation 38 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.83>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%col_assign = phi i11 [ 0, %2 ], [ %j, %._crit_edge10 ]"   --->   Operation 39 'phi' 'col_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.88ns)   --->   "%exitcond = icmp eq i11 %col_assign, -767" [GAUSS/src/gauss.cpp:42]   --->   Operation 40 'icmp' 'exitcond' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1281, i64 1281, i64 1281)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.63ns)   --->   "%j = add i11 %col_assign, 1" [GAUSS/src/gauss.cpp:42]   --->   Operation 42 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %4" [GAUSS/src/gauss.cpp:42]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.88ns)   --->   "%tmp_4 = icmp ult i11 %col_assign, -768" [GAUSS/src/gauss.cpp:48]   --->   Operation 44 'icmp' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = zext i11 %col_assign to i64" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 45 'zext' 'tmp_5' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buff_val_1_addr = getelementptr [1280 x i8]* %buff_val_1, i64 0, i64 %tmp_5" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 46 'getelementptr' 'buff_val_1_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (3.25ns)   --->   "%tmp_2 = load i8* %buff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 47 'load' 'tmp_2' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%buff_val_0_addr = getelementptr [1280 x i8]* %buff_val_0, i64 0, i64 %tmp_5" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 48 'getelementptr' 'buff_val_0_addr' <Predicate = (!exitcond & tmp_4)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%tmp_1 = load i8* %buff_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 49 'load' 'tmp_1' <Predicate = (!exitcond & tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_3 : Operation 50 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_4, %tmp" [GAUSS/src/gauss.cpp:54]   --->   Operation 50 'and' 'or_cond' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %insert_top_row.exit, label %._crit_edge8_ifconv" [GAUSS/src/gauss.cpp:54]   --->   Operation 51 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.88ns)   --->   "%tmp_9 = icmp ne i11 %col_assign, 0" [GAUSS/src/gauss.cpp:74]   --->   Operation 52 'icmp' 'tmp_9' <Predicate = (!exitcond)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns)   --->   "%or_cond7 = and i1 %tmp_2_11, %tmp_9" [GAUSS/src/gauss.cpp:74]   --->   Operation 53 'and' 'or_cond7' <Predicate = (!exitcond)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %or_cond7, label %5, label %._crit_edge10" [GAUSS/src/gauss.cpp:74]   --->   Operation 54 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%tmp_2 = load i8* %buff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 55 'load' 'tmp_2' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%tmp_1 = load i8* %buff_val_0_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 56 'load' 'tmp_1' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 57 [1/1] (3.25ns)   --->   "store i8 %tmp_1, i8* %buff_val_1_addr, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:689->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:853->GAUSS/src/gauss.cpp:49]   --->   Operation 57 'store' <Predicate = (tmp_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i8 %tmp_1, i8* %tmp_1_s" [GAUSS/src/gauss.cpp:50]   --->   Operation 58 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "store i8 %tmp_2, i8* %tmp_2_s" [GAUSS/src/gauss.cpp:51]   --->   Operation 59 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge" [GAUSS/src/gauss.cpp:52]   --->   Operation 60 'br' <Predicate = (tmp_4)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str31)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 61 'specregionbegin' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 62 'specprotocol' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.63ns)   --->   "%tmp_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_V)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 63 'read' 'tmp_12' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str31, i32 %tmp_6)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 64 'specregionend' 'empty' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = zext i11 %col_assign to i64" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->GAUSS/src/gauss.cpp:56]   --->   Operation 65 'zext' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%buff_val_0_addr_1 = getelementptr [1280 x i8]* %buff_val_0, i64 0, i64 %tmp_7" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->GAUSS/src/gauss.cpp:56]   --->   Operation 66 'getelementptr' 'buff_val_0_addr_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "store i8 %tmp_12, i8* %buff_val_0_addr_1, align 1" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->GAUSS/src/gauss.cpp:56]   --->   Operation 67 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %col_assign, i32 1, i32 10)" [GAUSS/src/gauss.cpp:67]   --->   Operation 68 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_8, 0" [GAUSS/src/gauss.cpp:67]   --->   Operation 69 'icmp' 'icmp1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.54>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "store i8 %tmp_12, i8* %pix_in_val_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55]   --->   Operation 70 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %._crit_edge8_ifconv" [GAUSS/src/gauss.cpp:57]   --->   Operation 71 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2_load = load i8* %tmp_2_s" [GAUSS/src/gauss.cpp:61]   --->   Operation 72 'load' 'tmp_2_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_1_load = load i8* %tmp_1_s" [GAUSS/src/gauss.cpp:61]   --->   Operation 73 'load' 'tmp_1_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%window_val_1_0_load_1 = load i8* %window_val_1_0_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 74 'load' 'window_val_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%window_val_2_0_load_1 = load i8* %window_val_2_0_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 75 'load' 'window_val_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%window_val_2_1_load = load i8* %window_val_2_1_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 76 'load' 'window_val_2_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.24ns)   --->   "%pWindow_val_2_0_re = select i1 %tmp_4, i8 %tmp_2_load, i8 %window_val_2_0_load_1" [GAUSS/src/gauss.cpp:61]   --->   Operation 77 'select' 'pWindow_val_2_0_re' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.24ns)   --->   "%pWindow_val_1_0_re = select i1 %tmp_4, i8 %tmp_1_load, i8 %window_val_1_0_load_1" [GAUSS/src/gauss.cpp:61]   --->   Operation 78 'select' 'pWindow_val_1_0_re' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V_1_1_i_cast = zext i8 %window_val_1_0_load_1 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 79 'zext' 'lhs_V_1_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_1_1_i = mul i19 %lhs_V_1_1_i_cast, 836" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 80 'mul' 'ret_V_1_1_i' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_V_2_1_i_cast = zext i8 %window_val_2_0_load_1 to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 81 'zext' 'lhs_V_2_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_2_1_i = mul i18 %lhs_V_2_1_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 82 'mul' 'ret_V_2_1_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V_2_2_i_cast = zext i8 %window_val_2_1_load to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 83 'zext' 'lhs_V_2_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (4.52ns)   --->   "%ret_V_2_2_i = mul i18 %lhs_V_2_2_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 84 'mul' 'ret_V_2_2_i' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i18 %ret_V_2_2_i, %ret_V_2_1_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 85 'add' 'tmp9' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%window_val_1_0_load = load i8* %window_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 86 'load' 'window_val_1_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%window_val_2_0_load = load i8* %window_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 87 'load' 'window_val_2_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %window_val_2_0_load, i8* %window_val_2_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 88 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %pWindow_val_2_0_re, i8* %window_val_2_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 89 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "store i8 %pWindow_val_1_0_re, i8* %window_val_1_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 90 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.62>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader.preheader.i.i, label %._crit_edge" [GAUSS/src/gauss.cpp:48]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%window_val_0_0_load_1 = load i8* %window_val_0_0_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 92 'load' 'window_val_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%window_val_0_1_load = load i8* %window_val_0_1_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 93 'load' 'window_val_0_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%window_val_1_1_load = load i8* %window_val_1_1_s" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 94 'load' 'window_val_1_1_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%window_val_0_0 = load i8* %pix_in_val_0_s" [GAUSS/src/gauss.cpp:61]   --->   Operation 95 'load' 'window_val_0_0' <Predicate = (tmp_4)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.24ns)   --->   "%pWindow_val_0_0_re = select i1 %tmp_4, i8 %window_val_0_0, i8 %window_val_0_0_load_1" [GAUSS/src/gauss.cpp:61]   --->   Operation 96 'select' 'pWindow_val_0_0_re' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%lhs_V_0_i_cast = zext i8 %pWindow_val_0_0_re to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 97 'zext' 'lhs_V_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%ret_V_0_i = mul i18 %lhs_V_0_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 98 'mul' 'ret_V_0_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%lhs_V_0_1_i_cast = zext i8 %window_val_0_0_load_1 to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 99 'zext' 'lhs_V_0_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.52ns)   --->   "%ret_V_0_1_i = mul i18 %lhs_V_0_1_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 100 'mul' 'ret_V_0_1_i' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V_0_2_i_cast = zext i8 %window_val_0_1_load to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 101 'zext' 'lhs_V_0_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V_0_2_i = mul i18 %lhs_V_0_2_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 102 'mul' 'ret_V_0_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%lhs_V_1_i_cast = zext i8 %pWindow_val_1_0_re to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 103 'zext' 'lhs_V_1_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (4.52ns)   --->   "%ret_V_1_i = mul i18 %lhs_V_1_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 104 'mul' 'ret_V_1_i' <Predicate = true> <Delay = 4.52> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_V_1_2_i_cast = zext i8 %window_val_1_1_load to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 105 'zext' 'lhs_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_1_2_i = mul i18 %lhs_V_1_2_i_cast, 507" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 106 'mul' 'ret_V_1_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_1_2_i_cast = zext i18 %ret_V_1_2_i to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 107 'zext' 'ret_V_1_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%lhs_V_2_i_cast = zext i8 %pWindow_val_2_0_re to i18" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 108 'zext' 'lhs_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (3.36ns) (grouped into DSP with root node tmp8)   --->   "%ret_V_2_i = mul i18 %lhs_V_2_i_cast, 307" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 109 'mul' 'ret_V_2_i' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node tmp8)   --->   "%ret_V_2_i_cast = zext i18 %ret_V_2_i to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 110 'zext' 'ret_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i18 %ret_V_0_1_i, %ret_V_0_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 111 'add' 'tmp4' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i18 %ret_V_1_i, %ret_V_0_2_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 112 'add' 'tmp5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i19 %ret_V_1_2_i_cast, %ret_V_1_1_i" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 113 'add' 'tmp7' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp9_cast = zext i18 %tmp9 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 114 'zext' 'tmp9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp8 = add i19 %ret_V_2_i_cast, %tmp9_cast" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 115 'add' 'tmp8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%window_val_0_0_load = load i8* %window_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 116 'load' 'window_val_0_0_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "store i8 %window_val_1_0_load, i8* %window_val_1_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 117 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "store i8 %window_val_0_0_load, i8* %window_val_0_1_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 118 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "store i8 %pWindow_val_0_0_re, i8* %window_val_0_0_s" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:68->GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 119 'store' <Predicate = (!exitcond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.40>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp1 = and i1 %icmp, %icmp1" [GAUSS/src/gauss.cpp:67]   --->   Operation 120 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%or_cond6 = and i1 %or_cond, %tmp1" [GAUSS/src/gauss.cpp:67]   --->   Operation 121 'and' 'or_cond6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i18 %tmp4 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 122 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i18 %tmp5 to i19" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 123 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (2.13ns)   --->   "%tmp3 = add i19 %tmp4_cast, %tmp5_cast" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 124 'add' 'tmp3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i19 %tmp3 to i20" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 125 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i19 %tmp7 to i20" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 126 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp8_cast = zext i19 %tmp8 to i20" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 127 'zext' 'tmp8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i20 %tmp7_cast, %tmp8_cast" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 128 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 129 [1/1] (4.02ns) (root node of TernaryAdder)   --->   "%acc_V_2_2_i = add i20 %tmp3_cast, %tmp6" [GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68]   --->   Operation 129 'add' 'acc_V_2_2_i' <Predicate = true> <Delay = 4.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%v0_assign = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %acc_V_2_2_i, i32 12, i32 19)" [GAUSS/src/gauss.cpp:92->GAUSS/src/gauss.cpp:68]   --->   Operation 130 'partselect' 'v0_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.24ns) (out node of the LUT)   --->   "%tmp_11 = select i1 %or_cond6, i8 %v0_assign, i8 0" [GAUSS/src/gauss.cpp:67]   --->   Operation 131 'select' 'tmp_11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [GAUSS/src/gauss.cpp:42]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [GAUSS/src/gauss.cpp:42]   --->   Operation 133 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [GAUSS/src/gauss.cpp:44]   --->   Operation 134 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str26)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 135 'specregionbegin' 'tmp_10' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str2) nounwind" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 136 'specprotocol' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_V, i8 %tmp_11)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 137 'write' <Predicate = (or_cond7)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str26, i32 %tmp_10)" [/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75]   --->   Operation 138 'specregionend' 'empty_12' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [GAUSS/src/gauss.cpp:76]   --->   Operation 139 'br' <Predicate = (or_cond7)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_3)" [GAUSS/src/gauss.cpp:77]   --->   Operation 140 'specregionend' 'empty_13' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [GAUSS/src/gauss.cpp:42]   --->   Operation 141 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_s)" [GAUSS/src/gauss.cpp:78]   --->   Operation 142 'specregionend' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "br label %1" [GAUSS/src/gauss.cpp:41]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', GAUSS/src/gauss.cpp:41) [20]  (1.77 ns)

 <State 2>: 2.75ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', GAUSS/src/gauss.cpp:41) [21]  (1.77 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 3.84ns
The critical path consists of the following:
	'icmp' operation ('exitcond', GAUSS/src/gauss.cpp:42) [35]  (1.88 ns)
	blocking operation 1.96 ns on control path)

 <State 4>: 6.89ns
The critical path consists of the following:
	fifo read on port 'img_in_data_stream_V' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55) [61]  (3.63 ns)
	'store' operation (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:797->GAUSS/src/gauss.cpp:56) of variable 'tmp', /opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->GAUSS/src/gauss.cpp:55 on array 'buff.val[0]', GAUSS/src/gauss.cpp:37 [65]  (3.25 ns)

 <State 5>: 7.54ns
The critical path consists of the following:
	'load' operation ('window_val_2_1_load', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) on local variable 'Window<3, 3, unsigned char>.val[2][2]' [77]  (0 ns)
	'mul' operation ('ret_V_2_2_i', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) [104]  (4.52 ns)
	'add' operation of DSP[113] ('tmp9', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) [113]  (3.02 ns)

 <State 6>: 7.63ns
The critical path consists of the following:
	'load' operation ('window_val_0_0_load_1', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) on local variable 'Window<3, 3, unsigned char>.val[0][1]' [71]  (0 ns)
	'select' operation ('pWindow.val[0][0]', GAUSS/src/gauss.cpp:61) [80]  (1.25 ns)
	'mul' operation of DSP[105] ('ret_V_0_i', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) [86]  (3.36 ns)
	'add' operation of DSP[105] ('tmp4', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) [105]  (3.02 ns)

 <State 7>: 7.4ns
The critical path consists of the following:
	'add' operation ('tmp3', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) [109]  (2.14 ns)
	'add' operation ('acc_V_2_2_i', GAUSS/src/gauss.cpp:89->GAUSS/src/gauss.cpp:68) [118]  (4.02 ns)
	'select' operation ('tmp', GAUSS/src/gauss.cpp:67) [120]  (1.25 ns)

 <State 8>: 3.63ns
The critical path consists of the following:
	fifo write on port 'img_out_data_stream_V' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->GAUSS/src/gauss.cpp:75) [127]  (3.63 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
