Classic Timing Analyzer report for ea01m02e01
Thu May 03 21:06:07 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.654 ns    ; D              ; inst~_emulated ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.877 ns    ; inst~_emulated ; Q              ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.269 ns    ; SET            ; Q              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.424 ns   ; D              ; inst~_emulated ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To             ; To Clock ;
+-------+--------------+------------+------+----------------+----------+
; N/A   ; None         ; 2.654 ns   ; D    ; inst~_emulated ; CLK      ;
+-------+--------------+------------+------+----------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+----------------+----+------------+
; Slack ; Required tco ; Actual tco ; From           ; To ; From Clock ;
+-------+--------------+------------+----------------+----+------------+
; N/A   ; None         ; 7.877 ns   ; inst~_emulated ; Q  ; CLK        ;
+-------+--------------+------------+----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 5.269 ns        ; SET  ; Q  ;
; N/A   ; None              ; 5.137 ns        ; CLR  ; Q  ;
+-------+-------------------+-----------------+------+----+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To             ; To Clock ;
+---------------+-------------+-----------+------+----------------+----------+
; N/A           ; None        ; -2.424 ns ; D    ; inst~_emulated ; CLK      ;
+---------------+-------------+-----------+------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 03 21:06:05 2018
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off ea01m02e01 -c ea01m02e01 --speed=6
Info: Started post-fitting delay annotation
Warning: Found 1 output pins without output pin load capacitance assignment
    Info: Pin "Q" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "inst~_emulated" (data pin = "D", clock pin = "CLK") is 2.654 ns
    Info: + Longest pin to register delay is 6.267 ns
        Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(5.038 ns) + CELL(0.275 ns) = 6.183 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.267 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.229 ns ( 19.61 % )
        Info: Total interconnect delay = 5.038 ns ( 80.39 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(2.230 ns) + CELL(0.537 ns) = 3.577 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.347 ns ( 37.66 % )
        Info: Total interconnect delay = 2.230 ns ( 62.34 % )
Info: tco from clock "CLK" to destination pin "Q" through register "inst~_emulated" is 7.877 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(2.230 ns) + CELL(0.537 ns) = 3.577 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.347 ns ( 37.66 % )
        Info: Total interconnect delay = 2.230 ns ( 62.34 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.050 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: 2: + IC(0.303 ns) + CELL(0.389 ns) = 0.692 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'inst~head_lut'
        Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 4.050 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 3.177 ns ( 78.44 % )
        Info: Total interconnect delay = 0.873 ns ( 21.56 % )
Info: Longest tpd from source pin "SET" to destination pin "Q" is 5.269 ns
    Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'SET'
    Info: 2: + IC(0.657 ns) + CELL(0.275 ns) = 1.911 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'inst~head_lut'
    Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 5.269 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'Q'
    Info: Total cell delay = 4.042 ns ( 76.71 % )
    Info: Total interconnect delay = 1.227 ns ( 23.29 % )
Info: th for register "inst~_emulated" (data pin = "D", clock pin = "CLK") is -2.424 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(2.230 ns) + CELL(0.537 ns) = 3.577 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.347 ns ( 37.66 % )
        Info: Total interconnect delay = 2.230 ns ( 62.34 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.267 ns
        Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 1; PIN Node = 'D'
        Info: 2: + IC(5.038 ns) + CELL(0.275 ns) = 6.183 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'inst~data_lut'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.267 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'
        Info: Total cell delay = 1.229 ns ( 19.61 % )
        Info: Total interconnect delay = 5.038 ns ( 80.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu May 03 21:06:07 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


