// Seed: 3345392187
module module_0 ();
  logic id_1 = id_1, id_2, id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  wire id_7;
  ;
  logic [1 : -1] id_8;
endmodule
module module_2 (
    input  supply0 id_0,
    input  uwire   id_1,
    input  supply0 id_2,
    input  supply1 id_3,
    output supply0 id_4
);
  tri1 id_6;
  module_0 modCall_1 ();
  assign id_6 = id_3 || 1'b0 - -1;
endmodule
