// Seed: 3541897506
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_1  = 0;
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  for (id_3 = id_1 | id_1; 1; id_2 = id_2) assign id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  assign id_1 = id_1;
  wire id_2;
  always id_1 <= -1'b0;
endmodule
module module_3 (
    input  wor  id_0,
    output wire id_1,
    output wand id_2,
    input  tri0 id_3
);
  assign id_2.id_3 = -1;
  module_2 modCall_1 ();
  wire id_5;
endmodule
