#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001dae541edc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001dae541ef50 .scope module, "tb_single_cycle_cpu" "tb_single_cycle_cpu" 3 3;
 .timescale -9 -12;
v000001dae54a9390_0 .var "clk", 0 0;
v000001dae54aac90_0 .net "debug_out", 63 0, L_000001dae541a1e0;  1 drivers
v000001dae54aa290_0 .var "rst", 0 0;
S_000001dae5418930 .scope module, "uut" "single_cycle_cpu" 3 7, 4 3 0, S_000001dae541ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "debug_out";
v000001dae54a91b0_0 .net "alu_control", 2 0, v000001dae5445f50_0;  1 drivers
v000001dae54aa3d0_0 .net "alu_result", 63 0, v000001dae54450f0_0;  1 drivers
v000001dae54aa8d0_0 .net "alu_src", 0 0, v000001dae5444790_0;  1 drivers
v000001dae54a9250_0 .net "branch", 0 0, v000001dae54459b0_0;  1 drivers
v000001dae54aa470_0 .net "clk", 0 0, v000001dae54a9390_0;  1 drivers
v000001dae54aaa10_0 .net "debug_out", 63 0, L_000001dae541a1e0;  alias, 1 drivers
v000001dae54a9a70_0 .net "imm", 63 0, L_000001dae54f37c0;  1 drivers
v000001dae54aa0b0_0 .net "instruction", 31 0, L_000001dae54198b0;  1 drivers
v000001dae54aa790_0 .net "mem_read", 0 0, v000001dae5446130_0;  1 drivers
v000001dae54aaab0_0 .net "mem_to_reg", 0 0, v000001dae5445eb0_0;  1 drivers
v000001dae54aab50_0 .net "mem_write", 0 0, v000001dae54457d0_0;  1 drivers
v000001dae54a9cf0_0 .net "pc", 63 0, v000001dae5499fd0_0;  1 drivers
v000001dae54a97f0_0 .net "rd_addr", 4 0, L_000001dae54f3cc0;  1 drivers
v000001dae54a99d0_0 .net "read_data_memory", 63 0, v000001dae5444a10_0;  1 drivers
v000001dae54aad30_0 .net "reg_write", 0 0, v000001dae5444f10_0;  1 drivers
v000001dae54a9f70_0 .net "rst", 0 0, v000001dae54aa290_0;  1 drivers
v000001dae54aa510_0 .net "write_data_memory", 63 0, L_000001dae5419fb0;  1 drivers
v000001dae54aabf0_0 .net "zero", 0 0, L_000001dae54f39a0;  1 drivers
L_000001dae54aa5b0 .part v000001dae5499fd0_0, 0, 32;
L_000001dae54f4800 .part L_000001dae54198b0, 0, 7;
L_000001dae54f3fe0 .part L_000001dae54198b0, 12, 3;
L_000001dae54f4b20 .part L_000001dae54198b0, 25, 7;
L_000001dae54f4c60 .part v000001dae54450f0_0, 0, 32;
S_000001dae5418ac0 .scope module, "cu" "control_unit" 4 48, 5 3 0, S_000001dae5418930;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "alu_control";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 1 "alu_src";
    .port_info 9 /OUTPUT 1 "branch";
v000001dae5445f50_0 .var "alu_control", 2 0;
v000001dae5444790_0 .var "alu_src", 0 0;
v000001dae54459b0_0 .var "branch", 0 0;
v000001dae54454b0_0 .net "funct3", 2 0, L_000001dae54f3fe0;  1 drivers
v000001dae5444bf0_0 .net "funct7", 6 0, L_000001dae54f4b20;  1 drivers
v000001dae5446130_0 .var "mem_read", 0 0;
v000001dae5445eb0_0 .var "mem_to_reg", 0 0;
v000001dae54457d0_0 .var "mem_write", 0 0;
v000001dae5445ff0_0 .net "opcode", 6 0, L_000001dae54f4800;  1 drivers
v000001dae5444f10_0 .var "reg_write", 0 0;
E_000001dae542d910 .event anyedge, v000001dae5445ff0_0, v000001dae54454b0_0, v000001dae5444bf0_0;
S_000001dae5407b90 .scope module, "data_memory" "data_mem" 4 62, 6 1 0, S_000001dae5418930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 64 "wr_data";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 1 "rd_enable";
    .port_info 6 /OUTPUT 64 "rd_data";
P_000001dae5418730 .param/l "mem_size" 0 6 2, +C4<00000000000000000000000100000000>;
P_000001dae5418768 .param/str "rom_file" 0 6 4, "programs/data.mem";
P_000001dae54187a0 .param/l "rom_size" 0 6 3, +C4<00000000000000000000000000000100>;
v000001dae54452d0_0 .net "addr", 31 0, L_000001dae54f4c60;  1 drivers
v000001dae5446630_0 .net "clk", 0 0, v000001dae54a9390_0;  alias, 1 drivers
v000001dae54448d0 .array "memory", 255 0, 63 0;
v000001dae5444a10_0 .var "rd_data", 63 0;
v000001dae5444c90_0 .net "rd_enable", 0 0, v000001dae5446130_0;  alias, 1 drivers
v000001dae5444d30_0 .net "rst", 0 0, v000001dae54aa290_0;  alias, 1 drivers
v000001dae5444e70_0 .var "word_addr", 31 0;
v000001dae5445370_0 .net "wr_data", 63 0, L_000001dae5419fb0;  alias, 1 drivers
v000001dae5445550_0 .net "wr_enable", 0 0, v000001dae54457d0_0;  alias, 1 drivers
v000001dae54448d0_0 .array/port v000001dae54448d0, 0;
v000001dae54448d0_1 .array/port v000001dae54448d0, 1;
E_000001dae542da50/0 .event anyedge, v000001dae5446130_0, v000001dae5444e70_0, v000001dae54448d0_0, v000001dae54448d0_1;
v000001dae54448d0_2 .array/port v000001dae54448d0, 2;
v000001dae54448d0_3 .array/port v000001dae54448d0, 3;
v000001dae54448d0_4 .array/port v000001dae54448d0, 4;
v000001dae54448d0_5 .array/port v000001dae54448d0, 5;
E_000001dae542da50/1 .event anyedge, v000001dae54448d0_2, v000001dae54448d0_3, v000001dae54448d0_4, v000001dae54448d0_5;
v000001dae54448d0_6 .array/port v000001dae54448d0, 6;
v000001dae54448d0_7 .array/port v000001dae54448d0, 7;
v000001dae54448d0_8 .array/port v000001dae54448d0, 8;
v000001dae54448d0_9 .array/port v000001dae54448d0, 9;
E_000001dae542da50/2 .event anyedge, v000001dae54448d0_6, v000001dae54448d0_7, v000001dae54448d0_8, v000001dae54448d0_9;
v000001dae54448d0_10 .array/port v000001dae54448d0, 10;
v000001dae54448d0_11 .array/port v000001dae54448d0, 11;
v000001dae54448d0_12 .array/port v000001dae54448d0, 12;
v000001dae54448d0_13 .array/port v000001dae54448d0, 13;
E_000001dae542da50/3 .event anyedge, v000001dae54448d0_10, v000001dae54448d0_11, v000001dae54448d0_12, v000001dae54448d0_13;
v000001dae54448d0_14 .array/port v000001dae54448d0, 14;
v000001dae54448d0_15 .array/port v000001dae54448d0, 15;
v000001dae54448d0_16 .array/port v000001dae54448d0, 16;
v000001dae54448d0_17 .array/port v000001dae54448d0, 17;
E_000001dae542da50/4 .event anyedge, v000001dae54448d0_14, v000001dae54448d0_15, v000001dae54448d0_16, v000001dae54448d0_17;
v000001dae54448d0_18 .array/port v000001dae54448d0, 18;
v000001dae54448d0_19 .array/port v000001dae54448d0, 19;
v000001dae54448d0_20 .array/port v000001dae54448d0, 20;
v000001dae54448d0_21 .array/port v000001dae54448d0, 21;
E_000001dae542da50/5 .event anyedge, v000001dae54448d0_18, v000001dae54448d0_19, v000001dae54448d0_20, v000001dae54448d0_21;
v000001dae54448d0_22 .array/port v000001dae54448d0, 22;
v000001dae54448d0_23 .array/port v000001dae54448d0, 23;
v000001dae54448d0_24 .array/port v000001dae54448d0, 24;
v000001dae54448d0_25 .array/port v000001dae54448d0, 25;
E_000001dae542da50/6 .event anyedge, v000001dae54448d0_22, v000001dae54448d0_23, v000001dae54448d0_24, v000001dae54448d0_25;
v000001dae54448d0_26 .array/port v000001dae54448d0, 26;
v000001dae54448d0_27 .array/port v000001dae54448d0, 27;
v000001dae54448d0_28 .array/port v000001dae54448d0, 28;
v000001dae54448d0_29 .array/port v000001dae54448d0, 29;
E_000001dae542da50/7 .event anyedge, v000001dae54448d0_26, v000001dae54448d0_27, v000001dae54448d0_28, v000001dae54448d0_29;
v000001dae54448d0_30 .array/port v000001dae54448d0, 30;
v000001dae54448d0_31 .array/port v000001dae54448d0, 31;
v000001dae54448d0_32 .array/port v000001dae54448d0, 32;
v000001dae54448d0_33 .array/port v000001dae54448d0, 33;
E_000001dae542da50/8 .event anyedge, v000001dae54448d0_30, v000001dae54448d0_31, v000001dae54448d0_32, v000001dae54448d0_33;
v000001dae54448d0_34 .array/port v000001dae54448d0, 34;
v000001dae54448d0_35 .array/port v000001dae54448d0, 35;
v000001dae54448d0_36 .array/port v000001dae54448d0, 36;
v000001dae54448d0_37 .array/port v000001dae54448d0, 37;
E_000001dae542da50/9 .event anyedge, v000001dae54448d0_34, v000001dae54448d0_35, v000001dae54448d0_36, v000001dae54448d0_37;
v000001dae54448d0_38 .array/port v000001dae54448d0, 38;
v000001dae54448d0_39 .array/port v000001dae54448d0, 39;
v000001dae54448d0_40 .array/port v000001dae54448d0, 40;
v000001dae54448d0_41 .array/port v000001dae54448d0, 41;
E_000001dae542da50/10 .event anyedge, v000001dae54448d0_38, v000001dae54448d0_39, v000001dae54448d0_40, v000001dae54448d0_41;
v000001dae54448d0_42 .array/port v000001dae54448d0, 42;
v000001dae54448d0_43 .array/port v000001dae54448d0, 43;
v000001dae54448d0_44 .array/port v000001dae54448d0, 44;
v000001dae54448d0_45 .array/port v000001dae54448d0, 45;
E_000001dae542da50/11 .event anyedge, v000001dae54448d0_42, v000001dae54448d0_43, v000001dae54448d0_44, v000001dae54448d0_45;
v000001dae54448d0_46 .array/port v000001dae54448d0, 46;
v000001dae54448d0_47 .array/port v000001dae54448d0, 47;
v000001dae54448d0_48 .array/port v000001dae54448d0, 48;
v000001dae54448d0_49 .array/port v000001dae54448d0, 49;
E_000001dae542da50/12 .event anyedge, v000001dae54448d0_46, v000001dae54448d0_47, v000001dae54448d0_48, v000001dae54448d0_49;
v000001dae54448d0_50 .array/port v000001dae54448d0, 50;
v000001dae54448d0_51 .array/port v000001dae54448d0, 51;
v000001dae54448d0_52 .array/port v000001dae54448d0, 52;
v000001dae54448d0_53 .array/port v000001dae54448d0, 53;
E_000001dae542da50/13 .event anyedge, v000001dae54448d0_50, v000001dae54448d0_51, v000001dae54448d0_52, v000001dae54448d0_53;
v000001dae54448d0_54 .array/port v000001dae54448d0, 54;
v000001dae54448d0_55 .array/port v000001dae54448d0, 55;
v000001dae54448d0_56 .array/port v000001dae54448d0, 56;
v000001dae54448d0_57 .array/port v000001dae54448d0, 57;
E_000001dae542da50/14 .event anyedge, v000001dae54448d0_54, v000001dae54448d0_55, v000001dae54448d0_56, v000001dae54448d0_57;
v000001dae54448d0_58 .array/port v000001dae54448d0, 58;
v000001dae54448d0_59 .array/port v000001dae54448d0, 59;
v000001dae54448d0_60 .array/port v000001dae54448d0, 60;
v000001dae54448d0_61 .array/port v000001dae54448d0, 61;
E_000001dae542da50/15 .event anyedge, v000001dae54448d0_58, v000001dae54448d0_59, v000001dae54448d0_60, v000001dae54448d0_61;
v000001dae54448d0_62 .array/port v000001dae54448d0, 62;
v000001dae54448d0_63 .array/port v000001dae54448d0, 63;
v000001dae54448d0_64 .array/port v000001dae54448d0, 64;
v000001dae54448d0_65 .array/port v000001dae54448d0, 65;
E_000001dae542da50/16 .event anyedge, v000001dae54448d0_62, v000001dae54448d0_63, v000001dae54448d0_64, v000001dae54448d0_65;
v000001dae54448d0_66 .array/port v000001dae54448d0, 66;
v000001dae54448d0_67 .array/port v000001dae54448d0, 67;
v000001dae54448d0_68 .array/port v000001dae54448d0, 68;
v000001dae54448d0_69 .array/port v000001dae54448d0, 69;
E_000001dae542da50/17 .event anyedge, v000001dae54448d0_66, v000001dae54448d0_67, v000001dae54448d0_68, v000001dae54448d0_69;
v000001dae54448d0_70 .array/port v000001dae54448d0, 70;
v000001dae54448d0_71 .array/port v000001dae54448d0, 71;
v000001dae54448d0_72 .array/port v000001dae54448d0, 72;
v000001dae54448d0_73 .array/port v000001dae54448d0, 73;
E_000001dae542da50/18 .event anyedge, v000001dae54448d0_70, v000001dae54448d0_71, v000001dae54448d0_72, v000001dae54448d0_73;
v000001dae54448d0_74 .array/port v000001dae54448d0, 74;
v000001dae54448d0_75 .array/port v000001dae54448d0, 75;
v000001dae54448d0_76 .array/port v000001dae54448d0, 76;
v000001dae54448d0_77 .array/port v000001dae54448d0, 77;
E_000001dae542da50/19 .event anyedge, v000001dae54448d0_74, v000001dae54448d0_75, v000001dae54448d0_76, v000001dae54448d0_77;
v000001dae54448d0_78 .array/port v000001dae54448d0, 78;
v000001dae54448d0_79 .array/port v000001dae54448d0, 79;
v000001dae54448d0_80 .array/port v000001dae54448d0, 80;
v000001dae54448d0_81 .array/port v000001dae54448d0, 81;
E_000001dae542da50/20 .event anyedge, v000001dae54448d0_78, v000001dae54448d0_79, v000001dae54448d0_80, v000001dae54448d0_81;
v000001dae54448d0_82 .array/port v000001dae54448d0, 82;
v000001dae54448d0_83 .array/port v000001dae54448d0, 83;
v000001dae54448d0_84 .array/port v000001dae54448d0, 84;
v000001dae54448d0_85 .array/port v000001dae54448d0, 85;
E_000001dae542da50/21 .event anyedge, v000001dae54448d0_82, v000001dae54448d0_83, v000001dae54448d0_84, v000001dae54448d0_85;
v000001dae54448d0_86 .array/port v000001dae54448d0, 86;
v000001dae54448d0_87 .array/port v000001dae54448d0, 87;
v000001dae54448d0_88 .array/port v000001dae54448d0, 88;
v000001dae54448d0_89 .array/port v000001dae54448d0, 89;
E_000001dae542da50/22 .event anyedge, v000001dae54448d0_86, v000001dae54448d0_87, v000001dae54448d0_88, v000001dae54448d0_89;
v000001dae54448d0_90 .array/port v000001dae54448d0, 90;
v000001dae54448d0_91 .array/port v000001dae54448d0, 91;
v000001dae54448d0_92 .array/port v000001dae54448d0, 92;
v000001dae54448d0_93 .array/port v000001dae54448d0, 93;
E_000001dae542da50/23 .event anyedge, v000001dae54448d0_90, v000001dae54448d0_91, v000001dae54448d0_92, v000001dae54448d0_93;
v000001dae54448d0_94 .array/port v000001dae54448d0, 94;
v000001dae54448d0_95 .array/port v000001dae54448d0, 95;
v000001dae54448d0_96 .array/port v000001dae54448d0, 96;
v000001dae54448d0_97 .array/port v000001dae54448d0, 97;
E_000001dae542da50/24 .event anyedge, v000001dae54448d0_94, v000001dae54448d0_95, v000001dae54448d0_96, v000001dae54448d0_97;
v000001dae54448d0_98 .array/port v000001dae54448d0, 98;
v000001dae54448d0_99 .array/port v000001dae54448d0, 99;
v000001dae54448d0_100 .array/port v000001dae54448d0, 100;
v000001dae54448d0_101 .array/port v000001dae54448d0, 101;
E_000001dae542da50/25 .event anyedge, v000001dae54448d0_98, v000001dae54448d0_99, v000001dae54448d0_100, v000001dae54448d0_101;
v000001dae54448d0_102 .array/port v000001dae54448d0, 102;
v000001dae54448d0_103 .array/port v000001dae54448d0, 103;
v000001dae54448d0_104 .array/port v000001dae54448d0, 104;
v000001dae54448d0_105 .array/port v000001dae54448d0, 105;
E_000001dae542da50/26 .event anyedge, v000001dae54448d0_102, v000001dae54448d0_103, v000001dae54448d0_104, v000001dae54448d0_105;
v000001dae54448d0_106 .array/port v000001dae54448d0, 106;
v000001dae54448d0_107 .array/port v000001dae54448d0, 107;
v000001dae54448d0_108 .array/port v000001dae54448d0, 108;
v000001dae54448d0_109 .array/port v000001dae54448d0, 109;
E_000001dae542da50/27 .event anyedge, v000001dae54448d0_106, v000001dae54448d0_107, v000001dae54448d0_108, v000001dae54448d0_109;
v000001dae54448d0_110 .array/port v000001dae54448d0, 110;
v000001dae54448d0_111 .array/port v000001dae54448d0, 111;
v000001dae54448d0_112 .array/port v000001dae54448d0, 112;
v000001dae54448d0_113 .array/port v000001dae54448d0, 113;
E_000001dae542da50/28 .event anyedge, v000001dae54448d0_110, v000001dae54448d0_111, v000001dae54448d0_112, v000001dae54448d0_113;
v000001dae54448d0_114 .array/port v000001dae54448d0, 114;
v000001dae54448d0_115 .array/port v000001dae54448d0, 115;
v000001dae54448d0_116 .array/port v000001dae54448d0, 116;
v000001dae54448d0_117 .array/port v000001dae54448d0, 117;
E_000001dae542da50/29 .event anyedge, v000001dae54448d0_114, v000001dae54448d0_115, v000001dae54448d0_116, v000001dae54448d0_117;
v000001dae54448d0_118 .array/port v000001dae54448d0, 118;
v000001dae54448d0_119 .array/port v000001dae54448d0, 119;
v000001dae54448d0_120 .array/port v000001dae54448d0, 120;
v000001dae54448d0_121 .array/port v000001dae54448d0, 121;
E_000001dae542da50/30 .event anyedge, v000001dae54448d0_118, v000001dae54448d0_119, v000001dae54448d0_120, v000001dae54448d0_121;
v000001dae54448d0_122 .array/port v000001dae54448d0, 122;
v000001dae54448d0_123 .array/port v000001dae54448d0, 123;
v000001dae54448d0_124 .array/port v000001dae54448d0, 124;
v000001dae54448d0_125 .array/port v000001dae54448d0, 125;
E_000001dae542da50/31 .event anyedge, v000001dae54448d0_122, v000001dae54448d0_123, v000001dae54448d0_124, v000001dae54448d0_125;
v000001dae54448d0_126 .array/port v000001dae54448d0, 126;
v000001dae54448d0_127 .array/port v000001dae54448d0, 127;
v000001dae54448d0_128 .array/port v000001dae54448d0, 128;
v000001dae54448d0_129 .array/port v000001dae54448d0, 129;
E_000001dae542da50/32 .event anyedge, v000001dae54448d0_126, v000001dae54448d0_127, v000001dae54448d0_128, v000001dae54448d0_129;
v000001dae54448d0_130 .array/port v000001dae54448d0, 130;
v000001dae54448d0_131 .array/port v000001dae54448d0, 131;
v000001dae54448d0_132 .array/port v000001dae54448d0, 132;
v000001dae54448d0_133 .array/port v000001dae54448d0, 133;
E_000001dae542da50/33 .event anyedge, v000001dae54448d0_130, v000001dae54448d0_131, v000001dae54448d0_132, v000001dae54448d0_133;
v000001dae54448d0_134 .array/port v000001dae54448d0, 134;
v000001dae54448d0_135 .array/port v000001dae54448d0, 135;
v000001dae54448d0_136 .array/port v000001dae54448d0, 136;
v000001dae54448d0_137 .array/port v000001dae54448d0, 137;
E_000001dae542da50/34 .event anyedge, v000001dae54448d0_134, v000001dae54448d0_135, v000001dae54448d0_136, v000001dae54448d0_137;
v000001dae54448d0_138 .array/port v000001dae54448d0, 138;
v000001dae54448d0_139 .array/port v000001dae54448d0, 139;
v000001dae54448d0_140 .array/port v000001dae54448d0, 140;
v000001dae54448d0_141 .array/port v000001dae54448d0, 141;
E_000001dae542da50/35 .event anyedge, v000001dae54448d0_138, v000001dae54448d0_139, v000001dae54448d0_140, v000001dae54448d0_141;
v000001dae54448d0_142 .array/port v000001dae54448d0, 142;
v000001dae54448d0_143 .array/port v000001dae54448d0, 143;
v000001dae54448d0_144 .array/port v000001dae54448d0, 144;
v000001dae54448d0_145 .array/port v000001dae54448d0, 145;
E_000001dae542da50/36 .event anyedge, v000001dae54448d0_142, v000001dae54448d0_143, v000001dae54448d0_144, v000001dae54448d0_145;
v000001dae54448d0_146 .array/port v000001dae54448d0, 146;
v000001dae54448d0_147 .array/port v000001dae54448d0, 147;
v000001dae54448d0_148 .array/port v000001dae54448d0, 148;
v000001dae54448d0_149 .array/port v000001dae54448d0, 149;
E_000001dae542da50/37 .event anyedge, v000001dae54448d0_146, v000001dae54448d0_147, v000001dae54448d0_148, v000001dae54448d0_149;
v000001dae54448d0_150 .array/port v000001dae54448d0, 150;
v000001dae54448d0_151 .array/port v000001dae54448d0, 151;
v000001dae54448d0_152 .array/port v000001dae54448d0, 152;
v000001dae54448d0_153 .array/port v000001dae54448d0, 153;
E_000001dae542da50/38 .event anyedge, v000001dae54448d0_150, v000001dae54448d0_151, v000001dae54448d0_152, v000001dae54448d0_153;
v000001dae54448d0_154 .array/port v000001dae54448d0, 154;
v000001dae54448d0_155 .array/port v000001dae54448d0, 155;
v000001dae54448d0_156 .array/port v000001dae54448d0, 156;
v000001dae54448d0_157 .array/port v000001dae54448d0, 157;
E_000001dae542da50/39 .event anyedge, v000001dae54448d0_154, v000001dae54448d0_155, v000001dae54448d0_156, v000001dae54448d0_157;
v000001dae54448d0_158 .array/port v000001dae54448d0, 158;
v000001dae54448d0_159 .array/port v000001dae54448d0, 159;
v000001dae54448d0_160 .array/port v000001dae54448d0, 160;
v000001dae54448d0_161 .array/port v000001dae54448d0, 161;
E_000001dae542da50/40 .event anyedge, v000001dae54448d0_158, v000001dae54448d0_159, v000001dae54448d0_160, v000001dae54448d0_161;
v000001dae54448d0_162 .array/port v000001dae54448d0, 162;
v000001dae54448d0_163 .array/port v000001dae54448d0, 163;
v000001dae54448d0_164 .array/port v000001dae54448d0, 164;
v000001dae54448d0_165 .array/port v000001dae54448d0, 165;
E_000001dae542da50/41 .event anyedge, v000001dae54448d0_162, v000001dae54448d0_163, v000001dae54448d0_164, v000001dae54448d0_165;
v000001dae54448d0_166 .array/port v000001dae54448d0, 166;
v000001dae54448d0_167 .array/port v000001dae54448d0, 167;
v000001dae54448d0_168 .array/port v000001dae54448d0, 168;
v000001dae54448d0_169 .array/port v000001dae54448d0, 169;
E_000001dae542da50/42 .event anyedge, v000001dae54448d0_166, v000001dae54448d0_167, v000001dae54448d0_168, v000001dae54448d0_169;
v000001dae54448d0_170 .array/port v000001dae54448d0, 170;
v000001dae54448d0_171 .array/port v000001dae54448d0, 171;
v000001dae54448d0_172 .array/port v000001dae54448d0, 172;
v000001dae54448d0_173 .array/port v000001dae54448d0, 173;
E_000001dae542da50/43 .event anyedge, v000001dae54448d0_170, v000001dae54448d0_171, v000001dae54448d0_172, v000001dae54448d0_173;
v000001dae54448d0_174 .array/port v000001dae54448d0, 174;
v000001dae54448d0_175 .array/port v000001dae54448d0, 175;
v000001dae54448d0_176 .array/port v000001dae54448d0, 176;
v000001dae54448d0_177 .array/port v000001dae54448d0, 177;
E_000001dae542da50/44 .event anyedge, v000001dae54448d0_174, v000001dae54448d0_175, v000001dae54448d0_176, v000001dae54448d0_177;
v000001dae54448d0_178 .array/port v000001dae54448d0, 178;
v000001dae54448d0_179 .array/port v000001dae54448d0, 179;
v000001dae54448d0_180 .array/port v000001dae54448d0, 180;
v000001dae54448d0_181 .array/port v000001dae54448d0, 181;
E_000001dae542da50/45 .event anyedge, v000001dae54448d0_178, v000001dae54448d0_179, v000001dae54448d0_180, v000001dae54448d0_181;
v000001dae54448d0_182 .array/port v000001dae54448d0, 182;
v000001dae54448d0_183 .array/port v000001dae54448d0, 183;
v000001dae54448d0_184 .array/port v000001dae54448d0, 184;
v000001dae54448d0_185 .array/port v000001dae54448d0, 185;
E_000001dae542da50/46 .event anyedge, v000001dae54448d0_182, v000001dae54448d0_183, v000001dae54448d0_184, v000001dae54448d0_185;
v000001dae54448d0_186 .array/port v000001dae54448d0, 186;
v000001dae54448d0_187 .array/port v000001dae54448d0, 187;
v000001dae54448d0_188 .array/port v000001dae54448d0, 188;
v000001dae54448d0_189 .array/port v000001dae54448d0, 189;
E_000001dae542da50/47 .event anyedge, v000001dae54448d0_186, v000001dae54448d0_187, v000001dae54448d0_188, v000001dae54448d0_189;
v000001dae54448d0_190 .array/port v000001dae54448d0, 190;
v000001dae54448d0_191 .array/port v000001dae54448d0, 191;
v000001dae54448d0_192 .array/port v000001dae54448d0, 192;
v000001dae54448d0_193 .array/port v000001dae54448d0, 193;
E_000001dae542da50/48 .event anyedge, v000001dae54448d0_190, v000001dae54448d0_191, v000001dae54448d0_192, v000001dae54448d0_193;
v000001dae54448d0_194 .array/port v000001dae54448d0, 194;
v000001dae54448d0_195 .array/port v000001dae54448d0, 195;
v000001dae54448d0_196 .array/port v000001dae54448d0, 196;
v000001dae54448d0_197 .array/port v000001dae54448d0, 197;
E_000001dae542da50/49 .event anyedge, v000001dae54448d0_194, v000001dae54448d0_195, v000001dae54448d0_196, v000001dae54448d0_197;
v000001dae54448d0_198 .array/port v000001dae54448d0, 198;
v000001dae54448d0_199 .array/port v000001dae54448d0, 199;
v000001dae54448d0_200 .array/port v000001dae54448d0, 200;
v000001dae54448d0_201 .array/port v000001dae54448d0, 201;
E_000001dae542da50/50 .event anyedge, v000001dae54448d0_198, v000001dae54448d0_199, v000001dae54448d0_200, v000001dae54448d0_201;
v000001dae54448d0_202 .array/port v000001dae54448d0, 202;
v000001dae54448d0_203 .array/port v000001dae54448d0, 203;
v000001dae54448d0_204 .array/port v000001dae54448d0, 204;
v000001dae54448d0_205 .array/port v000001dae54448d0, 205;
E_000001dae542da50/51 .event anyedge, v000001dae54448d0_202, v000001dae54448d0_203, v000001dae54448d0_204, v000001dae54448d0_205;
v000001dae54448d0_206 .array/port v000001dae54448d0, 206;
v000001dae54448d0_207 .array/port v000001dae54448d0, 207;
v000001dae54448d0_208 .array/port v000001dae54448d0, 208;
v000001dae54448d0_209 .array/port v000001dae54448d0, 209;
E_000001dae542da50/52 .event anyedge, v000001dae54448d0_206, v000001dae54448d0_207, v000001dae54448d0_208, v000001dae54448d0_209;
v000001dae54448d0_210 .array/port v000001dae54448d0, 210;
v000001dae54448d0_211 .array/port v000001dae54448d0, 211;
v000001dae54448d0_212 .array/port v000001dae54448d0, 212;
v000001dae54448d0_213 .array/port v000001dae54448d0, 213;
E_000001dae542da50/53 .event anyedge, v000001dae54448d0_210, v000001dae54448d0_211, v000001dae54448d0_212, v000001dae54448d0_213;
v000001dae54448d0_214 .array/port v000001dae54448d0, 214;
v000001dae54448d0_215 .array/port v000001dae54448d0, 215;
v000001dae54448d0_216 .array/port v000001dae54448d0, 216;
v000001dae54448d0_217 .array/port v000001dae54448d0, 217;
E_000001dae542da50/54 .event anyedge, v000001dae54448d0_214, v000001dae54448d0_215, v000001dae54448d0_216, v000001dae54448d0_217;
v000001dae54448d0_218 .array/port v000001dae54448d0, 218;
v000001dae54448d0_219 .array/port v000001dae54448d0, 219;
v000001dae54448d0_220 .array/port v000001dae54448d0, 220;
v000001dae54448d0_221 .array/port v000001dae54448d0, 221;
E_000001dae542da50/55 .event anyedge, v000001dae54448d0_218, v000001dae54448d0_219, v000001dae54448d0_220, v000001dae54448d0_221;
v000001dae54448d0_222 .array/port v000001dae54448d0, 222;
v000001dae54448d0_223 .array/port v000001dae54448d0, 223;
v000001dae54448d0_224 .array/port v000001dae54448d0, 224;
v000001dae54448d0_225 .array/port v000001dae54448d0, 225;
E_000001dae542da50/56 .event anyedge, v000001dae54448d0_222, v000001dae54448d0_223, v000001dae54448d0_224, v000001dae54448d0_225;
v000001dae54448d0_226 .array/port v000001dae54448d0, 226;
v000001dae54448d0_227 .array/port v000001dae54448d0, 227;
v000001dae54448d0_228 .array/port v000001dae54448d0, 228;
v000001dae54448d0_229 .array/port v000001dae54448d0, 229;
E_000001dae542da50/57 .event anyedge, v000001dae54448d0_226, v000001dae54448d0_227, v000001dae54448d0_228, v000001dae54448d0_229;
v000001dae54448d0_230 .array/port v000001dae54448d0, 230;
v000001dae54448d0_231 .array/port v000001dae54448d0, 231;
v000001dae54448d0_232 .array/port v000001dae54448d0, 232;
v000001dae54448d0_233 .array/port v000001dae54448d0, 233;
E_000001dae542da50/58 .event anyedge, v000001dae54448d0_230, v000001dae54448d0_231, v000001dae54448d0_232, v000001dae54448d0_233;
v000001dae54448d0_234 .array/port v000001dae54448d0, 234;
v000001dae54448d0_235 .array/port v000001dae54448d0, 235;
v000001dae54448d0_236 .array/port v000001dae54448d0, 236;
v000001dae54448d0_237 .array/port v000001dae54448d0, 237;
E_000001dae542da50/59 .event anyedge, v000001dae54448d0_234, v000001dae54448d0_235, v000001dae54448d0_236, v000001dae54448d0_237;
v000001dae54448d0_238 .array/port v000001dae54448d0, 238;
v000001dae54448d0_239 .array/port v000001dae54448d0, 239;
v000001dae54448d0_240 .array/port v000001dae54448d0, 240;
v000001dae54448d0_241 .array/port v000001dae54448d0, 241;
E_000001dae542da50/60 .event anyedge, v000001dae54448d0_238, v000001dae54448d0_239, v000001dae54448d0_240, v000001dae54448d0_241;
v000001dae54448d0_242 .array/port v000001dae54448d0, 242;
v000001dae54448d0_243 .array/port v000001dae54448d0, 243;
v000001dae54448d0_244 .array/port v000001dae54448d0, 244;
v000001dae54448d0_245 .array/port v000001dae54448d0, 245;
E_000001dae542da50/61 .event anyedge, v000001dae54448d0_242, v000001dae54448d0_243, v000001dae54448d0_244, v000001dae54448d0_245;
v000001dae54448d0_246 .array/port v000001dae54448d0, 246;
v000001dae54448d0_247 .array/port v000001dae54448d0, 247;
v000001dae54448d0_248 .array/port v000001dae54448d0, 248;
v000001dae54448d0_249 .array/port v000001dae54448d0, 249;
E_000001dae542da50/62 .event anyedge, v000001dae54448d0_246, v000001dae54448d0_247, v000001dae54448d0_248, v000001dae54448d0_249;
v000001dae54448d0_250 .array/port v000001dae54448d0, 250;
v000001dae54448d0_251 .array/port v000001dae54448d0, 251;
v000001dae54448d0_252 .array/port v000001dae54448d0, 252;
v000001dae54448d0_253 .array/port v000001dae54448d0, 253;
E_000001dae542da50/63 .event anyedge, v000001dae54448d0_250, v000001dae54448d0_251, v000001dae54448d0_252, v000001dae54448d0_253;
v000001dae54448d0_254 .array/port v000001dae54448d0, 254;
v000001dae54448d0_255 .array/port v000001dae54448d0, 255;
E_000001dae542da50/64 .event anyedge, v000001dae54448d0_254, v000001dae54448d0_255;
E_000001dae542da50 .event/or E_000001dae542da50/0, E_000001dae542da50/1, E_000001dae542da50/2, E_000001dae542da50/3, E_000001dae542da50/4, E_000001dae542da50/5, E_000001dae542da50/6, E_000001dae542da50/7, E_000001dae542da50/8, E_000001dae542da50/9, E_000001dae542da50/10, E_000001dae542da50/11, E_000001dae542da50/12, E_000001dae542da50/13, E_000001dae542da50/14, E_000001dae542da50/15, E_000001dae542da50/16, E_000001dae542da50/17, E_000001dae542da50/18, E_000001dae542da50/19, E_000001dae542da50/20, E_000001dae542da50/21, E_000001dae542da50/22, E_000001dae542da50/23, E_000001dae542da50/24, E_000001dae542da50/25, E_000001dae542da50/26, E_000001dae542da50/27, E_000001dae542da50/28, E_000001dae542da50/29, E_000001dae542da50/30, E_000001dae542da50/31, E_000001dae542da50/32, E_000001dae542da50/33, E_000001dae542da50/34, E_000001dae542da50/35, E_000001dae542da50/36, E_000001dae542da50/37, E_000001dae542da50/38, E_000001dae542da50/39, E_000001dae542da50/40, E_000001dae542da50/41, E_000001dae542da50/42, E_000001dae542da50/43, E_000001dae542da50/44, E_000001dae542da50/45, E_000001dae542da50/46, E_000001dae542da50/47, E_000001dae542da50/48, E_000001dae542da50/49, E_000001dae542da50/50, E_000001dae542da50/51, E_000001dae542da50/52, E_000001dae542da50/53, E_000001dae542da50/54, E_000001dae542da50/55, E_000001dae542da50/56, E_000001dae542da50/57, E_000001dae542da50/58, E_000001dae542da50/59, E_000001dae542da50/60, E_000001dae542da50/61, E_000001dae542da50/62, E_000001dae542da50/63, E_000001dae542da50/64;
E_000001dae542dcd0 .event posedge, v000001dae5444d30_0, v000001dae5446630_0;
S_000001dae5407d20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 21, 6 21 0, S_000001dae5407b90;
 .timescale 0 0;
v000001dae5444830_0 .var/2s "i", 31 0;
S_000001dae5405840 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 6 30, 6 30 0, S_000001dae5407b90;
 .timescale 0 0;
v000001dae5444dd0_0 .var/2s "i", 31 0;
S_000001dae54059d0 .scope module, "datapath_inst" "datapath" 4 73, 7 1 0, S_000001dae5418930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 64 "read_data_memory";
    .port_info 4 /INPUT 3 "alu_control";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /INPUT 1 "alu_src";
    .port_info 7 /INPUT 1 "mem_to_reg";
    .port_info 8 /OUTPUT 64 "alu_result";
    .port_info 9 /OUTPUT 64 "write_data_memory";
    .port_info 10 /OUTPUT 5 "rd_addr";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 64 "debug_out";
L_000001dae5419fb0 .functor BUFZ 64, L_000001dae5419d80, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001dae5446450_0 .net *"_ivl_3", 0 0, L_000001dae54f49e0;  1 drivers
v000001dae5446590_0 .net *"_ivl_4", 51 0, L_000001dae54f4ee0;  1 drivers
v000001dae5429650_0 .net *"_ivl_7", 11 0, L_000001dae54f4d00;  1 drivers
v000001dae5429dd0_0 .net "alu_b", 63 0, L_000001dae54f3680;  1 drivers
v000001dae549b3d0_0 .net "alu_control", 2 0, v000001dae5445f50_0;  alias, 1 drivers
v000001dae549a930_0 .net "alu_result", 63 0, v000001dae54450f0_0;  alias, 1 drivers
v000001dae549a610_0 .net "alu_src", 0 0, v000001dae5444790_0;  alias, 1 drivers
v000001dae549b010_0 .net "clk", 0 0, v000001dae54a9390_0;  alias, 1 drivers
v000001dae549acf0_0 .net "debug_out", 63 0, L_000001dae541a1e0;  alias, 1 drivers
v000001dae549b790_0 .net "imm", 63 0, L_000001dae54f3720;  1 drivers
v000001dae549b830_0 .net "instruction", 31 0, L_000001dae54198b0;  alias, 1 drivers
v000001dae5499cb0_0 .net "mem_to_reg", 0 0, v000001dae5445eb0_0;  alias, 1 drivers
v000001dae549aed0_0 .net "rd_addr", 4 0, L_000001dae54f3cc0;  alias, 1 drivers
v000001dae549b8d0_0 .net "read_data_memory", 63 0, v000001dae5444a10_0;  alias, 1 drivers
v000001dae549ab10_0 .net "reg_write", 0 0, v000001dae5444f10_0;  alias, 1 drivers
v000001dae5499c10_0 .var "rs1", 4 0;
v000001dae5499b70_0 .net "rs1_data", 63 0, L_000001dae5419df0;  1 drivers
v000001dae549b6f0_0 .var "rs2", 4 0;
v000001dae5499df0_0 .net "rs2_data", 63 0, L_000001dae5419d80;  1 drivers
v000001dae5499f30_0 .net "rst", 0 0, v000001dae54aa290_0;  alias, 1 drivers
v000001dae549b150_0 .net "wb_data", 63 0, L_000001dae54f5160;  1 drivers
v000001dae549b0b0_0 .net "write_data_memory", 63 0, L_000001dae5419fb0;  alias, 1 drivers
v000001dae549a4d0_0 .net "zero", 0 0, L_000001dae54f39a0;  alias, 1 drivers
L_000001dae54f3cc0 .part L_000001dae54198b0, 7, 5;
L_000001dae54f49e0 .part L_000001dae54198b0, 31, 1;
LS_000001dae54f4ee0_0_0 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_4 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_8 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_12 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_16 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_20 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_24 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_28 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_32 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_36 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_40 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_44 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_0_48 .concat [ 1 1 1 1], L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0, L_000001dae54f49e0;
LS_000001dae54f4ee0_1_0 .concat [ 4 4 4 4], LS_000001dae54f4ee0_0_0, LS_000001dae54f4ee0_0_4, LS_000001dae54f4ee0_0_8, LS_000001dae54f4ee0_0_12;
LS_000001dae54f4ee0_1_4 .concat [ 4 4 4 4], LS_000001dae54f4ee0_0_16, LS_000001dae54f4ee0_0_20, LS_000001dae54f4ee0_0_24, LS_000001dae54f4ee0_0_28;
LS_000001dae54f4ee0_1_8 .concat [ 4 4 4 4], LS_000001dae54f4ee0_0_32, LS_000001dae54f4ee0_0_36, LS_000001dae54f4ee0_0_40, LS_000001dae54f4ee0_0_44;
LS_000001dae54f4ee0_1_12 .concat [ 4 0 0 0], LS_000001dae54f4ee0_0_48;
L_000001dae54f4ee0 .concat [ 16 16 16 4], LS_000001dae54f4ee0_1_0, LS_000001dae54f4ee0_1_4, LS_000001dae54f4ee0_1_8, LS_000001dae54f4ee0_1_12;
L_000001dae54f4d00 .part L_000001dae54198b0, 20, 12;
L_000001dae54f3720 .concat [ 12 52 0 0], L_000001dae54f4d00, L_000001dae54f4ee0;
L_000001dae54f3680 .functor MUXZ 64, L_000001dae5419d80, L_000001dae54f3720, v000001dae5444790_0, C4<>;
L_000001dae54f5160 .functor MUXZ 64, v000001dae54450f0_0, v000001dae5444a10_0, v000001dae5445eb0_0, C4<>;
S_000001dae5403a70 .scope module, "alu_inst" "alu" 7 57, 8 3 0, S_000001dae54059d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 64 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001dae54ab6e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dae5444fb0_0 .net/2u *"_ivl_0", 63 0, L_000001dae54ab6e0;  1 drivers
v000001dae5445230_0 .net "a", 63 0, L_000001dae5419df0;  alias, 1 drivers
v000001dae5445050_0 .net "alu_control", 2 0, v000001dae5445f50_0;  alias, 1 drivers
v000001dae5445af0_0 .net "b", 63 0, L_000001dae54f3680;  alias, 1 drivers
v000001dae54450f0_0 .var "result", 63 0;
v000001dae5445d70_0 .net "zero", 0 0, L_000001dae54f39a0;  alias, 1 drivers
E_000001dae542d990 .event anyedge, v000001dae5445f50_0, v000001dae5445230_0, v000001dae5445af0_0;
L_000001dae54f39a0 .cmp/eq 64, v000001dae54450f0_0, L_000001dae54ab6e0;
S_000001dae5403c00 .scope module, "rf" "reg_file" 7 37, 9 1 0, S_000001dae54059d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "rd_addr1";
    .port_info 3 /OUTPUT 64 "rd_data1";
    .port_info 4 /INPUT 5 "rd_addr2";
    .port_info 5 /OUTPUT 64 "rd_data2";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 64 "wr_data";
    .port_info 8 /INPUT 1 "wr_enable";
    .port_info 9 /OUTPUT 64 "debug_output";
L_000001dae5419df0 .functor BUFZ 64, L_000001dae54f3c20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001dae5419d80 .functor BUFZ 64, L_000001dae54f50c0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001dae5445cd0_31 .array/port v000001dae5445cd0, 31;
L_000001dae541a1e0 .functor BUFZ 64, v000001dae5445cd0_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001dae54455f0_0 .net *"_ivl_0", 63 0, L_000001dae54f3c20;  1 drivers
v000001dae5445410_0 .net *"_ivl_10", 6 0, L_000001dae54f3860;  1 drivers
L_000001dae54ab698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dae5445690_0 .net *"_ivl_13", 1 0, L_000001dae54ab698;  1 drivers
v000001dae5445730_0 .net *"_ivl_2", 6 0, L_000001dae54f3d60;  1 drivers
L_000001dae54ab650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dae5446090_0 .net *"_ivl_5", 1 0, L_000001dae54ab650;  1 drivers
v000001dae54461d0_0 .net *"_ivl_8", 63 0, L_000001dae54f50c0;  1 drivers
v000001dae5445b90_0 .net "clk", 0 0, v000001dae54a9390_0;  alias, 1 drivers
v000001dae5445870_0 .net "debug_output", 63 0, L_000001dae541a1e0;  alias, 1 drivers
v000001dae5445910_0 .net "rd_addr1", 4 0, v000001dae5499c10_0;  1 drivers
v000001dae54464f0_0 .net "rd_addr2", 4 0, v000001dae549b6f0_0;  1 drivers
v000001dae5445a50_0 .net "rd_data1", 63 0, L_000001dae5419df0;  alias, 1 drivers
v000001dae5445c30_0 .net "rd_data2", 63 0, L_000001dae5419d80;  alias, 1 drivers
v000001dae5445cd0 .array "registers", 0 31, 63 0;
v000001dae5445e10_0 .net "rst", 0 0, v000001dae54aa290_0;  alias, 1 drivers
v000001dae5446270_0 .net "wr_addr", 4 0, L_000001dae54f3cc0;  alias, 1 drivers
v000001dae5446310_0 .net "wr_data", 63 0, L_000001dae54f5160;  alias, 1 drivers
v000001dae54463b0_0 .net "wr_enable", 0 0, v000001dae5444f10_0;  alias, 1 drivers
L_000001dae54f3c20 .array/port v000001dae5445cd0, L_000001dae54f3d60;
L_000001dae54f3d60 .concat [ 5 2 0 0], v000001dae5499c10_0, L_000001dae54ab650;
L_000001dae54f50c0 .array/port v000001dae5445cd0, L_000001dae54f3860;
L_000001dae54f3860 .concat [ 5 2 0 0], v000001dae549b6f0_0, L_000001dae54ab698;
S_000001dae53fc340 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 9 18, 9 18 0, S_000001dae5403c00;
 .timescale 0 0;
v000001dae5445190_0 .var/2s "i", 31 0;
S_000001dae53fc4d0 .scope module, "instr_mem_inst" "instr_mem" 4 36, 10 1 0, S_000001dae5418930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_000001dae5497110 .param/str "mem_file" 0 10 3, "programs/program.mem";
P_000001dae5497148 .param/l "mem_size" 0 10 2, +C4<00000000000000000000000100000000>;
L_000001dae54198b0 .functor BUFZ 32, L_000001dae54a9d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dae549b330_0 .net *"_ivl_0", 31 0, L_000001dae54a9d90;  1 drivers
v000001dae5499a30_0 .net *"_ivl_3", 29 0, L_000001dae54aaf10;  1 drivers
v000001dae549a2f0_0 .net "address", 31 0, L_000001dae54aa5b0;  1 drivers
v000001dae549b5b0_0 .net "instruction", 31 0, L_000001dae54198b0;  alias, 1 drivers
v000001dae549b470 .array "memory", 255 0, 31 0;
L_000001dae54a9d90 .array/port v000001dae549b470, L_000001dae54aaf10;
L_000001dae54aaf10 .part L_000001dae54aa5b0, 2, 30;
S_000001dae53f2a70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 13, 10 13 0, S_000001dae53fc4d0;
 .timescale 0 0;
v000001dae549a1b0_0 .var/2s "i", 31 0;
S_000001dae53f2c00 .scope module, "pc_module" "pc_logic" 4 26, 11 1 0, S_000001dae5418930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 64 "imm";
    .port_info 5 /OUTPUT 64 "pc";
v000001dae5499ad0_0 .net "branch", 0 0, v000001dae54459b0_0;  alias, 1 drivers
v000001dae549aa70_0 .net "clk", 0 0, v000001dae54a9390_0;  alias, 1 drivers
v000001dae549ad90_0 .net "imm", 63 0, L_000001dae54f37c0;  alias, 1 drivers
v000001dae5499fd0_0 .var "pc", 63 0;
v000001dae5499d50_0 .net "rst", 0 0, v000001dae54aa290_0;  alias, 1 drivers
v000001dae549b1f0_0 .net "zero", 0 0, L_000001dae54f39a0;  alias, 1 drivers
S_000001dae539d400 .scope module, "sign_ext_inst" "sign_extend" 4 42, 12 1 0, S_000001dae5418930;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 64 "imm_out";
v000001dae549a070_0 .net *"_ivl_11", 0 0, L_000001dae54aafb0;  1 drivers
v000001dae5499e90_0 .net *"_ivl_12", 51 0, L_000001dae54a9570;  1 drivers
v000001dae549a110_0 .net *"_ivl_15", 6 0, L_000001dae54a9610;  1 drivers
v000001dae549a250_0 .net *"_ivl_17", 4 0, L_000001dae54a9930;  1 drivers
v000001dae549a390_0 .net *"_ivl_21", 0 0, L_000001dae54a9750;  1 drivers
v000001dae549a430_0 .net *"_ivl_22", 50 0, L_000001dae54a9890;  1 drivers
v000001dae549a570_0 .net *"_ivl_25", 0 0, L_000001dae54aa010;  1 drivers
v000001dae549b290_0 .net *"_ivl_27", 0 0, L_000001dae54a9b10;  1 drivers
v000001dae549abb0_0 .net *"_ivl_29", 5 0, L_000001dae54a9bb0;  1 drivers
v000001dae549a7f0_0 .net *"_ivl_3", 0 0, L_000001dae54aa1f0;  1 drivers
v000001dae549b510_0 .net *"_ivl_31", 3 0, L_000001dae54a9c50;  1 drivers
L_000001dae54ab4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001dae549af70_0 .net/2u *"_ivl_32", 0 0, L_000001dae54ab4e8;  1 drivers
L_000001dae54ab530 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001dae549a6b0_0 .net/2u *"_ivl_36", 6 0, L_000001dae54ab530;  1 drivers
v000001dae549b650_0 .net *"_ivl_38", 0 0, L_000001dae54f3540;  1 drivers
v000001dae549a750_0 .net *"_ivl_4", 51 0, L_000001dae54a94d0;  1 drivers
L_000001dae54ab578 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001dae549a890_0 .net/2u *"_ivl_40", 6 0, L_000001dae54ab578;  1 drivers
v000001dae549a9d0_0 .net *"_ivl_42", 0 0, L_000001dae54f3b80;  1 drivers
L_000001dae54ab5c0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001dae549ac50_0 .net/2u *"_ivl_44", 6 0, L_000001dae54ab5c0;  1 drivers
v000001dae549ae30_0 .net *"_ivl_46", 0 0, L_000001dae54f4bc0;  1 drivers
L_000001dae54ab608 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dae54aa830_0 .net/2u *"_ivl_48", 63 0, L_000001dae54ab608;  1 drivers
v000001dae54a92f0_0 .net *"_ivl_50", 63 0, L_000001dae54f4760;  1 drivers
v000001dae54aadd0_0 .net *"_ivl_52", 63 0, L_000001dae54f4120;  1 drivers
v000001dae54a9110_0 .net *"_ivl_7", 11 0, L_000001dae54a9e30;  1 drivers
v000001dae54a9ed0_0 .net "b_imm_ext", 63 0, L_000001dae54f3ae0;  1 drivers
v000001dae54aa650_0 .net "i_imm_ext", 63 0, L_000001dae54aae70;  1 drivers
v000001dae54aa150_0 .net "imm_out", 63 0, L_000001dae54f37c0;  alias, 1 drivers
v000001dae54aa330_0 .net "instr", 31 0, L_000001dae54198b0;  alias, 1 drivers
v000001dae54aa970_0 .net "opcode", 6 0, L_000001dae54a9430;  1 drivers
v000001dae54aa6f0_0 .net "s_imm_ext", 63 0, L_000001dae54a96b0;  1 drivers
L_000001dae54a9430 .part L_000001dae54198b0, 0, 7;
L_000001dae54aa1f0 .part L_000001dae54198b0, 31, 1;
LS_000001dae54a94d0_0_0 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_4 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_8 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_12 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_16 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_20 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_24 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_28 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_32 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_36 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_40 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_44 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_0_48 .concat [ 1 1 1 1], L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0, L_000001dae54aa1f0;
LS_000001dae54a94d0_1_0 .concat [ 4 4 4 4], LS_000001dae54a94d0_0_0, LS_000001dae54a94d0_0_4, LS_000001dae54a94d0_0_8, LS_000001dae54a94d0_0_12;
LS_000001dae54a94d0_1_4 .concat [ 4 4 4 4], LS_000001dae54a94d0_0_16, LS_000001dae54a94d0_0_20, LS_000001dae54a94d0_0_24, LS_000001dae54a94d0_0_28;
LS_000001dae54a94d0_1_8 .concat [ 4 4 4 4], LS_000001dae54a94d0_0_32, LS_000001dae54a94d0_0_36, LS_000001dae54a94d0_0_40, LS_000001dae54a94d0_0_44;
LS_000001dae54a94d0_1_12 .concat [ 4 0 0 0], LS_000001dae54a94d0_0_48;
L_000001dae54a94d0 .concat [ 16 16 16 4], LS_000001dae54a94d0_1_0, LS_000001dae54a94d0_1_4, LS_000001dae54a94d0_1_8, LS_000001dae54a94d0_1_12;
L_000001dae54a9e30 .part L_000001dae54198b0, 20, 12;
L_000001dae54aae70 .concat [ 12 52 0 0], L_000001dae54a9e30, L_000001dae54a94d0;
L_000001dae54aafb0 .part L_000001dae54198b0, 31, 1;
LS_000001dae54a9570_0_0 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_4 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_8 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_12 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_16 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_20 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_24 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_28 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_32 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_36 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_40 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_44 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_0_48 .concat [ 1 1 1 1], L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0, L_000001dae54aafb0;
LS_000001dae54a9570_1_0 .concat [ 4 4 4 4], LS_000001dae54a9570_0_0, LS_000001dae54a9570_0_4, LS_000001dae54a9570_0_8, LS_000001dae54a9570_0_12;
LS_000001dae54a9570_1_4 .concat [ 4 4 4 4], LS_000001dae54a9570_0_16, LS_000001dae54a9570_0_20, LS_000001dae54a9570_0_24, LS_000001dae54a9570_0_28;
LS_000001dae54a9570_1_8 .concat [ 4 4 4 4], LS_000001dae54a9570_0_32, LS_000001dae54a9570_0_36, LS_000001dae54a9570_0_40, LS_000001dae54a9570_0_44;
LS_000001dae54a9570_1_12 .concat [ 4 0 0 0], LS_000001dae54a9570_0_48;
L_000001dae54a9570 .concat [ 16 16 16 4], LS_000001dae54a9570_1_0, LS_000001dae54a9570_1_4, LS_000001dae54a9570_1_8, LS_000001dae54a9570_1_12;
L_000001dae54a9610 .part L_000001dae54198b0, 25, 7;
L_000001dae54a9930 .part L_000001dae54198b0, 7, 5;
L_000001dae54a96b0 .concat [ 5 7 52 0], L_000001dae54a9930, L_000001dae54a9610, L_000001dae54a9570;
L_000001dae54a9750 .part L_000001dae54198b0, 31, 1;
LS_000001dae54a9890_0_0 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_4 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_8 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_12 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_16 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_20 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_24 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_28 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_32 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_36 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_40 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_44 .concat [ 1 1 1 1], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_0_48 .concat [ 1 1 1 0], L_000001dae54a9750, L_000001dae54a9750, L_000001dae54a9750;
LS_000001dae54a9890_1_0 .concat [ 4 4 4 4], LS_000001dae54a9890_0_0, LS_000001dae54a9890_0_4, LS_000001dae54a9890_0_8, LS_000001dae54a9890_0_12;
LS_000001dae54a9890_1_4 .concat [ 4 4 4 4], LS_000001dae54a9890_0_16, LS_000001dae54a9890_0_20, LS_000001dae54a9890_0_24, LS_000001dae54a9890_0_28;
LS_000001dae54a9890_1_8 .concat [ 4 4 4 4], LS_000001dae54a9890_0_32, LS_000001dae54a9890_0_36, LS_000001dae54a9890_0_40, LS_000001dae54a9890_0_44;
LS_000001dae54a9890_1_12 .concat [ 3 0 0 0], LS_000001dae54a9890_0_48;
L_000001dae54a9890 .concat [ 16 16 16 3], LS_000001dae54a9890_1_0, LS_000001dae54a9890_1_4, LS_000001dae54a9890_1_8, LS_000001dae54a9890_1_12;
L_000001dae54aa010 .part L_000001dae54198b0, 31, 1;
L_000001dae54a9b10 .part L_000001dae54198b0, 7, 1;
L_000001dae54a9bb0 .part L_000001dae54198b0, 25, 6;
L_000001dae54a9c50 .part L_000001dae54198b0, 8, 4;
LS_000001dae54f3ae0_0_0 .concat [ 1 4 6 1], L_000001dae54ab4e8, L_000001dae54a9c50, L_000001dae54a9bb0, L_000001dae54a9b10;
LS_000001dae54f3ae0_0_4 .concat [ 1 51 0 0], L_000001dae54aa010, L_000001dae54a9890;
L_000001dae54f3ae0 .concat [ 12 52 0 0], LS_000001dae54f3ae0_0_0, LS_000001dae54f3ae0_0_4;
L_000001dae54f3540 .cmp/eq 7, L_000001dae54a9430, L_000001dae54ab530;
L_000001dae54f3b80 .cmp/eq 7, L_000001dae54a9430, L_000001dae54ab578;
L_000001dae54f4bc0 .cmp/eq 7, L_000001dae54a9430, L_000001dae54ab5c0;
L_000001dae54f4760 .functor MUXZ 64, L_000001dae54ab608, L_000001dae54f3ae0, L_000001dae54f4bc0, C4<>;
L_000001dae54f4120 .functor MUXZ 64, L_000001dae54f4760, L_000001dae54a96b0, L_000001dae54f3b80, C4<>;
L_000001dae54f37c0 .functor MUXZ 64, L_000001dae54f4120, L_000001dae54aae70, L_000001dae54f3540, C4<>;
    .scope S_000001dae53f2c00;
T_0 ;
    %wait E_000001dae542dcd0;
    %load/vec4 v000001dae5499d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001dae5499fd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dae5499ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001dae549b1f0_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001dae5499fd0_0;
    %load/vec4 v000001dae549ad90_0;
    %add;
    %assign/vec4 v000001dae5499fd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001dae5499fd0_0;
    %addi 4, 0, 64;
    %assign/vec4 v000001dae5499fd0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dae53fc4d0;
T_1 ;
    %fork t_1, S_000001dae53f2a70;
    %jmp t_0;
    .scope S_000001dae53f2a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dae549a1b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dae549a1b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 3, 0, 32;
    %ix/getv/s 4, v000001dae549a1b0_0;
    %store/vec4a v000001dae549b470, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dae549a1b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001dae549a1b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_000001dae53fc4d0;
t_0 %join;
    %vpi_call/w 10 18 "$readmemh", P_000001dae5497110, v000001dae549b470, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000101 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001dae5418ac0;
T_2 ;
Ewait_0 .event/or E_000001dae542d910, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5446130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54457d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5445eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54459b0_0, 0, 1;
    %load/vec4 v000001dae5445ff0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5446130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54457d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5445eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54459b0_0, 0, 1;
    %vpi_call/w 5 109 "$display", "Warning: Unknown opcode 0x%h encountered", v000001dae5445ff0_0 {0 0 0};
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae5444f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae5446130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54457d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae5445eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae5444790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54459b0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5446130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae54457d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5445eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae5444790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54459b0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001dae54454b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v000001dae5444bf0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000001dae5444bf0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
T_2.14 ;
T_2.12 ;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae5444f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5446130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54457d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5445eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54459b0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001dae5445f50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5446130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54457d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5445eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae5444790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae54459b0_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001dae5407b90;
T_3 ;
    %load/vec4 v000001dae54452d0_0;
    %parti/s 29, 3, 3;
    %pad/u 32;
    %store/vec4 v000001dae5444e70_0, 0, 32;
    %end;
    .thread T_3, $init;
    .scope S_000001dae5407b90;
T_4 ;
    %fork t_3, S_000001dae5407d20;
    %jmp t_2;
    .scope S_000001dae5407d20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dae5444830_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001dae5444830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v000001dae5444830_0;
    %store/vec4a v000001dae54448d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dae5444830_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001dae5444830_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_000001dae5407b90;
t_2 %join;
    %vpi_call/w 6 25 "$readmemh", P_000001dae5418768, v000001dae54448d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000011 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001dae5407b90;
T_5 ;
    %wait E_000001dae542dcd0;
    %load/vec4 v000001dae5444d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_5, S_000001dae5405840;
    %jmp t_4;
    .scope S_000001dae5405840;
t_5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001dae5444dd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001dae5444dd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000001dae5444dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dae54448d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dae5444dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001dae5444dd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_000001dae5407b90;
t_4 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dae5445550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001dae5444e70_0;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.6, 5;
    %load/vec4 v000001dae5445370_0;
    %ix/getv 3, v000001dae5444e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dae54448d0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %vpi_call/w 6 40 "$display", "Attempt to write to ROM region" {0 0 0};
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dae5407b90;
T_6 ;
Ewait_1 .event/or E_000001dae542da50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001dae5444c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 4, v000001dae5444e70_0;
    %load/vec4a v000001dae54448d0, 4;
    %store/vec4 v000001dae5444a10_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001dae5444a10_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dae5403c00;
T_7 ;
    %wait E_000001dae542dcd0;
    %load/vec4 v000001dae5445e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_7, S_000001dae53fc340;
    %jmp t_6;
    .scope S_000001dae53fc340;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dae5445190_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001dae5445190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000001dae5445190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dae5445cd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dae5445190_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001dae5445190_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_000001dae5403c00;
t_6 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dae54463b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001dae5446310_0;
    %load/vec4 v000001dae5446270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dae5445cd0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dae5403a70;
T_8 ;
Ewait_2 .event/or E_000001dae542d990, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001dae5445050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001dae54450f0_0, 0, 64;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001dae5445230_0;
    %load/vec4 v000001dae5445af0_0;
    %add;
    %store/vec4 v000001dae54450f0_0, 0, 64;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001dae5445230_0;
    %load/vec4 v000001dae5445af0_0;
    %sub;
    %store/vec4 v000001dae54450f0_0, 0, 64;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001dae5445230_0;
    %load/vec4 v000001dae5445af0_0;
    %and;
    %store/vec4 v000001dae54450f0_0, 0, 64;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001dae5445230_0;
    %load/vec4 v000001dae5445af0_0;
    %or;
    %store/vec4 v000001dae54450f0_0, 0, 64;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001dae54059d0;
T_9 ;
    %load/vec4 v000001dae549b830_0;
    %parti/s 5, 15, 5;
    %store/vec4 v000001dae5499c10_0, 0, 5;
    %load/vec4 v000001dae549b830_0;
    %parti/s 5, 20, 6;
    %store/vec4 v000001dae549b6f0_0, 0, 5;
    %end;
    .thread T_9, $init;
    .scope S_000001dae541ef50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54a9390_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001dae541ef50;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v000001dae54a9390_0;
    %inv;
    %store/vec4 v000001dae54a9390_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dae541ef50;
T_12 ;
    %vpi_call/w 3 19 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dae541ef50 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dae54aa290_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dae54aa290_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "testbench/tb_single_cycle_cpu.sv";
    "src/single_cycle_cpu.sv";
    "src/control_unit.sv";
    "src/data_mem.sv";
    "src/data_path.sv";
    "src/alu.sv";
    "src/reg_file.sv";
    "src/instr_mem.sv";
    "src/pc_logic.sv";
    "src/sign_extend.sv";
