/*
  Register definitions for slave core: Fmc-adc embedded interrupt controller

  * File           : fmc_adc_eic.h
  * Author         : auto-generated by wbgen2 from fmc_adc_eic.wb
  * Created        : Wed Jan 22 11:18:26 2014
  * Standard       : ANSI C

    THIS FILE WAS GENERATED BY wbgen2 FROM SOURCE FILE fmc_adc_eic.wb
    DO NOT HAND-EDIT UNLESS IT'S ABSOLUTELY NECESSARY!

*/

#ifndef __WBGEN2_REGDEFS_FMC_ADC_EIC_WB
#define __WBGEN2_REGDEFS_FMC_ADC_EIC_WB

#include <inttypes.h>

#if defined( __GNUC__)
#define PACKED __attribute__ ((packed))
#else
#error "Unsupported compiler?"
#endif

#ifndef __WBGEN2_MACROS_DEFINED__
#define __WBGEN2_MACROS_DEFINED__
#define WBGEN2_GEN_MASK(offset, size) (((1<<(size))-1) << (offset))
#define WBGEN2_GEN_WRITE(value, offset, size) (((value) & ((1<<(size))-1)) << (offset))
#define WBGEN2_GEN_READ(reg, offset, size) (((reg) >> (offset)) & ((1<<(size))-1))
#define WBGEN2_SIGN_EXTEND(value, bits) (((value) & (1<<bits) ? ~((1<<(bits))-1): 0 ) | (value))
#endif


/* definitions for register: Interrupt disable register */

/* definitions for field: Trigger interrupt in reg: Interrupt disable register */
#define FMC_ADC_EIC_EIC_IDR_TRIG              WBGEN2_GEN_MASK(0, 1)

/* definitions for field: End of acquisition interrupt in reg: Interrupt disable register */
#define FMC_ADC_EIC_EIC_IDR_ACQ_END           WBGEN2_GEN_MASK(1, 1)

/* definitions for register: Interrupt enable register */

/* definitions for field: Trigger interrupt in reg: Interrupt enable register */
#define FMC_ADC_EIC_EIC_IER_TRIG              WBGEN2_GEN_MASK(0, 1)

/* definitions for field: End of acquisition interrupt in reg: Interrupt enable register */
#define FMC_ADC_EIC_EIC_IER_ACQ_END           WBGEN2_GEN_MASK(1, 1)

/* definitions for register: Interrupt mask register */

/* definitions for field: Trigger interrupt in reg: Interrupt mask register */
#define FMC_ADC_EIC_EIC_IMR_TRIG              WBGEN2_GEN_MASK(0, 1)

/* definitions for field: End of acquisition interrupt in reg: Interrupt mask register */
#define FMC_ADC_EIC_EIC_IMR_ACQ_END           WBGEN2_GEN_MASK(1, 1)

/* definitions for register: Interrupt status register */

/* definitions for field: Trigger interrupt in reg: Interrupt status register */
#define FMC_ADC_EIC_EIC_ISR_TRIG              WBGEN2_GEN_MASK(0, 1)

/* definitions for field: End of acquisition interrupt in reg: Interrupt status register */
#define FMC_ADC_EIC_EIC_ISR_ACQ_END           WBGEN2_GEN_MASK(1, 1)

PACKED struct FMC_ADC_EIC_WB {
  /* [0x0]: REG Interrupt disable register */
  uint32_t EIC_IDR;
  /* [0x4]: REG Interrupt enable register */
  uint32_t EIC_IER;
  /* [0x8]: REG Interrupt mask register */
  uint32_t EIC_IMR;
  /* [0xc]: REG Interrupt status register */
  uint32_t EIC_ISR;
};

#endif
