
L432_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004c18  08004c18  00014c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cac  08004cac  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004cac  08004cac  00014cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004cb4  08004cb4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cb4  08004cb4  00014cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cb8  08004cb8  00014cb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004cbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000068  08004d24  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08004d24  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dd71  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000256a  00000000  00000000  0002de4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af8  00000000  00000000  000303b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000084a  00000000  00000000  00030eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000034ab  00000000  00000000  000316fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e214  00000000  00000000  00034ba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c278e  00000000  00000000  00042db9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000033f8  00000000  00000000  00105548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00108940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004c00 	.word	0x08004c00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004c00 	.word	0x08004c00

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <disable>:

#include <main.h>
#include "interrupt.h"


uint32_t disable(void) {
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
  int32_t priority_mask = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	607b      	str	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000576:	f3ef 8310 	mrs	r3, PRIMASK
 800057a:	603b      	str	r3, [r7, #0]
  return(result);
 800057c:	683b      	ldr	r3, [r7, #0]
  priority_mask = __get_PRIMASK(); // Read the current state of the interrupt mask
 800057e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000580:	b672      	cpsid	i
}
 8000582:	bf00      	nop
  __disable_irq();                // Globally mask the interrupts off
  return (priority_mask);
 8000584:	687b      	ldr	r3, [r7, #4]
}
 8000586:	4618      	mov	r0, r3
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr

08000592 <restore>:

void restore(uint32_t priority_mask) {
 8000592:	b480      	push	{r7}
 8000594:	b085      	sub	sp, #20
 8000596:	af00      	add	r7, sp, #0
 8000598:	6078      	str	r0, [r7, #4]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	f383 8810 	msr	PRIMASK, r3
}
 80005a4:	bf00      	nop
  __set_PRIMASK(priority_mask);
}
 80005a6:	bf00      	nop
 80005a8:	3714      	adds	r7, #20
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr

080005b2 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80005b2:	b480      	push	{r7}
 80005b4:	b089      	sub	sp, #36	; 0x24
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	e853 3f00 	ldrex	r3, [r3]
 80005c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	f043 0320 	orr.w	r3, r3, #32
 80005cc:	61fb      	str	r3, [r7, #28]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	69fa      	ldr	r2, [r7, #28]
 80005d2:	61ba      	str	r2, [r7, #24]
 80005d4:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80005d6:	6979      	ldr	r1, [r7, #20]
 80005d8:	69ba      	ldr	r2, [r7, #24]
 80005da:	e841 2300 	strex	r3, r2, [r1]
 80005de:	613b      	str	r3, [r7, #16]
   return(result);
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d1e9      	bne.n	80005ba <LL_USART_EnableIT_RXNE+0x8>
}
 80005e6:	bf00      	nop
 80005e8:	bf00      	nop
 80005ea:	3724      	adds	r7, #36	; 0x24
 80005ec:	46bd      	mov	sp, r7
 80005ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f2:	4770      	bx	lr

080005f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	init_queue(&buf);
 80005fa:	4816      	ldr	r0, [pc, #88]	; (8000654 <main+0x60>)
 80005fc:	f000 f917 	bl	800082e <init_queue>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000600:	f000 fba1 	bl	8000d46 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000604:	f000 f832 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000608:	f000 f8c2 	bl	8000790 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800060c:	f000 f890 	bl	8000730 <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8000610:	4811      	ldr	r0, [pc, #68]	; (8000658 <main+0x64>)
 8000612:	f000 f983 	bl	800091c <RetargetInit>
  LL_USART_EnableIT_RXNE(USART2);    // Turn on the usart2 interrupt
 8000616:	4811      	ldr	r0, [pc, #68]	; (800065c <main+0x68>)
 8000618:	f7ff ffcb 	bl	80005b2 <LL_USART_EnableIT_RXNE>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("System Up and Running\n\r");
 800061c:	4810      	ldr	r0, [pc, #64]	; (8000660 <main+0x6c>)
 800061e:	f003 fbcf 	bl	8003dc0 <iprintf>
  while (1)
  {

    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  data = dequeue(&buf);
 8000622:	480c      	ldr	r0, [pc, #48]	; (8000654 <main+0x60>)
 8000624:	f000 f950 	bl	80008c8 <dequeue>
 8000628:	4603      	mov	r3, r0
 800062a:	71fb      	strb	r3, [r7, #7]
	  while (data!=0) {
 800062c:	e00e      	b.n	800064c <main+0x58>
		  command[counter] = data;
 800062e:	4b0d      	ldr	r3, [pc, #52]	; (8000664 <main+0x70>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	490d      	ldr	r1, [pc, #52]	; (8000668 <main+0x74>)
 8000634:	79fa      	ldrb	r2, [r7, #7]
 8000636:	54ca      	strb	r2, [r1, r3]
		  counter++;
 8000638:	4b0a      	ldr	r3, [pc, #40]	; (8000664 <main+0x70>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	3301      	adds	r3, #1
 800063e:	4a09      	ldr	r2, [pc, #36]	; (8000664 <main+0x70>)
 8000640:	6013      	str	r3, [r2, #0]
		  data = dequeue(&buf);
 8000642:	4804      	ldr	r0, [pc, #16]	; (8000654 <main+0x60>)
 8000644:	f000 f940 	bl	80008c8 <dequeue>
 8000648:	4603      	mov	r3, r0
 800064a:	71fb      	strb	r3, [r7, #7]
	  while (data!=0) {
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d1ed      	bne.n	800062e <main+0x3a>
	  data = dequeue(&buf);
 8000652:	e7e6      	b.n	8000622 <main+0x2e>
 8000654:	2000010c 	.word	0x2000010c
 8000658:	20000084 	.word	0x20000084
 800065c:	40004400 	.word	0x40004400
 8000660:	08004c18 	.word	0x08004c18
 8000664:	20000144 	.word	0x20000144
 8000668:	20000134 	.word	0x20000134

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b096      	sub	sp, #88	; 0x58
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	2244      	movs	r2, #68	; 0x44
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f003 fbba 	bl	8003df4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	463b      	mov	r3, r7
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800068e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000692:	f000 fefd 	bl	8001490 <HAL_PWREx_ControlVoltageScaling>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800069c:	f000 f8c2 	bl	8000824 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006a0:	f000 fed8 	bl	8001454 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80006a4:	4b21      	ldr	r3, [pc, #132]	; (800072c <SystemClock_Config+0xc0>)
 80006a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80006aa:	4a20      	ldr	r2, [pc, #128]	; (800072c <SystemClock_Config+0xc0>)
 80006ac:	f023 0318 	bic.w	r3, r3, #24
 80006b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80006b4:	2314      	movs	r3, #20
 80006b6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006bc:	2301      	movs	r3, #1
 80006be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006c0:	2300      	movs	r3, #0
 80006c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006c4:	2360      	movs	r3, #96	; 0x60
 80006c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c8:	2302      	movs	r3, #2
 80006ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006cc:	2301      	movs	r3, #1
 80006ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006d0:	2301      	movs	r3, #1
 80006d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80006d4:	2310      	movs	r3, #16
 80006d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006d8:	2307      	movs	r3, #7
 80006da:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006dc:	2302      	movs	r3, #2
 80006de:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006e0:	2302      	movs	r3, #2
 80006e2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 ff27 	bl	800153c <HAL_RCC_OscConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80006f4:	f000 f896 	bl	8000824 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f8:	230f      	movs	r3, #15
 80006fa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006fc:	2303      	movs	r3, #3
 80006fe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000708:	2300      	movs	r3, #0
 800070a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800070c:	463b      	mov	r3, r7
 800070e:	2101      	movs	r1, #1
 8000710:	4618      	mov	r0, r3
 8000712:	f001 fb27 	bl	8001d64 <HAL_RCC_ClockConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800071c:	f000 f882 	bl	8000824 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000720:	f001 ff3a 	bl	8002598 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000724:	bf00      	nop
 8000726:	3758      	adds	r7, #88	; 0x58
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40021000 	.word	0x40021000

08000730 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <MX_USART2_UART_Init+0x58>)
 8000736:	4a15      	ldr	r2, [pc, #84]	; (800078c <MX_USART2_UART_Init+0x5c>)
 8000738:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800073a:	4b13      	ldr	r3, [pc, #76]	; (8000788 <MX_USART2_UART_Init+0x58>)
 800073c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000740:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000742:	4b11      	ldr	r3, [pc, #68]	; (8000788 <MX_USART2_UART_Init+0x58>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000748:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <MX_USART2_UART_Init+0x58>)
 800074a:	2200      	movs	r2, #0
 800074c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800074e:	4b0e      	ldr	r3, [pc, #56]	; (8000788 <MX_USART2_UART_Init+0x58>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000754:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <MX_USART2_UART_Init+0x58>)
 8000756:	220c      	movs	r2, #12
 8000758:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800075a:	4b0b      	ldr	r3, [pc, #44]	; (8000788 <MX_USART2_UART_Init+0x58>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <MX_USART2_UART_Init+0x58>)
 8000762:	2200      	movs	r2, #0
 8000764:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000766:	4b08      	ldr	r3, [pc, #32]	; (8000788 <MX_USART2_UART_Init+0x58>)
 8000768:	2200      	movs	r2, #0
 800076a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800076c:	4b06      	ldr	r3, [pc, #24]	; (8000788 <MX_USART2_UART_Init+0x58>)
 800076e:	2200      	movs	r2, #0
 8000770:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000772:	4805      	ldr	r0, [pc, #20]	; (8000788 <MX_USART2_UART_Init+0x58>)
 8000774:	f002 f812 	bl	800279c <HAL_UART_Init>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800077e:	f000 f851 	bl	8000824 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000782:	bf00      	nop
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	20000084 	.word	0x20000084
 800078c:	40004400 	.word	0x40004400

08000790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000796:	f107 030c 	add.w	r3, r7, #12
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007a6:	4b1d      	ldr	r3, [pc, #116]	; (800081c <MX_GPIO_Init+0x8c>)
 80007a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007aa:	4a1c      	ldr	r2, [pc, #112]	; (800081c <MX_GPIO_Init+0x8c>)
 80007ac:	f043 0304 	orr.w	r3, r3, #4
 80007b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007b2:	4b1a      	ldr	r3, [pc, #104]	; (800081c <MX_GPIO_Init+0x8c>)
 80007b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007b6:	f003 0304 	and.w	r3, r3, #4
 80007ba:	60bb      	str	r3, [r7, #8]
 80007bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007be:	4b17      	ldr	r3, [pc, #92]	; (800081c <MX_GPIO_Init+0x8c>)
 80007c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c2:	4a16      	ldr	r2, [pc, #88]	; (800081c <MX_GPIO_Init+0x8c>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ca:	4b14      	ldr	r3, [pc, #80]	; (800081c <MX_GPIO_Init+0x8c>)
 80007cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d6:	4b11      	ldr	r3, [pc, #68]	; (800081c <MX_GPIO_Init+0x8c>)
 80007d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007da:	4a10      	ldr	r2, [pc, #64]	; (800081c <MX_GPIO_Init+0x8c>)
 80007dc:	f043 0302 	orr.w	r3, r3, #2
 80007e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007e2:	4b0e      	ldr	r3, [pc, #56]	; (800081c <MX_GPIO_Init+0x8c>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e6:	f003 0302 	and.w	r3, r3, #2
 80007ea:	603b      	str	r3, [r7, #0]
 80007ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2108      	movs	r1, #8
 80007f2:	480b      	ldr	r0, [pc, #44]	; (8000820 <MX_GPIO_Init+0x90>)
 80007f4:	f000 fe16 	bl	8001424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80007f8:	2308      	movs	r3, #8
 80007fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fc:	2301      	movs	r3, #1
 80007fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	2300      	movs	r3, #0
 8000806:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	4619      	mov	r1, r3
 800080e:	4804      	ldr	r0, [pc, #16]	; (8000820 <MX_GPIO_Init+0x90>)
 8000810:	f000 fc9e 	bl	8001150 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000814:	bf00      	nop
 8000816:	3720      	adds	r7, #32
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40021000 	.word	0x40021000
 8000820:	48000400 	.word	0x48000400

08000824 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000828:	b672      	cpsid	i
}
 800082a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800082c:	e7fe      	b.n	800082c <Error_Handler+0x8>

0800082e <init_queue>:
/* Code: */

#include "queue.h"
#include "interrupt.h"

void init_queue(queue_t *buf) {
 800082e:	b580      	push	{r7, lr}
 8000830:	b084      	sub	sp, #16
 8000832:	af00      	add	r7, sp, #0
 8000834:	6078      	str	r0, [r7, #4]
  uint32_t mask;
  mask = disable();
 8000836:	f7ff fe99 	bl	800056c <disable>
 800083a:	60f8      	str	r0, [r7, #12]
  buf->head=0;
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
  buf->tail=0;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	2200      	movs	r2, #0
 8000846:	605a      	str	r2, [r3, #4]
  restore(mask);
 8000848:	68f8      	ldr	r0, [r7, #12]
 800084a:	f7ff fea2 	bl	8000592 <restore>
}
 800084e:	bf00      	nop
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <enqueue>:

int enqueue (queue_t *buf, uint8_t data) {
 8000856:	b580      	push	{r7, lr}
 8000858:	b084      	sub	sp, #16
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
 800085e:	460b      	mov	r3, r1
 8000860:	70fb      	strb	r3, [r7, #3]
  int return_val=0;
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
  uint32_t mask;
  mask = disable();
 8000866:	f7ff fe81 	bl	800056c <disable>
 800086a:	60b8      	str	r0, [r7, #8]
  if ((((buf->head)+1)%QUEUE_SIZE)!=buf->tail) {
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	3301      	adds	r3, #1
 8000872:	425a      	negs	r2, r3
 8000874:	f003 031f 	and.w	r3, r3, #31
 8000878:	f002 021f 	and.w	r2, r2, #31
 800087c:	bf58      	it	pl
 800087e:	4253      	negpl	r3, r2
 8000880:	687a      	ldr	r2, [r7, #4]
 8000882:	6852      	ldr	r2, [r2, #4]
 8000884:	4293      	cmp	r3, r2
 8000886:	d014      	beq.n	80008b2 <enqueue+0x5c>
    buf->buffer[buf->head]=data;   
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	4413      	add	r3, r2
 8000890:	78fa      	ldrb	r2, [r7, #3]
 8000892:	721a      	strb	r2, [r3, #8]
    buf->head=((buf->head)+1)%QUEUE_SIZE;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	3301      	adds	r3, #1
 800089a:	425a      	negs	r2, r3
 800089c:	f003 031f 	and.w	r3, r3, #31
 80008a0:	f002 021f 	and.w	r2, r2, #31
 80008a4:	bf58      	it	pl
 80008a6:	4253      	negpl	r3, r2
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	6013      	str	r3, [r2, #0]
    return_val=0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	e002      	b.n	80008b8 <enqueue+0x62>
  }
  else {
    return_val=-1;
 80008b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008b6:	60fb      	str	r3, [r7, #12]
  }
  restore(mask);
 80008b8:	68b8      	ldr	r0, [r7, #8]
 80008ba:	f7ff fe6a 	bl	8000592 <restore>
  return (return_val);
 80008be:	68fb      	ldr	r3, [r7, #12]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3710      	adds	r7, #16
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}

080008c8 <dequeue>:

uint8_t dequeue (queue_t *buf) {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b084      	sub	sp, #16
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  int return_val=0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	60fb      	str	r3, [r7, #12]
  uint32_t mask;
  mask = disable();
 80008d4:	f7ff fe4a 	bl	800056c <disable>
 80008d8:	60b8      	str	r0, [r7, #8]
  if (buf->tail!=buf->head) {
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	685a      	ldr	r2, [r3, #4]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d011      	beq.n	800090a <dequeue+0x42>
    return_val=buf->buffer[buf->tail];
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	685b      	ldr	r3, [r3, #4]
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	4413      	add	r3, r2
 80008ee:	7a1b      	ldrb	r3, [r3, #8]
 80008f0:	60fb      	str	r3, [r7, #12]
    buf->tail=((buf->tail)+1)%QUEUE_SIZE;
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	3301      	adds	r3, #1
 80008f8:	425a      	negs	r2, r3
 80008fa:	f003 031f 	and.w	r3, r3, #31
 80008fe:	f002 021f 	and.w	r2, r2, #31
 8000902:	bf58      	it	pl
 8000904:	4253      	negpl	r3, r2
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	6053      	str	r3, [r2, #4]
  }
  restore(mask);
 800090a:	68b8      	ldr	r0, [r7, #8]
 800090c:	f7ff fe41 	bl	8000592 <restore>
  return(return_val);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	b2db      	uxtb	r3, r3
}
 8000914:	4618      	mov	r0, r3
 8000916:	3710      	adds	r7, #16
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}

0800091c <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8000924:	4a07      	ldr	r2, [pc, #28]	; (8000944 <RetargetInit+0x28>)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800092a:	4b07      	ldr	r3, [pc, #28]	; (8000948 <RetargetInit+0x2c>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	6898      	ldr	r0, [r3, #8]
 8000930:	2300      	movs	r3, #0
 8000932:	2202      	movs	r2, #2
 8000934:	2100      	movs	r1, #0
 8000936:	f003 f869 	bl	8003a0c <setvbuf>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	20000148 	.word	0x20000148
 8000948:	20000064 	.word	0x20000064

0800094c <_isatty>:

int _isatty(int fd) {
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b00      	cmp	r3, #0
 8000958:	db04      	blt.n	8000964 <_isatty+0x18>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2b02      	cmp	r3, #2
 800095e:	dc01      	bgt.n	8000964 <_isatty+0x18>
    return 1;
 8000960:	2301      	movs	r3, #1
 8000962:	e005      	b.n	8000970 <_isatty+0x24>

  errno = EBADF;
 8000964:	f003 fa70 	bl	8003e48 <__errno>
 8000968:	4603      	mov	r3, r0
 800096a:	2209      	movs	r2, #9
 800096c:	601a      	str	r2, [r3, #0]
  return 0;
 800096e:	2300      	movs	r3, #0
}
 8000970:	4618      	mov	r0, r3
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}

08000978 <_write>:

int _write(int fd, char* ptr, int len) {
 8000978:	b580      	push	{r7, lr}
 800097a:	b086      	sub	sp, #24
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2b01      	cmp	r3, #1
 8000988:	d002      	beq.n	8000990 <_write+0x18>
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	2b02      	cmp	r3, #2
 800098e:	d111      	bne.n	80009b4 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000990:	4b0e      	ldr	r3, [pc, #56]	; (80009cc <_write+0x54>)
 8000992:	6818      	ldr	r0, [r3, #0]
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	b29a      	uxth	r2, r3
 8000998:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800099c:	68b9      	ldr	r1, [r7, #8]
 800099e:	f001 ff4b 	bl	8002838 <HAL_UART_Transmit>
 80009a2:	4603      	mov	r3, r0
 80009a4:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80009a6:	7dfb      	ldrb	r3, [r7, #23]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d101      	bne.n	80009b0 <_write+0x38>
      return len;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	e008      	b.n	80009c2 <_write+0x4a>
    else
      return EIO;
 80009b0:	2305      	movs	r3, #5
 80009b2:	e006      	b.n	80009c2 <_write+0x4a>
  }
  errno = EBADF;
 80009b4:	f003 fa48 	bl	8003e48 <__errno>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2209      	movs	r2, #9
 80009bc:	601a      	str	r2, [r3, #0]
  return -1;
 80009be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3718      	adds	r7, #24
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000148 	.word	0x20000148

080009d0 <_close>:

int _close(int fd) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	db04      	blt.n	80009e8 <_close+0x18>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	2b02      	cmp	r3, #2
 80009e2:	dc01      	bgt.n	80009e8 <_close+0x18>
    return 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	e006      	b.n	80009f6 <_close+0x26>

  errno = EBADF;
 80009e8:	f003 fa2e 	bl	8003e48 <__errno>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2209      	movs	r2, #9
 80009f0:	601a      	str	r2, [r3, #0]
  return -1;
 80009f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b084      	sub	sp, #16
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8000a0a:	f003 fa1d 	bl	8003e48 <__errno>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2209      	movs	r2, #9
 8000a12:	601a      	str	r2, [r3, #0]
  return -1;
 8000a14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <_read>:

int _read(int fd, char* ptr, int len) {
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	60b9      	str	r1, [r7, #8]
 8000a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d110      	bne.n	8000a54 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000a32:	4b0e      	ldr	r3, [pc, #56]	; (8000a6c <_read+0x4c>)
 8000a34:	6818      	ldr	r0, [r3, #0]
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	68b9      	ldr	r1, [r7, #8]
 8000a3e:	f001 ff85 	bl	800294c <HAL_UART_Receive>
 8000a42:	4603      	mov	r3, r0
 8000a44:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a46:	7dfb      	ldrb	r3, [r7, #23]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d101      	bne.n	8000a50 <_read+0x30>
      return 1;
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e008      	b.n	8000a62 <_read+0x42>
    else
      return EIO;
 8000a50:	2305      	movs	r3, #5
 8000a52:	e006      	b.n	8000a62 <_read+0x42>
  }
  errno = EBADF;
 8000a54:	f003 f9f8 	bl	8003e48 <__errno>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2209      	movs	r2, #9
 8000a5c:	601a      	str	r2, [r3, #0]
  return -1;
 8000a5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000148 	.word	0x20000148

08000a70 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	db08      	blt.n	8000a92 <_fstat+0x22>
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2b02      	cmp	r3, #2
 8000a84:	dc05      	bgt.n	8000a92 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a8c:	605a      	str	r2, [r3, #4]
    return 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	e005      	b.n	8000a9e <_fstat+0x2e>
  }

  errno = EBADF;
 8000a92:	f003 f9d9 	bl	8003e48 <__errno>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2209      	movs	r2, #9
 8000a9a:	601a      	str	r2, [r3, #0]
  return 0;
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
	...

08000aa8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b083      	sub	sp, #12
 8000aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aae:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <HAL_MspInit+0x44>)
 8000ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ab2:	4a0e      	ldr	r2, [pc, #56]	; (8000aec <HAL_MspInit+0x44>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6613      	str	r3, [r2, #96]	; 0x60
 8000aba:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <HAL_MspInit+0x44>)
 8000abc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <HAL_MspInit+0x44>)
 8000ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aca:	4a08      	ldr	r2, [pc, #32]	; (8000aec <HAL_MspInit+0x44>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ad2:	4b06      	ldr	r3, [pc, #24]	; (8000aec <HAL_MspInit+0x44>)
 8000ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	370c      	adds	r7, #12
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	40021000 	.word	0x40021000

08000af0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b09e      	sub	sp, #120	; 0x78
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	2254      	movs	r2, #84	; 0x54
 8000b0e:	2100      	movs	r1, #0
 8000b10:	4618      	mov	r0, r3
 8000b12:	f003 f96f 	bl	8003df4 <memset>
  if(huart->Instance==USART2)
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a2c      	ldr	r2, [pc, #176]	; (8000bcc <HAL_UART_MspInit+0xdc>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d150      	bne.n	8000bc2 <HAL_UART_MspInit+0xd2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b20:	2302      	movs	r3, #2
 8000b22:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b24:	2300      	movs	r3, #0
 8000b26:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b28:	f107 0310 	add.w	r3, r7, #16
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f001 fb3d 	bl	80021ac <HAL_RCCEx_PeriphCLKConfig>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b38:	f7ff fe74 	bl	8000824 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b3c:	4b24      	ldr	r3, [pc, #144]	; (8000bd0 <HAL_UART_MspInit+0xe0>)
 8000b3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b40:	4a23      	ldr	r2, [pc, #140]	; (8000bd0 <HAL_UART_MspInit+0xe0>)
 8000b42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b46:	6593      	str	r3, [r2, #88]	; 0x58
 8000b48:	4b21      	ldr	r3, [pc, #132]	; (8000bd0 <HAL_UART_MspInit+0xe0>)
 8000b4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b54:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <HAL_UART_MspInit+0xe0>)
 8000b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b58:	4a1d      	ldr	r2, [pc, #116]	; (8000bd0 <HAL_UART_MspInit+0xe0>)
 8000b5a:	f043 0301 	orr.w	r3, r3, #1
 8000b5e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b60:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <HAL_UART_MspInit+0xe0>)
 8000b62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b64:	f003 0301 	and.w	r3, r3, #1
 8000b68:	60bb      	str	r3, [r7, #8]
 8000b6a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8000b6c:	2304      	movs	r3, #4
 8000b6e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b70:	2302      	movs	r3, #2
 8000b72:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b74:	2300      	movs	r3, #0
 8000b76:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b78:	2303      	movs	r3, #3
 8000b7a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b7c:	2307      	movs	r3, #7
 8000b7e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8000b80:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000b84:	4619      	mov	r1, r3
 8000b86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b8a:	f000 fae1 	bl	8001150 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8000b8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000b92:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8000ba4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000ba8:	4619      	mov	r1, r3
 8000baa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bae:	f000 facf 	bl	8001150 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	2026      	movs	r0, #38	; 0x26
 8000bb8:	f000 fa15 	bl	8000fe6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bbc:	2026      	movs	r0, #38	; 0x26
 8000bbe:	f000 fa2e 	bl	800101e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bc2:	bf00      	nop
 8000bc4:	3778      	adds	r7, #120	; 0x78
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40004400 	.word	0x40004400
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <NMI_Handler+0x4>

08000bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bde:	e7fe      	b.n	8000bde <HardFault_Handler+0x4>

08000be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be4:	e7fe      	b.n	8000be4 <MemManage_Handler+0x4>

08000be6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be6:	b480      	push	{r7}
 8000be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bea:	e7fe      	b.n	8000bea <BusFault_Handler+0x4>

08000bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf0:	e7fe      	b.n	8000bf0 <UsageFault_Handler+0x4>

08000bf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c20:	f000 f8e6 	bl	8000df0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c24:	bf00      	nop
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000c2c:	480a      	ldr	r0, [pc, #40]	; (8000c58 <USART2_IRQHandler+0x30>)
 8000c2e:	f001 ff57 	bl	8002ae0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  ch = getchar();
 8000c32:	f003 f85b 	bl	8003cec <getchar>
 8000c36:	4603      	mov	r3, r0
 8000c38:	b2da      	uxtb	r2, r3
 8000c3a:	4b08      	ldr	r3, [pc, #32]	; (8000c5c <USART2_IRQHandler+0x34>)
 8000c3c:	701a      	strb	r2, [r3, #0]
  putchar(ch);
 8000c3e:	4b07      	ldr	r3, [pc, #28]	; (8000c5c <USART2_IRQHandler+0x34>)
 8000c40:	781b      	ldrb	r3, [r3, #0]
 8000c42:	4618      	mov	r0, r3
 8000c44:	f003 f8ce 	bl	8003de4 <putchar>
  enqueue(&buf,ch);
 8000c48:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <USART2_IRQHandler+0x34>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	4804      	ldr	r0, [pc, #16]	; (8000c60 <USART2_IRQHandler+0x38>)
 8000c50:	f7ff fe01 	bl	8000856 <enqueue>
//  else {
//	  putchar(ch);
//	  enqueue(&buf,ch);
//  }
  /* USER CODE END USART2_IRQn 1 */
}
 8000c54:	bf00      	nop
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000084 	.word	0x20000084
 8000c5c:	2000014c 	.word	0x2000014c
 8000c60:	2000010c 	.word	0x2000010c

08000c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c6c:	4a14      	ldr	r2, [pc, #80]	; (8000cc0 <_sbrk+0x5c>)
 8000c6e:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <_sbrk+0x60>)
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c78:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d102      	bne.n	8000c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c80:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <_sbrk+0x64>)
 8000c82:	4a12      	ldr	r2, [pc, #72]	; (8000ccc <_sbrk+0x68>)
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c86:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d207      	bcs.n	8000ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c94:	f003 f8d8 	bl	8003e48 <__errno>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ca2:	e009      	b.n	8000cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca4:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000caa:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4a05      	ldr	r2, [pc, #20]	; (8000cc8 <_sbrk+0x64>)
 8000cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20010000 	.word	0x20010000
 8000cc4:	00000400 	.word	0x00000400
 8000cc8:	20000150 	.word	0x20000150
 8000ccc:	200002a8 	.word	0x200002a8

08000cd0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <SystemInit+0x20>)
 8000cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cda:	4a05      	ldr	r2, [pc, #20]	; (8000cf0 <SystemInit+0x20>)
 8000cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000cf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d2c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cf8:	f7ff ffea 	bl	8000cd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cfc:	480c      	ldr	r0, [pc, #48]	; (8000d30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfe:	490d      	ldr	r1, [pc, #52]	; (8000d34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d00:	4a0d      	ldr	r2, [pc, #52]	; (8000d38 <LoopForever+0xe>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d04:	e002      	b.n	8000d0c <LoopCopyDataInit>

08000d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0a:	3304      	adds	r3, #4

08000d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d10:	d3f9      	bcc.n	8000d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d12:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d14:	4c0a      	ldr	r4, [pc, #40]	; (8000d40 <LoopForever+0x16>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d18:	e001      	b.n	8000d1e <LoopFillZerobss>

08000d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d1c:	3204      	adds	r2, #4

08000d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d20:	d3fb      	bcc.n	8000d1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d22:	f003 f897 	bl	8003e54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d26:	f7ff fc65 	bl	80005f4 <main>

08000d2a <LoopForever>:

LoopForever:
    b LoopForever
 8000d2a:	e7fe      	b.n	8000d2a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d2c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d34:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d38:	08004cbc 	.word	0x08004cbc
  ldr r2, =_sbss
 8000d3c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d40:	200002a4 	.word	0x200002a4

08000d44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d44:	e7fe      	b.n	8000d44 <ADC1_IRQHandler>

08000d46 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d46:	b580      	push	{r7, lr}
 8000d48:	b082      	sub	sp, #8
 8000d4a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d50:	2003      	movs	r0, #3
 8000d52:	f000 f93d 	bl	8000fd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d56:	2000      	movs	r0, #0
 8000d58:	f000 f80e 	bl	8000d78 <HAL_InitTick>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d002      	beq.n	8000d68 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d62:	2301      	movs	r3, #1
 8000d64:	71fb      	strb	r3, [r7, #7]
 8000d66:	e001      	b.n	8000d6c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d68:	f7ff fe9e 	bl	8000aa8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
	...

08000d78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d80:	2300      	movs	r3, #0
 8000d82:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d84:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <HAL_InitTick+0x6c>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d023      	beq.n	8000dd4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d8c:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <HAL_InitTick+0x70>)
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <HAL_InitTick+0x6c>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 f949 	bl	800103a <HAL_SYSTICK_Config>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d10f      	bne.n	8000dce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	2b0f      	cmp	r3, #15
 8000db2:	d809      	bhi.n	8000dc8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000db4:	2200      	movs	r2, #0
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dbc:	f000 f913 	bl	8000fe6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dc0:	4a0a      	ldr	r2, [pc, #40]	; (8000dec <HAL_InitTick+0x74>)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	e007      	b.n	8000dd8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	73fb      	strb	r3, [r7, #15]
 8000dcc:	e004      	b.n	8000dd8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	73fb      	strb	r3, [r7, #15]
 8000dd2:	e001      	b.n	8000dd8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000dd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	20000008 	.word	0x20000008
 8000de8:	20000000 	.word	0x20000000
 8000dec:	20000004 	.word	0x20000004

08000df0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <HAL_IncTick+0x20>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	461a      	mov	r2, r3
 8000dfa:	4b06      	ldr	r3, [pc, #24]	; (8000e14 <HAL_IncTick+0x24>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <HAL_IncTick+0x24>)
 8000e02:	6013      	str	r3, [r2, #0]
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	20000008 	.word	0x20000008
 8000e14:	20000154 	.word	0x20000154

08000e18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e1c:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <HAL_GetTick+0x14>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	20000154 	.word	0x20000154

08000e30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f003 0307 	and.w	r3, r3, #7
 8000e3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e40:	4b0c      	ldr	r3, [pc, #48]	; (8000e74 <__NVIC_SetPriorityGrouping+0x44>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e46:	68ba      	ldr	r2, [r7, #8]
 8000e48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e62:	4a04      	ldr	r2, [pc, #16]	; (8000e74 <__NVIC_SetPriorityGrouping+0x44>)
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	60d3      	str	r3, [r2, #12]
}
 8000e68:	bf00      	nop
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e7c:	4b04      	ldr	r3, [pc, #16]	; (8000e90 <__NVIC_GetPriorityGrouping+0x18>)
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	0a1b      	lsrs	r3, r3, #8
 8000e82:	f003 0307 	and.w	r3, r3, #7
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr
 8000e90:	e000ed00 	.word	0xe000ed00

08000e94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	db0b      	blt.n	8000ebe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	f003 021f 	and.w	r2, r3, #31
 8000eac:	4907      	ldr	r1, [pc, #28]	; (8000ecc <__NVIC_EnableIRQ+0x38>)
 8000eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb2:	095b      	lsrs	r3, r3, #5
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	fa00 f202 	lsl.w	r2, r0, r2
 8000eba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ebe:	bf00      	nop
 8000ec0:	370c      	adds	r7, #12
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	e000e100 	.word	0xe000e100

08000ed0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	6039      	str	r1, [r7, #0]
 8000eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	db0a      	blt.n	8000efa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	490c      	ldr	r1, [pc, #48]	; (8000f1c <__NVIC_SetPriority+0x4c>)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	0112      	lsls	r2, r2, #4
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	440b      	add	r3, r1
 8000ef4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ef8:	e00a      	b.n	8000f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	4908      	ldr	r1, [pc, #32]	; (8000f20 <__NVIC_SetPriority+0x50>)
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	f003 030f 	and.w	r3, r3, #15
 8000f06:	3b04      	subs	r3, #4
 8000f08:	0112      	lsls	r2, r2, #4
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	761a      	strb	r2, [r3, #24]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	e000e100 	.word	0xe000e100
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b089      	sub	sp, #36	; 0x24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	f1c3 0307 	rsb	r3, r3, #7
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	bf28      	it	cs
 8000f42:	2304      	movcs	r3, #4
 8000f44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3304      	adds	r3, #4
 8000f4a:	2b06      	cmp	r3, #6
 8000f4c:	d902      	bls.n	8000f54 <NVIC_EncodePriority+0x30>
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3b03      	subs	r3, #3
 8000f52:	e000      	b.n	8000f56 <NVIC_EncodePriority+0x32>
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43da      	mvns	r2, r3
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	401a      	ands	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f6c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	fa01 f303 	lsl.w	r3, r1, r3
 8000f76:	43d9      	mvns	r1, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f7c:	4313      	orrs	r3, r2
         );
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3724      	adds	r7, #36	; 0x24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
	...

08000f8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f9c:	d301      	bcc.n	8000fa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e00f      	b.n	8000fc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <SysTick_Config+0x40>)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000faa:	210f      	movs	r1, #15
 8000fac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fb0:	f7ff ff8e 	bl	8000ed0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb4:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <SysTick_Config+0x40>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fba:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <SysTick_Config+0x40>)
 8000fbc:	2207      	movs	r2, #7
 8000fbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	e000e010 	.word	0xe000e010

08000fd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ff29 	bl	8000e30 <__NVIC_SetPriorityGrouping>
}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff8:	f7ff ff3e 	bl	8000e78 <__NVIC_GetPriorityGrouping>
 8000ffc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	68b9      	ldr	r1, [r7, #8]
 8001002:	6978      	ldr	r0, [r7, #20]
 8001004:	f7ff ff8e 	bl	8000f24 <NVIC_EncodePriority>
 8001008:	4602      	mov	r2, r0
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff5d 	bl	8000ed0 <__NVIC_SetPriority>
}
 8001016:	bf00      	nop
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	4603      	mov	r3, r0
 8001026:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff31 	bl	8000e94 <__NVIC_EnableIRQ>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffa2 	bl	8000f8c <SysTick_Config>
 8001048:	4603      	mov	r3, r0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001052:	b480      	push	{r7}
 8001054:	b085      	sub	sp, #20
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800105a:	2300      	movs	r3, #0
 800105c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001064:	b2db      	uxtb	r3, r3
 8001066:	2b02      	cmp	r3, #2
 8001068:	d008      	beq.n	800107c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2204      	movs	r2, #4
 800106e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2200      	movs	r2, #0
 8001074:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e022      	b.n	80010c2 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f022 020e 	bic.w	r2, r2, #14
 800108a:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f022 0201 	bic.w	r2, r2, #1
 800109a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010a0:	f003 021c 	and.w	r2, r3, #28
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	2101      	movs	r1, #1
 80010aa:	fa01 f202 	lsl.w	r2, r1, r2
 80010ae:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2201      	movs	r2, #1
 80010b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b084      	sub	sp, #16
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010d6:	2300      	movs	r3, #0
 80010d8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d005      	beq.n	80010f2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2204      	movs	r2, #4
 80010ea:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	73fb      	strb	r3, [r7, #15]
 80010f0:	e029      	b.n	8001146 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f022 020e 	bic.w	r2, r2, #14
 8001100:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f022 0201 	bic.w	r2, r2, #1
 8001110:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001116:	f003 021c 	and.w	r2, r3, #28
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800111e:	2101      	movs	r1, #1
 8001120:	fa01 f202 	lsl.w	r2, r1, r2
 8001124:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2201      	movs	r2, #1
 800112a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2200      	movs	r2, #0
 8001132:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	4798      	blx	r3
    }
  }
  return status;
 8001146:	7bfb      	ldrb	r3, [r7, #15]
}
 8001148:	4618      	mov	r0, r3
 800114a:	3710      	adds	r7, #16
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001150:	b480      	push	{r7}
 8001152:	b087      	sub	sp, #28
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800115a:	2300      	movs	r3, #0
 800115c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800115e:	e148      	b.n	80013f2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	2101      	movs	r1, #1
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	fa01 f303 	lsl.w	r3, r1, r3
 800116c:	4013      	ands	r3, r2
 800116e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	f000 813a 	beq.w	80013ec <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0303 	and.w	r3, r3, #3
 8001180:	2b01      	cmp	r3, #1
 8001182:	d005      	beq.n	8001190 <HAL_GPIO_Init+0x40>
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f003 0303 	and.w	r3, r3, #3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d130      	bne.n	80011f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	2203      	movs	r2, #3
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	4013      	ands	r3, r2
 80011a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	68da      	ldr	r2, [r3, #12]
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011c6:	2201      	movs	r2, #1
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	43db      	mvns	r3, r3
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	4013      	ands	r3, r2
 80011d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	685b      	ldr	r3, [r3, #4]
 80011da:	091b      	lsrs	r3, r3, #4
 80011dc:	f003 0201 	and.w	r2, r3, #1
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f003 0303 	and.w	r3, r3, #3
 80011fa:	2b03      	cmp	r3, #3
 80011fc:	d017      	beq.n	800122e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	005b      	lsls	r3, r3, #1
 8001208:	2203      	movs	r2, #3
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	689a      	ldr	r2, [r3, #8]
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	693a      	ldr	r2, [r7, #16]
 800122c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f003 0303 	and.w	r3, r3, #3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d123      	bne.n	8001282 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	08da      	lsrs	r2, r3, #3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3208      	adds	r2, #8
 8001242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001246:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	f003 0307 	and.w	r3, r3, #7
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	220f      	movs	r2, #15
 8001252:	fa02 f303 	lsl.w	r3, r2, r3
 8001256:	43db      	mvns	r3, r3
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4013      	ands	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	691a      	ldr	r2, [r3, #16]
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	f003 0307 	and.w	r3, r3, #7
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	fa02 f303 	lsl.w	r3, r2, r3
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	4313      	orrs	r3, r2
 8001272:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	08da      	lsrs	r2, r3, #3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3208      	adds	r2, #8
 800127c:	6939      	ldr	r1, [r7, #16]
 800127e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	2203      	movs	r2, #3
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43db      	mvns	r3, r3
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	4013      	ands	r3, r2
 8001298:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f003 0203 	and.w	r2, r3, #3
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	005b      	lsls	r3, r3, #1
 80012a6:	fa02 f303 	lsl.w	r3, r2, r3
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 8094 	beq.w	80013ec <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c4:	4b52      	ldr	r3, [pc, #328]	; (8001410 <HAL_GPIO_Init+0x2c0>)
 80012c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012c8:	4a51      	ldr	r2, [pc, #324]	; (8001410 <HAL_GPIO_Init+0x2c0>)
 80012ca:	f043 0301 	orr.w	r3, r3, #1
 80012ce:	6613      	str	r3, [r2, #96]	; 0x60
 80012d0:	4b4f      	ldr	r3, [pc, #316]	; (8001410 <HAL_GPIO_Init+0x2c0>)
 80012d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012d4:	f003 0301 	and.w	r3, r3, #1
 80012d8:	60bb      	str	r3, [r7, #8]
 80012da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012dc:	4a4d      	ldr	r2, [pc, #308]	; (8001414 <HAL_GPIO_Init+0x2c4>)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	089b      	lsrs	r3, r3, #2
 80012e2:	3302      	adds	r3, #2
 80012e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	f003 0303 	and.w	r3, r3, #3
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	220f      	movs	r2, #15
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	43db      	mvns	r3, r3
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	4013      	ands	r3, r2
 80012fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001306:	d00d      	beq.n	8001324 <HAL_GPIO_Init+0x1d4>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a43      	ldr	r2, [pc, #268]	; (8001418 <HAL_GPIO_Init+0x2c8>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d007      	beq.n	8001320 <HAL_GPIO_Init+0x1d0>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a42      	ldr	r2, [pc, #264]	; (800141c <HAL_GPIO_Init+0x2cc>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d101      	bne.n	800131c <HAL_GPIO_Init+0x1cc>
 8001318:	2302      	movs	r3, #2
 800131a:	e004      	b.n	8001326 <HAL_GPIO_Init+0x1d6>
 800131c:	2307      	movs	r3, #7
 800131e:	e002      	b.n	8001326 <HAL_GPIO_Init+0x1d6>
 8001320:	2301      	movs	r3, #1
 8001322:	e000      	b.n	8001326 <HAL_GPIO_Init+0x1d6>
 8001324:	2300      	movs	r3, #0
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	f002 0203 	and.w	r2, r2, #3
 800132c:	0092      	lsls	r2, r2, #2
 800132e:	4093      	lsls	r3, r2
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001336:	4937      	ldr	r1, [pc, #220]	; (8001414 <HAL_GPIO_Init+0x2c4>)
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	089b      	lsrs	r3, r3, #2
 800133c:	3302      	adds	r3, #2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001344:	4b36      	ldr	r3, [pc, #216]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	43db      	mvns	r3, r3
 800134e:	693a      	ldr	r2, [r7, #16]
 8001350:	4013      	ands	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001368:	4a2d      	ldr	r2, [pc, #180]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800136e:	4b2c      	ldr	r3, [pc, #176]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	43db      	mvns	r3, r3
 8001378:	693a      	ldr	r2, [r7, #16]
 800137a:	4013      	ands	r3, r2
 800137c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4313      	orrs	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001392:	4a23      	ldr	r2, [pc, #140]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001398:	4b21      	ldr	r3, [pc, #132]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4013      	ands	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013bc:	4a18      	ldr	r2, [pc, #96]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80013c2:	4b17      	ldr	r3, [pc, #92]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	43db      	mvns	r3, r3
 80013cc:	693a      	ldr	r2, [r7, #16]
 80013ce:	4013      	ands	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d003      	beq.n	80013e6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80013de:	693a      	ldr	r2, [r7, #16]
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	4313      	orrs	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013e6:	4a0e      	ldr	r2, [pc, #56]	; (8001420 <HAL_GPIO_Init+0x2d0>)
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	3301      	adds	r3, #1
 80013f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	697b      	ldr	r3, [r7, #20]
 80013f8:	fa22 f303 	lsr.w	r3, r2, r3
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	f47f aeaf 	bne.w	8001160 <HAL_GPIO_Init+0x10>
  }
}
 8001402:	bf00      	nop
 8001404:	bf00      	nop
 8001406:	371c      	adds	r7, #28
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	40021000 	.word	0x40021000
 8001414:	40010000 	.word	0x40010000
 8001418:	48000400 	.word	0x48000400
 800141c:	48000800 	.word	0x48000800
 8001420:	40010400 	.word	0x40010400

08001424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	807b      	strh	r3, [r7, #2]
 8001430:	4613      	mov	r3, r2
 8001432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001434:	787b      	ldrb	r3, [r7, #1]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800143a:	887a      	ldrh	r2, [r7, #2]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001440:	e002      	b.n	8001448 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001442:	887a      	ldrh	r2, [r7, #2]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a04      	ldr	r2, [pc, #16]	; (8001470 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800145e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001462:	6013      	str	r3, [r2, #0]
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	40007000 	.word	0x40007000

08001474 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001478:	4b04      	ldr	r3, [pc, #16]	; (800148c <HAL_PWREx_GetVoltageRange+0x18>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001480:	4618      	mov	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	40007000 	.word	0x40007000

08001490 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800149e:	d130      	bne.n	8001502 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80014a0:	4b23      	ldr	r3, [pc, #140]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80014a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014ac:	d038      	beq.n	8001520 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014ae:	4b20      	ldr	r3, [pc, #128]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80014b6:	4a1e      	ldr	r2, [pc, #120]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014be:	4b1d      	ldr	r3, [pc, #116]	; (8001534 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2232      	movs	r2, #50	; 0x32
 80014c4:	fb02 f303 	mul.w	r3, r2, r3
 80014c8:	4a1b      	ldr	r2, [pc, #108]	; (8001538 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80014ca:	fba2 2303 	umull	r2, r3, r2, r3
 80014ce:	0c9b      	lsrs	r3, r3, #18
 80014d0:	3301      	adds	r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014d4:	e002      	b.n	80014dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	3b01      	subs	r3, #1
 80014da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014dc:	4b14      	ldr	r3, [pc, #80]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014e8:	d102      	bne.n	80014f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1f2      	bne.n	80014d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014f0:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80014f2:	695b      	ldr	r3, [r3, #20]
 80014f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014fc:	d110      	bne.n	8001520 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e00f      	b.n	8001522 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001502:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800150a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800150e:	d007      	beq.n	8001520 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001510:	4b07      	ldr	r3, [pc, #28]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001518:	4a05      	ldr	r2, [pc, #20]	; (8001530 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800151a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800151e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001520:	2300      	movs	r3, #0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40007000 	.word	0x40007000
 8001534:	20000000 	.word	0x20000000
 8001538:	431bde83 	.word	0x431bde83

0800153c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b088      	sub	sp, #32
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d102      	bne.n	8001550 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	f000 bc02 	b.w	8001d54 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001550:	4b96      	ldr	r3, [pc, #600]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f003 030c 	and.w	r3, r3, #12
 8001558:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800155a:	4b94      	ldr	r3, [pc, #592]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800155c:	68db      	ldr	r3, [r3, #12]
 800155e:	f003 0303 	and.w	r3, r3, #3
 8001562:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0310 	and.w	r3, r3, #16
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80e4 	beq.w	800173a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d007      	beq.n	8001588 <HAL_RCC_OscConfig+0x4c>
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	2b0c      	cmp	r3, #12
 800157c:	f040 808b 	bne.w	8001696 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	2b01      	cmp	r3, #1
 8001584:	f040 8087 	bne.w	8001696 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001588:	4b88      	ldr	r3, [pc, #544]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0302 	and.w	r3, r3, #2
 8001590:	2b00      	cmp	r3, #0
 8001592:	d005      	beq.n	80015a0 <HAL_RCC_OscConfig+0x64>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d101      	bne.n	80015a0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e3d9      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a1a      	ldr	r2, [r3, #32]
 80015a4:	4b81      	ldr	r3, [pc, #516]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0308 	and.w	r3, r3, #8
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d004      	beq.n	80015ba <HAL_RCC_OscConfig+0x7e>
 80015b0:	4b7e      	ldr	r3, [pc, #504]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015b8:	e005      	b.n	80015c6 <HAL_RCC_OscConfig+0x8a>
 80015ba:	4b7c      	ldr	r3, [pc, #496]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015c0:	091b      	lsrs	r3, r3, #4
 80015c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d223      	bcs.n	8001612 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 fd8c 	bl	80020ec <RCC_SetFlashLatencyFromMSIRange>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e3ba      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80015de:	4b73      	ldr	r3, [pc, #460]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a72      	ldr	r2, [pc, #456]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015e4:	f043 0308 	orr.w	r3, r3, #8
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	4b70      	ldr	r3, [pc, #448]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6a1b      	ldr	r3, [r3, #32]
 80015f6:	496d      	ldr	r1, [pc, #436]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015f8:	4313      	orrs	r3, r2
 80015fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015fc:	4b6b      	ldr	r3, [pc, #428]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	021b      	lsls	r3, r3, #8
 800160a:	4968      	ldr	r1, [pc, #416]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800160c:	4313      	orrs	r3, r2
 800160e:	604b      	str	r3, [r1, #4]
 8001610:	e025      	b.n	800165e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001612:	4b66      	ldr	r3, [pc, #408]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a65      	ldr	r2, [pc, #404]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b63      	ldr	r3, [pc, #396]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	6a1b      	ldr	r3, [r3, #32]
 800162a:	4960      	ldr	r1, [pc, #384]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800162c:	4313      	orrs	r3, r2
 800162e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001630:	4b5e      	ldr	r3, [pc, #376]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	69db      	ldr	r3, [r3, #28]
 800163c:	021b      	lsls	r3, r3, #8
 800163e:	495b      	ldr	r1, [pc, #364]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001640:	4313      	orrs	r3, r2
 8001642:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d109      	bne.n	800165e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a1b      	ldr	r3, [r3, #32]
 800164e:	4618      	mov	r0, r3
 8001650:	f000 fd4c 	bl	80020ec <RCC_SetFlashLatencyFromMSIRange>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e37a      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800165e:	f000 fc81 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8001662:	4602      	mov	r2, r0
 8001664:	4b51      	ldr	r3, [pc, #324]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	091b      	lsrs	r3, r3, #4
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	4950      	ldr	r1, [pc, #320]	; (80017b0 <HAL_RCC_OscConfig+0x274>)
 8001670:	5ccb      	ldrb	r3, [r1, r3]
 8001672:	f003 031f 	and.w	r3, r3, #31
 8001676:	fa22 f303 	lsr.w	r3, r2, r3
 800167a:	4a4e      	ldr	r2, [pc, #312]	; (80017b4 <HAL_RCC_OscConfig+0x278>)
 800167c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800167e:	4b4e      	ldr	r3, [pc, #312]	; (80017b8 <HAL_RCC_OscConfig+0x27c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4618      	mov	r0, r3
 8001684:	f7ff fb78 	bl	8000d78 <HAL_InitTick>
 8001688:	4603      	mov	r3, r0
 800168a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800168c:	7bfb      	ldrb	r3, [r7, #15]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d052      	beq.n	8001738 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	e35e      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	699b      	ldr	r3, [r3, #24]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d032      	beq.n	8001704 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800169e:	4b43      	ldr	r3, [pc, #268]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a42      	ldr	r2, [pc, #264]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80016aa:	f7ff fbb5 	bl	8000e18 <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016b0:	e008      	b.n	80016c4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016b2:	f7ff fbb1 	bl	8000e18 <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d901      	bls.n	80016c4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e347      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016c4:	4b39      	ldr	r3, [pc, #228]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0302 	and.w	r3, r3, #2
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d0f0      	beq.n	80016b2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016d0:	4b36      	ldr	r3, [pc, #216]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a35      	ldr	r2, [pc, #212]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016d6:	f043 0308 	orr.w	r3, r3, #8
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	4b33      	ldr	r3, [pc, #204]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	4930      	ldr	r1, [pc, #192]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016ea:	4313      	orrs	r3, r2
 80016ec:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016ee:	4b2f      	ldr	r3, [pc, #188]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	021b      	lsls	r3, r3, #8
 80016fc:	492b      	ldr	r1, [pc, #172]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80016fe:	4313      	orrs	r3, r2
 8001700:	604b      	str	r3, [r1, #4]
 8001702:	e01a      	b.n	800173a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001704:	4b29      	ldr	r3, [pc, #164]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a28      	ldr	r2, [pc, #160]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800170a:	f023 0301 	bic.w	r3, r3, #1
 800170e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001710:	f7ff fb82 	bl	8000e18 <HAL_GetTick>
 8001714:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001716:	e008      	b.n	800172a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001718:	f7ff fb7e 	bl	8000e18 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	2b02      	cmp	r3, #2
 8001724:	d901      	bls.n	800172a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001726:	2303      	movs	r3, #3
 8001728:	e314      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0302 	and.w	r3, r3, #2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1f0      	bne.n	8001718 <HAL_RCC_OscConfig+0x1dc>
 8001736:	e000      	b.n	800173a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001738:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b00      	cmp	r3, #0
 8001744:	d073      	beq.n	800182e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	2b08      	cmp	r3, #8
 800174a:	d005      	beq.n	8001758 <HAL_RCC_OscConfig+0x21c>
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	2b0c      	cmp	r3, #12
 8001750:	d10e      	bne.n	8001770 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	2b03      	cmp	r3, #3
 8001756:	d10b      	bne.n	8001770 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001758:	4b14      	ldr	r3, [pc, #80]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d063      	beq.n	800182c <HAL_RCC_OscConfig+0x2f0>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d15f      	bne.n	800182c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e2f1      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001778:	d106      	bne.n	8001788 <HAL_RCC_OscConfig+0x24c>
 800177a:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a0b      	ldr	r2, [pc, #44]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001784:	6013      	str	r3, [r2, #0]
 8001786:	e025      	b.n	80017d4 <HAL_RCC_OscConfig+0x298>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001790:	d114      	bne.n	80017bc <HAL_RCC_OscConfig+0x280>
 8001792:	4b06      	ldr	r3, [pc, #24]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a05      	ldr	r2, [pc, #20]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 8001798:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	4b03      	ldr	r3, [pc, #12]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a02      	ldr	r2, [pc, #8]	; (80017ac <HAL_RCC_OscConfig+0x270>)
 80017a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017a8:	6013      	str	r3, [r2, #0]
 80017aa:	e013      	b.n	80017d4 <HAL_RCC_OscConfig+0x298>
 80017ac:	40021000 	.word	0x40021000
 80017b0:	08004c30 	.word	0x08004c30
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20000004 	.word	0x20000004
 80017bc:	4ba0      	ldr	r3, [pc, #640]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a9f      	ldr	r2, [pc, #636]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80017c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017c6:	6013      	str	r3, [r2, #0]
 80017c8:	4b9d      	ldr	r3, [pc, #628]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a9c      	ldr	r2, [pc, #624]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80017ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d013      	beq.n	8001804 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017dc:	f7ff fb1c 	bl	8000e18 <HAL_GetTick>
 80017e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017e2:	e008      	b.n	80017f6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017e4:	f7ff fb18 	bl	8000e18 <HAL_GetTick>
 80017e8:	4602      	mov	r2, r0
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b64      	cmp	r3, #100	; 0x64
 80017f0:	d901      	bls.n	80017f6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80017f2:	2303      	movs	r3, #3
 80017f4:	e2ae      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017f6:	4b92      	ldr	r3, [pc, #584]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d0f0      	beq.n	80017e4 <HAL_RCC_OscConfig+0x2a8>
 8001802:	e014      	b.n	800182e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001804:	f7ff fb08 	bl	8000e18 <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800180c:	f7ff fb04 	bl	8000e18 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b64      	cmp	r3, #100	; 0x64
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e29a      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800181e:	4b88      	ldr	r3, [pc, #544]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1f0      	bne.n	800180c <HAL_RCC_OscConfig+0x2d0>
 800182a:	e000      	b.n	800182e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800182c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d060      	beq.n	80018fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	2b04      	cmp	r3, #4
 800183e:	d005      	beq.n	800184c <HAL_RCC_OscConfig+0x310>
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	2b0c      	cmp	r3, #12
 8001844:	d119      	bne.n	800187a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	2b02      	cmp	r3, #2
 800184a:	d116      	bne.n	800187a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800184c:	4b7c      	ldr	r3, [pc, #496]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001854:	2b00      	cmp	r3, #0
 8001856:	d005      	beq.n	8001864 <HAL_RCC_OscConfig+0x328>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d101      	bne.n	8001864 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e277      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001864:	4b76      	ldr	r3, [pc, #472]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	061b      	lsls	r3, r3, #24
 8001872:	4973      	ldr	r1, [pc, #460]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001874:	4313      	orrs	r3, r2
 8001876:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001878:	e040      	b.n	80018fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d023      	beq.n	80018ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001882:	4b6f      	ldr	r3, [pc, #444]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a6e      	ldr	r2, [pc, #440]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001888:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800188c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188e:	f7ff fac3 	bl	8000e18 <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001894:	e008      	b.n	80018a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001896:	f7ff fabf 	bl	8000e18 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e255      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018a8:	4b65      	ldr	r3, [pc, #404]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0f0      	beq.n	8001896 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b4:	4b62      	ldr	r3, [pc, #392]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	061b      	lsls	r3, r3, #24
 80018c2:	495f      	ldr	r1, [pc, #380]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	604b      	str	r3, [r1, #4]
 80018c8:	e018      	b.n	80018fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ca:	4b5d      	ldr	r3, [pc, #372]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a5c      	ldr	r2, [pc, #368]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80018d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d6:	f7ff fa9f 	bl	8000e18 <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018dc:	e008      	b.n	80018f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018de:	f7ff fa9b 	bl	8000e18 <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d901      	bls.n	80018f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80018ec:	2303      	movs	r3, #3
 80018ee:	e231      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018f0:	4b53      	ldr	r3, [pc, #332]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d1f0      	bne.n	80018de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0308 	and.w	r3, r3, #8
 8001904:	2b00      	cmp	r3, #0
 8001906:	d03c      	beq.n	8001982 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	695b      	ldr	r3, [r3, #20]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d01c      	beq.n	800194a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001910:	4b4b      	ldr	r3, [pc, #300]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001912:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001916:	4a4a      	ldr	r2, [pc, #296]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001920:	f7ff fa7a 	bl	8000e18 <HAL_GetTick>
 8001924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001928:	f7ff fa76 	bl	8000e18 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b02      	cmp	r3, #2
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e20c      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800193a:	4b41      	ldr	r3, [pc, #260]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 800193c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	2b00      	cmp	r3, #0
 8001946:	d0ef      	beq.n	8001928 <HAL_RCC_OscConfig+0x3ec>
 8001948:	e01b      	b.n	8001982 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800194a:	4b3d      	ldr	r3, [pc, #244]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 800194c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001950:	4a3b      	ldr	r2, [pc, #236]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001952:	f023 0301 	bic.w	r3, r3, #1
 8001956:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800195a:	f7ff fa5d 	bl	8000e18 <HAL_GetTick>
 800195e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001960:	e008      	b.n	8001974 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001962:	f7ff fa59 	bl	8000e18 <HAL_GetTick>
 8001966:	4602      	mov	r2, r0
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d901      	bls.n	8001974 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e1ef      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001974:	4b32      	ldr	r3, [pc, #200]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001976:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1ef      	bne.n	8001962 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0304 	and.w	r3, r3, #4
 800198a:	2b00      	cmp	r3, #0
 800198c:	f000 80a6 	beq.w	8001adc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001990:	2300      	movs	r3, #0
 8001992:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001994:	4b2a      	ldr	r3, [pc, #168]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001998:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10d      	bne.n	80019bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019a0:	4b27      	ldr	r3, [pc, #156]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80019a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a4:	4a26      	ldr	r2, [pc, #152]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80019a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019aa:	6593      	str	r3, [r2, #88]	; 0x58
 80019ac:	4b24      	ldr	r3, [pc, #144]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 80019ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019b8:	2301      	movs	r3, #1
 80019ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019bc:	4b21      	ldr	r3, [pc, #132]	; (8001a44 <HAL_RCC_OscConfig+0x508>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d118      	bne.n	80019fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019c8:	4b1e      	ldr	r3, [pc, #120]	; (8001a44 <HAL_RCC_OscConfig+0x508>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a1d      	ldr	r2, [pc, #116]	; (8001a44 <HAL_RCC_OscConfig+0x508>)
 80019ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019d4:	f7ff fa20 	bl	8000e18 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019dc:	f7ff fa1c 	bl	8000e18 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e1b2      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80019ee:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <HAL_RCC_OscConfig+0x508>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d0f0      	beq.n	80019dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	d108      	bne.n	8001a14 <HAL_RCC_OscConfig+0x4d8>
 8001a02:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001a04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a08:	4a0d      	ldr	r2, [pc, #52]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001a0a:	f043 0301 	orr.w	r3, r3, #1
 8001a0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a12:	e029      	b.n	8001a68 <HAL_RCC_OscConfig+0x52c>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	2b05      	cmp	r3, #5
 8001a1a:	d115      	bne.n	8001a48 <HAL_RCC_OscConfig+0x50c>
 8001a1c:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a22:	4a07      	ldr	r2, [pc, #28]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001a24:	f043 0304 	orr.w	r3, r3, #4
 8001a28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a2c:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a32:	4a03      	ldr	r2, [pc, #12]	; (8001a40 <HAL_RCC_OscConfig+0x504>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a3c:	e014      	b.n	8001a68 <HAL_RCC_OscConfig+0x52c>
 8001a3e:	bf00      	nop
 8001a40:	40021000 	.word	0x40021000
 8001a44:	40007000 	.word	0x40007000
 8001a48:	4b9a      	ldr	r3, [pc, #616]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a4e:	4a99      	ldr	r2, [pc, #612]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001a50:	f023 0301 	bic.w	r3, r3, #1
 8001a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001a58:	4b96      	ldr	r3, [pc, #600]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a5e:	4a95      	ldr	r2, [pc, #596]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001a60:	f023 0304 	bic.w	r3, r3, #4
 8001a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d016      	beq.n	8001a9e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a70:	f7ff f9d2 	bl	8000e18 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a76:	e00a      	b.n	8001a8e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a78:	f7ff f9ce 	bl	8000e18 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e162      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a8e:	4b89      	ldr	r3, [pc, #548]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a94:	f003 0302 	and.w	r3, r3, #2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0ed      	beq.n	8001a78 <HAL_RCC_OscConfig+0x53c>
 8001a9c:	e015      	b.n	8001aca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9e:	f7ff f9bb 	bl	8000e18 <HAL_GetTick>
 8001aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001aa4:	e00a      	b.n	8001abc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aa6:	f7ff f9b7 	bl	8000e18 <HAL_GetTick>
 8001aaa:	4602      	mov	r2, r0
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e14b      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001abc:	4b7d      	ldr	r3, [pc, #500]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1ed      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001aca:	7ffb      	ldrb	r3, [r7, #31]
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d105      	bne.n	8001adc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad0:	4b78      	ldr	r3, [pc, #480]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ad4:	4a77      	ldr	r2, [pc, #476]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001ad6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ada:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0320 	and.w	r3, r3, #32
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d03c      	beq.n	8001b62 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d01c      	beq.n	8001b2a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001af0:	4b70      	ldr	r3, [pc, #448]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001af2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001af6:	4a6f      	ldr	r2, [pc, #444]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b00:	f7ff f98a 	bl	8000e18 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b08:	f7ff f986 	bl	8000e18 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e11c      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b1a:	4b66      	ldr	r3, [pc, #408]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001b1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d0ef      	beq.n	8001b08 <HAL_RCC_OscConfig+0x5cc>
 8001b28:	e01b      	b.n	8001b62 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b2a:	4b62      	ldr	r3, [pc, #392]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001b2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b30:	4a60      	ldr	r2, [pc, #384]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001b32:	f023 0301 	bic.w	r3, r3, #1
 8001b36:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3a:	f7ff f96d 	bl	8000e18 <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b40:	e008      	b.n	8001b54 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b42:	f7ff f969 	bl	8000e18 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e0ff      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001b54:	4b57      	ldr	r3, [pc, #348]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001b56:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d1ef      	bne.n	8001b42 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f000 80f3 	beq.w	8001d52 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	f040 80c9 	bne.w	8001d08 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001b76:	4b4f      	ldr	r3, [pc, #316]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001b78:	68db      	ldr	r3, [r3, #12]
 8001b7a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	f003 0203 	and.w	r2, r3, #3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d12c      	bne.n	8001be4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b94:	3b01      	subs	r3, #1
 8001b96:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d123      	bne.n	8001be4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ba6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d11b      	bne.n	8001be4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bb6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d113      	bne.n	8001be4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc6:	085b      	lsrs	r3, r3, #1
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d109      	bne.n	8001be4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bda:	085b      	lsrs	r3, r3, #1
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d06b      	beq.n	8001cbc <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	2b0c      	cmp	r3, #12
 8001be8:	d062      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001bea:	4b32      	ldr	r3, [pc, #200]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e0ac      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001bfa:	4b2e      	ldr	r3, [pc, #184]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a2d      	ldr	r2, [pc, #180]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c00:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c04:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c06:	f7ff f907 	bl	8000e18 <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c0c:	e008      	b.n	8001c20 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0e:	f7ff f903 	bl	8000e18 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d901      	bls.n	8001c20 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e099      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c20:	4b24      	ldr	r3, [pc, #144]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1f0      	bne.n	8001c0e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c2c:	4b21      	ldr	r3, [pc, #132]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c2e:	68da      	ldr	r2, [r3, #12]
 8001c30:	4b21      	ldr	r3, [pc, #132]	; (8001cb8 <HAL_RCC_OscConfig+0x77c>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001c3c:	3a01      	subs	r2, #1
 8001c3e:	0112      	lsls	r2, r2, #4
 8001c40:	4311      	orrs	r1, r2
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c46:	0212      	lsls	r2, r2, #8
 8001c48:	4311      	orrs	r1, r2
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001c4e:	0852      	lsrs	r2, r2, #1
 8001c50:	3a01      	subs	r2, #1
 8001c52:	0552      	lsls	r2, r2, #21
 8001c54:	4311      	orrs	r1, r2
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001c5a:	0852      	lsrs	r2, r2, #1
 8001c5c:	3a01      	subs	r2, #1
 8001c5e:	0652      	lsls	r2, r2, #25
 8001c60:	4311      	orrs	r1, r2
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001c66:	06d2      	lsls	r2, r2, #27
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	4912      	ldr	r1, [pc, #72]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c70:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0f      	ldr	r2, [pc, #60]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c7a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c7c:	4b0d      	ldr	r3, [pc, #52]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	4a0c      	ldr	r2, [pc, #48]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001c82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c86:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c88:	f7ff f8c6 	bl	8000e18 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c90:	f7ff f8c2 	bl	8000e18 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e058      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ca2:	4b04      	ldr	r3, [pc, #16]	; (8001cb4 <HAL_RCC_OscConfig+0x778>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d0f0      	beq.n	8001c90 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001cae:	e050      	b.n	8001d52 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e04f      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
 8001cb4:	40021000 	.word	0x40021000
 8001cb8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cbc:	4b27      	ldr	r3, [pc, #156]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d144      	bne.n	8001d52 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001cc8:	4b24      	ldr	r3, [pc, #144]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a23      	ldr	r2, [pc, #140]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001cce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cd2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cd4:	4b21      	ldr	r3, [pc, #132]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	4a20      	ldr	r2, [pc, #128]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001cda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cde:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001ce0:	f7ff f89a 	bl	8000e18 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce8:	f7ff f896 	bl	8000e18 <HAL_GetTick>
 8001cec:	4602      	mov	r2, r0
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e02c      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cfa:	4b18      	ldr	r3, [pc, #96]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d0f0      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x7ac>
 8001d06:	e024      	b.n	8001d52 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	2b0c      	cmp	r3, #12
 8001d0c:	d01f      	beq.n	8001d4e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d0e:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001d14:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d1a:	f7ff f87d 	bl	8000e18 <HAL_GetTick>
 8001d1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d20:	e008      	b.n	8001d34 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d22:	f7ff f879 	bl	8000e18 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d901      	bls.n	8001d34 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8001d30:	2303      	movs	r3, #3
 8001d32:	e00f      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d34:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1f0      	bne.n	8001d22 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001d42:	68da      	ldr	r2, [r3, #12]
 8001d44:	4905      	ldr	r1, [pc, #20]	; (8001d5c <HAL_RCC_OscConfig+0x820>)
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_RCC_OscConfig+0x824>)
 8001d48:	4013      	ands	r3, r2
 8001d4a:	60cb      	str	r3, [r1, #12]
 8001d4c:	e001      	b.n	8001d52 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e000      	b.n	8001d54 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3720      	adds	r7, #32
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	feeefffc 	.word	0xfeeefffc

08001d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d101      	bne.n	8001d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0e7      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d78:	4b75      	ldr	r3, [pc, #468]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0307 	and.w	r3, r3, #7
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d910      	bls.n	8001da8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d86:	4b72      	ldr	r3, [pc, #456]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f023 0207 	bic.w	r2, r3, #7
 8001d8e:	4970      	ldr	r1, [pc, #448]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	4313      	orrs	r3, r2
 8001d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d96:	4b6e      	ldr	r3, [pc, #440]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d001      	beq.n	8001da8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0cf      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d010      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	4b66      	ldr	r3, [pc, #408]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d908      	bls.n	8001dd6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dc4:	4b63      	ldr	r3, [pc, #396]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	4960      	ldr	r1, [pc, #384]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0301 	and.w	r3, r3, #1
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d04c      	beq.n	8001e7c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	2b03      	cmp	r3, #3
 8001de8:	d107      	bne.n	8001dfa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dea:	4b5a      	ldr	r3, [pc, #360]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d121      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e0a6      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d107      	bne.n	8001e12 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e02:	4b54      	ldr	r3, [pc, #336]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d115      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e09a      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d107      	bne.n	8001e2a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e1a:	4b4e      	ldr	r3, [pc, #312]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d109      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e08e      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e2a:	4b4a      	ldr	r3, [pc, #296]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d101      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e086      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e3a:	4b46      	ldr	r3, [pc, #280]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	f023 0203 	bic.w	r2, r3, #3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	4943      	ldr	r1, [pc, #268]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e4c:	f7fe ffe4 	bl	8000e18 <HAL_GetTick>
 8001e50:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e52:	e00a      	b.n	8001e6a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e54:	f7fe ffe0 	bl	8000e18 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e06e      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e6a:	4b3a      	ldr	r3, [pc, #232]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f003 020c 	and.w	r2, r3, #12
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d1eb      	bne.n	8001e54 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d010      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	4b31      	ldr	r3, [pc, #196]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d208      	bcs.n	8001eaa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e98:	4b2e      	ldr	r3, [pc, #184]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	492b      	ldr	r1, [pc, #172]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eaa:	4b29      	ldr	r3, [pc, #164]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0307 	and.w	r3, r3, #7
 8001eb2:	683a      	ldr	r2, [r7, #0]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d210      	bcs.n	8001eda <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb8:	4b25      	ldr	r3, [pc, #148]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f023 0207 	bic.w	r2, r3, #7
 8001ec0:	4923      	ldr	r1, [pc, #140]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec8:	4b21      	ldr	r3, [pc, #132]	; (8001f50 <HAL_RCC_ClockConfig+0x1ec>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0307 	and.w	r3, r3, #7
 8001ed0:	683a      	ldr	r2, [r7, #0]
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d001      	beq.n	8001eda <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e036      	b.n	8001f48 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d008      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee6:	4b1b      	ldr	r3, [pc, #108]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	4918      	ldr	r1, [pc, #96]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d009      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f04:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	4910      	ldr	r1, [pc, #64]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f18:	f000 f824 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	4b0d      	ldr	r3, [pc, #52]	; (8001f54 <HAL_RCC_ClockConfig+0x1f0>)
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	091b      	lsrs	r3, r3, #4
 8001f24:	f003 030f 	and.w	r3, r3, #15
 8001f28:	490b      	ldr	r1, [pc, #44]	; (8001f58 <HAL_RCC_ClockConfig+0x1f4>)
 8001f2a:	5ccb      	ldrb	r3, [r1, r3]
 8001f2c:	f003 031f 	and.w	r3, r3, #31
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
 8001f34:	4a09      	ldr	r2, [pc, #36]	; (8001f5c <HAL_RCC_ClockConfig+0x1f8>)
 8001f36:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f38:	4b09      	ldr	r3, [pc, #36]	; (8001f60 <HAL_RCC_ClockConfig+0x1fc>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7fe ff1b 	bl	8000d78 <HAL_InitTick>
 8001f42:	4603      	mov	r3, r0
 8001f44:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f46:	7afb      	ldrb	r3, [r7, #11]
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3710      	adds	r7, #16
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40022000 	.word	0x40022000
 8001f54:	40021000 	.word	0x40021000
 8001f58:	08004c30 	.word	0x08004c30
 8001f5c:	20000000 	.word	0x20000000
 8001f60:	20000004 	.word	0x20000004

08001f64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b089      	sub	sp, #36	; 0x24
 8001f68:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f72:	4b3e      	ldr	r3, [pc, #248]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f003 030c 	and.w	r3, r3, #12
 8001f7a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f7c:	4b3b      	ldr	r3, [pc, #236]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d005      	beq.n	8001f98 <HAL_RCC_GetSysClockFreq+0x34>
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	2b0c      	cmp	r3, #12
 8001f90:	d121      	bne.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d11e      	bne.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f98:	4b34      	ldr	r3, [pc, #208]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0308 	and.w	r3, r3, #8
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d107      	bne.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fa4:	4b31      	ldr	r3, [pc, #196]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 8001fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001faa:	0a1b      	lsrs	r3, r3, #8
 8001fac:	f003 030f 	and.w	r3, r3, #15
 8001fb0:	61fb      	str	r3, [r7, #28]
 8001fb2:	e005      	b.n	8001fc0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fb4:	4b2d      	ldr	r3, [pc, #180]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	091b      	lsrs	r3, r3, #4
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001fc0:	4a2b      	ldr	r2, [pc, #172]	; (8002070 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fc8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d10d      	bne.n	8001fec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fd4:	e00a      	b.n	8001fec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	d102      	bne.n	8001fe2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fdc:	4b25      	ldr	r3, [pc, #148]	; (8002074 <HAL_RCC_GetSysClockFreq+0x110>)
 8001fde:	61bb      	str	r3, [r7, #24]
 8001fe0:	e004      	b.n	8001fec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d101      	bne.n	8001fec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fe8:	4b23      	ldr	r3, [pc, #140]	; (8002078 <HAL_RCC_GetSysClockFreq+0x114>)
 8001fea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	2b0c      	cmp	r3, #12
 8001ff0:	d134      	bne.n	800205c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ff2:	4b1e      	ldr	r3, [pc, #120]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 8001ff4:	68db      	ldr	r3, [r3, #12]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d003      	beq.n	800200a <HAL_RCC_GetSysClockFreq+0xa6>
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	2b03      	cmp	r3, #3
 8002006:	d003      	beq.n	8002010 <HAL_RCC_GetSysClockFreq+0xac>
 8002008:	e005      	b.n	8002016 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800200a:	4b1a      	ldr	r3, [pc, #104]	; (8002074 <HAL_RCC_GetSysClockFreq+0x110>)
 800200c:	617b      	str	r3, [r7, #20]
      break;
 800200e:	e005      	b.n	800201c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002010:	4b19      	ldr	r3, [pc, #100]	; (8002078 <HAL_RCC_GetSysClockFreq+0x114>)
 8002012:	617b      	str	r3, [r7, #20]
      break;
 8002014:	e002      	b.n	800201c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002016:	69fb      	ldr	r3, [r7, #28]
 8002018:	617b      	str	r3, [r7, #20]
      break;
 800201a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800201c:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	091b      	lsrs	r3, r3, #4
 8002022:	f003 0307 	and.w	r3, r3, #7
 8002026:	3301      	adds	r3, #1
 8002028:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800202a:	4b10      	ldr	r3, [pc, #64]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	0a1b      	lsrs	r3, r3, #8
 8002030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	fb03 f202 	mul.w	r2, r3, r2
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002040:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002042:	4b0a      	ldr	r3, [pc, #40]	; (800206c <HAL_RCC_GetSysClockFreq+0x108>)
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	0e5b      	lsrs	r3, r3, #25
 8002048:	f003 0303 	and.w	r3, r3, #3
 800204c:	3301      	adds	r3, #1
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002052:	697a      	ldr	r2, [r7, #20]
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	fbb2 f3f3 	udiv	r3, r2, r3
 800205a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800205c:	69bb      	ldr	r3, [r7, #24]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3724      	adds	r7, #36	; 0x24
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40021000 	.word	0x40021000
 8002070:	08004c48 	.word	0x08004c48
 8002074:	00f42400 	.word	0x00f42400
 8002078:	007a1200 	.word	0x007a1200

0800207c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002080:	4b03      	ldr	r3, [pc, #12]	; (8002090 <HAL_RCC_GetHCLKFreq+0x14>)
 8002082:	681b      	ldr	r3, [r3, #0]
}
 8002084:	4618      	mov	r0, r3
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	20000000 	.word	0x20000000

08002094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002098:	f7ff fff0 	bl	800207c <HAL_RCC_GetHCLKFreq>
 800209c:	4602      	mov	r2, r0
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	0a1b      	lsrs	r3, r3, #8
 80020a4:	f003 0307 	and.w	r3, r3, #7
 80020a8:	4904      	ldr	r1, [pc, #16]	; (80020bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80020aa:	5ccb      	ldrb	r3, [r1, r3]
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40021000 	.word	0x40021000
 80020bc:	08004c40 	.word	0x08004c40

080020c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020c4:	f7ff ffda 	bl	800207c <HAL_RCC_GetHCLKFreq>
 80020c8:	4602      	mov	r2, r0
 80020ca:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	0adb      	lsrs	r3, r3, #11
 80020d0:	f003 0307 	and.w	r3, r3, #7
 80020d4:	4904      	ldr	r1, [pc, #16]	; (80020e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020d6:	5ccb      	ldrb	r3, [r1, r3]
 80020d8:	f003 031f 	and.w	r3, r3, #31
 80020dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40021000 	.word	0x40021000
 80020e8:	08004c40 	.word	0x08004c40

080020ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80020f4:	2300      	movs	r3, #0
 80020f6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80020f8:	4b2a      	ldr	r3, [pc, #168]	; (80021a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002104:	f7ff f9b6 	bl	8001474 <HAL_PWREx_GetVoltageRange>
 8002108:	6178      	str	r0, [r7, #20]
 800210a:	e014      	b.n	8002136 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800210c:	4b25      	ldr	r3, [pc, #148]	; (80021a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800210e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002110:	4a24      	ldr	r2, [pc, #144]	; (80021a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002116:	6593      	str	r3, [r2, #88]	; 0x58
 8002118:	4b22      	ldr	r3, [pc, #136]	; (80021a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800211a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800211c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002120:	60fb      	str	r3, [r7, #12]
 8002122:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002124:	f7ff f9a6 	bl	8001474 <HAL_PWREx_GetVoltageRange>
 8002128:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800212a:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800212c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800212e:	4a1d      	ldr	r2, [pc, #116]	; (80021a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002130:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002134:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800213c:	d10b      	bne.n	8002156 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2b80      	cmp	r3, #128	; 0x80
 8002142:	d919      	bls.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2ba0      	cmp	r3, #160	; 0xa0
 8002148:	d902      	bls.n	8002150 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800214a:	2302      	movs	r3, #2
 800214c:	613b      	str	r3, [r7, #16]
 800214e:	e013      	b.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002150:	2301      	movs	r3, #1
 8002152:	613b      	str	r3, [r7, #16]
 8002154:	e010      	b.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b80      	cmp	r3, #128	; 0x80
 800215a:	d902      	bls.n	8002162 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800215c:	2303      	movs	r3, #3
 800215e:	613b      	str	r3, [r7, #16]
 8002160:	e00a      	b.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b80      	cmp	r3, #128	; 0x80
 8002166:	d102      	bne.n	800216e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002168:	2302      	movs	r3, #2
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	e004      	b.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2b70      	cmp	r3, #112	; 0x70
 8002172:	d101      	bne.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002174:	2301      	movs	r3, #1
 8002176:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002178:	4b0b      	ldr	r3, [pc, #44]	; (80021a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f023 0207 	bic.w	r2, r3, #7
 8002180:	4909      	ldr	r1, [pc, #36]	; (80021a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4313      	orrs	r3, r2
 8002186:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002188:	4b07      	ldr	r3, [pc, #28]	; (80021a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	429a      	cmp	r2, r3
 8002194:	d001      	beq.n	800219a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e000      	b.n	800219c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800219a:	2300      	movs	r3, #0
}
 800219c:	4618      	mov	r0, r3
 800219e:	3718      	adds	r7, #24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40021000 	.word	0x40021000
 80021a8:	40022000 	.word	0x40022000

080021ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80021b4:	2300      	movs	r3, #0
 80021b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021b8:	2300      	movs	r3, #0
 80021ba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d031      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021cc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80021d0:	d01a      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80021d2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80021d6:	d814      	bhi.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d009      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80021dc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80021e0:	d10f      	bne.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80021e2:	4b5d      	ldr	r3, [pc, #372]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	4a5c      	ldr	r2, [pc, #368]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80021e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ec:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021ee:	e00c      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3304      	adds	r3, #4
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 f9de 	bl	80025b8 <RCCEx_PLLSAI1_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002200:	e003      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	74fb      	strb	r3, [r7, #19]
      break;
 8002206:	e000      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800220a:	7cfb      	ldrb	r3, [r7, #19]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10b      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002210:	4b51      	ldr	r3, [pc, #324]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002216:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800221e:	494e      	ldr	r1, [pc, #312]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002226:	e001      	b.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002228:	7cfb      	ldrb	r3, [r7, #19]
 800222a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 809e 	beq.w	8002376 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800223a:	2300      	movs	r3, #0
 800223c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800223e:	4b46      	ldr	r3, [pc, #280]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800224a:	2301      	movs	r3, #1
 800224c:	e000      	b.n	8002250 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800224e:	2300      	movs	r3, #0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d00d      	beq.n	8002270 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002254:	4b40      	ldr	r3, [pc, #256]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002258:	4a3f      	ldr	r2, [pc, #252]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800225a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800225e:	6593      	str	r3, [r2, #88]	; 0x58
 8002260:	4b3d      	ldr	r3, [pc, #244]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800226c:	2301      	movs	r3, #1
 800226e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002270:	4b3a      	ldr	r3, [pc, #232]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a39      	ldr	r2, [pc, #228]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002276:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800227c:	f7fe fdcc 	bl	8000e18 <HAL_GetTick>
 8002280:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002282:	e009      	b.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002284:	f7fe fdc8 	bl	8000e18 <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d902      	bls.n	8002298 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	74fb      	strb	r3, [r7, #19]
        break;
 8002296:	e005      	b.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002298:	4b30      	ldr	r3, [pc, #192]	; (800235c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0ef      	beq.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80022a4:	7cfb      	ldrb	r3, [r7, #19]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d15a      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022aa:	4b2b      	ldr	r3, [pc, #172]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d01e      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d019      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022c6:	4b24      	ldr	r3, [pc, #144]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022d2:	4b21      	ldr	r3, [pc, #132]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d8:	4a1f      	ldr	r2, [pc, #124]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022e2:	4b1d      	ldr	r3, [pc, #116]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e8:	4a1b      	ldr	r2, [pc, #108]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022f2:	4a19      	ldr	r2, [pc, #100]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d016      	beq.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002304:	f7fe fd88 	bl	8000e18 <HAL_GetTick>
 8002308:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800230a:	e00b      	b.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800230c:	f7fe fd84 	bl	8000e18 <HAL_GetTick>
 8002310:	4602      	mov	r2, r0
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	1ad3      	subs	r3, r2, r3
 8002316:	f241 3288 	movw	r2, #5000	; 0x1388
 800231a:	4293      	cmp	r3, r2
 800231c:	d902      	bls.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	74fb      	strb	r3, [r7, #19]
            break;
 8002322:	e006      	b.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002324:	4b0c      	ldr	r3, [pc, #48]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002326:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0ec      	beq.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002332:	7cfb      	ldrb	r3, [r7, #19]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d10b      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002338:	4b07      	ldr	r3, [pc, #28]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800233a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002346:	4904      	ldr	r1, [pc, #16]	; (8002358 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002348:	4313      	orrs	r3, r2
 800234a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800234e:	e009      	b.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002350:	7cfb      	ldrb	r3, [r7, #19]
 8002352:	74bb      	strb	r3, [r7, #18]
 8002354:	e006      	b.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002356:	bf00      	nop
 8002358:	40021000 	.word	0x40021000
 800235c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002360:	7cfb      	ldrb	r3, [r7, #19]
 8002362:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002364:	7c7b      	ldrb	r3, [r7, #17]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d105      	bne.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800236a:	4b8a      	ldr	r3, [pc, #552]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800236c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236e:	4a89      	ldr	r2, [pc, #548]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002370:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002374:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00a      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002382:	4b84      	ldr	r3, [pc, #528]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002388:	f023 0203 	bic.w	r2, r3, #3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a1b      	ldr	r3, [r3, #32]
 8002390:	4980      	ldr	r1, [pc, #512]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002392:	4313      	orrs	r3, r2
 8002394:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d00a      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023a4:	4b7b      	ldr	r3, [pc, #492]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023aa:	f023 020c 	bic.w	r2, r3, #12
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	4978      	ldr	r1, [pc, #480]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0320 	and.w	r3, r3, #32
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00a      	beq.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023c6:	4b73      	ldr	r3, [pc, #460]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023cc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023d4:	496f      	ldr	r1, [pc, #444]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00a      	beq.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80023e8:	4b6a      	ldr	r3, [pc, #424]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023ee:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023f6:	4967      	ldr	r1, [pc, #412]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80023f8:	4313      	orrs	r3, r2
 80023fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00a      	beq.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800240a:	4b62      	ldr	r3, [pc, #392]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800240c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002410:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002418:	495e      	ldr	r1, [pc, #376]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800241a:	4313      	orrs	r3, r2
 800241c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002428:	2b00      	cmp	r3, #0
 800242a:	d00a      	beq.n	8002442 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800242c:	4b59      	ldr	r3, [pc, #356]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800242e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002432:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243a:	4956      	ldr	r1, [pc, #344]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800243c:	4313      	orrs	r3, r2
 800243e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800244a:	2b00      	cmp	r3, #0
 800244c:	d00a      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800244e:	4b51      	ldr	r3, [pc, #324]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002454:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245c:	494d      	ldr	r1, [pc, #308]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800245e:	4313      	orrs	r3, r2
 8002460:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d028      	beq.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002470:	4b48      	ldr	r3, [pc, #288]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002476:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800247e:	4945      	ldr	r1, [pc, #276]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002480:	4313      	orrs	r3, r2
 8002482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800248e:	d106      	bne.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002490:	4b40      	ldr	r3, [pc, #256]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002492:	68db      	ldr	r3, [r3, #12]
 8002494:	4a3f      	ldr	r2, [pc, #252]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002496:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800249a:	60d3      	str	r3, [r2, #12]
 800249c:	e011      	b.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024a6:	d10c      	bne.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3304      	adds	r3, #4
 80024ac:	2101      	movs	r1, #1
 80024ae:	4618      	mov	r0, r3
 80024b0:	f000 f882 	bl	80025b8 <RCCEx_PLLSAI1_Config>
 80024b4:	4603      	mov	r3, r0
 80024b6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80024b8:	7cfb      	ldrb	r3, [r7, #19]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80024be:	7cfb      	ldrb	r3, [r7, #19]
 80024c0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d028      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024ce:	4b31      	ldr	r3, [pc, #196]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024dc:	492d      	ldr	r1, [pc, #180]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80024ec:	d106      	bne.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024ee:	4b29      	ldr	r3, [pc, #164]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024f0:	68db      	ldr	r3, [r3, #12]
 80024f2:	4a28      	ldr	r2, [pc, #160]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80024f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024f8:	60d3      	str	r3, [r2, #12]
 80024fa:	e011      	b.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002500:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002504:	d10c      	bne.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3304      	adds	r3, #4
 800250a:	2101      	movs	r1, #1
 800250c:	4618      	mov	r0, r3
 800250e:	f000 f853 	bl	80025b8 <RCCEx_PLLSAI1_Config>
 8002512:	4603      	mov	r3, r0
 8002514:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002516:	7cfb      	ldrb	r3, [r7, #19]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800251c:	7cfb      	ldrb	r3, [r7, #19]
 800251e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d01c      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800252c:	4b19      	ldr	r3, [pc, #100]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002532:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800253a:	4916      	ldr	r1, [pc, #88]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002546:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800254a:	d10c      	bne.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3304      	adds	r3, #4
 8002550:	2102      	movs	r1, #2
 8002552:	4618      	mov	r0, r3
 8002554:	f000 f830 	bl	80025b8 <RCCEx_PLLSAI1_Config>
 8002558:	4603      	mov	r3, r0
 800255a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800255c:	7cfb      	ldrb	r3, [r7, #19]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8002562:	7cfb      	ldrb	r3, [r7, #19]
 8002564:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00a      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002572:	4b08      	ldr	r3, [pc, #32]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002578:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002580:	4904      	ldr	r1, [pc, #16]	; (8002594 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002582:	4313      	orrs	r3, r2
 8002584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002588:	7cbb      	ldrb	r3, [r7, #18]
}
 800258a:	4618      	mov	r0, r3
 800258c:	3718      	adds	r7, #24
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40021000 	.word	0x40021000

08002598 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800259c:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a04      	ldr	r2, [pc, #16]	; (80025b4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80025a2:	f043 0304 	orr.w	r3, r3, #4
 80025a6:	6013      	str	r3, [r2, #0]
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000

080025b8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025c2:	2300      	movs	r3, #0
 80025c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025c6:	4b74      	ldr	r3, [pc, #464]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025c8:	68db      	ldr	r3, [r3, #12]
 80025ca:	f003 0303 	and.w	r3, r3, #3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d018      	beq.n	8002604 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80025d2:	4b71      	ldr	r3, [pc, #452]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	f003 0203 	and.w	r2, r3, #3
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	429a      	cmp	r2, r3
 80025e0:	d10d      	bne.n	80025fe <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
       ||
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d009      	beq.n	80025fe <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80025ea:	4b6b      	ldr	r3, [pc, #428]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	091b      	lsrs	r3, r3, #4
 80025f0:	f003 0307 	and.w	r3, r3, #7
 80025f4:	1c5a      	adds	r2, r3, #1
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
       ||
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d047      	beq.n	800268e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	73fb      	strb	r3, [r7, #15]
 8002602:	e044      	b.n	800268e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b03      	cmp	r3, #3
 800260a:	d018      	beq.n	800263e <RCCEx_PLLSAI1_Config+0x86>
 800260c:	2b03      	cmp	r3, #3
 800260e:	d825      	bhi.n	800265c <RCCEx_PLLSAI1_Config+0xa4>
 8002610:	2b01      	cmp	r3, #1
 8002612:	d002      	beq.n	800261a <RCCEx_PLLSAI1_Config+0x62>
 8002614:	2b02      	cmp	r3, #2
 8002616:	d009      	beq.n	800262c <RCCEx_PLLSAI1_Config+0x74>
 8002618:	e020      	b.n	800265c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800261a:	4b5f      	ldr	r3, [pc, #380]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	2b00      	cmp	r3, #0
 8002624:	d11d      	bne.n	8002662 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800262a:	e01a      	b.n	8002662 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800262c:	4b5a      	ldr	r3, [pc, #360]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002634:	2b00      	cmp	r3, #0
 8002636:	d116      	bne.n	8002666 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800263c:	e013      	b.n	8002666 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800263e:	4b56      	ldr	r3, [pc, #344]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10f      	bne.n	800266a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800264a:	4b53      	ldr	r3, [pc, #332]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d109      	bne.n	800266a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800265a:	e006      	b.n	800266a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	73fb      	strb	r3, [r7, #15]
      break;
 8002660:	e004      	b.n	800266c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002662:	bf00      	nop
 8002664:	e002      	b.n	800266c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002666:	bf00      	nop
 8002668:	e000      	b.n	800266c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800266a:	bf00      	nop
    }

    if(status == HAL_OK)
 800266c:	7bfb      	ldrb	r3, [r7, #15]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10d      	bne.n	800268e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002672:	4b49      	ldr	r3, [pc, #292]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6819      	ldr	r1, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	3b01      	subs	r3, #1
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	430b      	orrs	r3, r1
 8002688:	4943      	ldr	r1, [pc, #268]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800268a:	4313      	orrs	r3, r2
 800268c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800268e:	7bfb      	ldrb	r3, [r7, #15]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d17c      	bne.n	800278e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002694:	4b40      	ldr	r3, [pc, #256]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a3f      	ldr	r2, [pc, #252]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800269a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800269e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026a0:	f7fe fbba 	bl	8000e18 <HAL_GetTick>
 80026a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026a6:	e009      	b.n	80026bc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026a8:	f7fe fbb6 	bl	8000e18 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d902      	bls.n	80026bc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	73fb      	strb	r3, [r7, #15]
        break;
 80026ba:	e005      	b.n	80026c8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026bc:	4b36      	ldr	r3, [pc, #216]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d1ef      	bne.n	80026a8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d15f      	bne.n	800278e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d110      	bne.n	80026f6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026d4:	4b30      	ldr	r3, [pc, #192]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026d6:	691b      	ldr	r3, [r3, #16]
 80026d8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80026dc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6892      	ldr	r2, [r2, #8]
 80026e4:	0211      	lsls	r1, r2, #8
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	68d2      	ldr	r2, [r2, #12]
 80026ea:	06d2      	lsls	r2, r2, #27
 80026ec:	430a      	orrs	r2, r1
 80026ee:	492a      	ldr	r1, [pc, #168]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	610b      	str	r3, [r1, #16]
 80026f4:	e027      	b.n	8002746 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d112      	bne.n	8002722 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026fc:	4b26      	ldr	r3, [pc, #152]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002704:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6892      	ldr	r2, [r2, #8]
 800270c:	0211      	lsls	r1, r2, #8
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	6912      	ldr	r2, [r2, #16]
 8002712:	0852      	lsrs	r2, r2, #1
 8002714:	3a01      	subs	r2, #1
 8002716:	0552      	lsls	r2, r2, #21
 8002718:	430a      	orrs	r2, r1
 800271a:	491f      	ldr	r1, [pc, #124]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800271c:	4313      	orrs	r3, r2
 800271e:	610b      	str	r3, [r1, #16]
 8002720:	e011      	b.n	8002746 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002722:	4b1d      	ldr	r3, [pc, #116]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800272a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6892      	ldr	r2, [r2, #8]
 8002732:	0211      	lsls	r1, r2, #8
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	6952      	ldr	r2, [r2, #20]
 8002738:	0852      	lsrs	r2, r2, #1
 800273a:	3a01      	subs	r2, #1
 800273c:	0652      	lsls	r2, r2, #25
 800273e:	430a      	orrs	r2, r1
 8002740:	4915      	ldr	r1, [pc, #84]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002742:	4313      	orrs	r3, r2
 8002744:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002746:	4b14      	ldr	r3, [pc, #80]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a13      	ldr	r2, [pc, #76]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800274c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002750:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002752:	f7fe fb61 	bl	8000e18 <HAL_GetTick>
 8002756:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002758:	e009      	b.n	800276e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800275a:	f7fe fb5d 	bl	8000e18 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d902      	bls.n	800276e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	73fb      	strb	r3, [r7, #15]
          break;
 800276c:	e005      	b.n	800277a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800276e:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0ef      	beq.n	800275a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d106      	bne.n	800278e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002780:	4b05      	ldr	r3, [pc, #20]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002782:	691a      	ldr	r2, [r3, #16]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	4903      	ldr	r1, [pc, #12]	; (8002798 <RCCEx_PLLSAI1_Config+0x1e0>)
 800278a:	4313      	orrs	r3, r2
 800278c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800278e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3710      	adds	r7, #16
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40021000 	.word	0x40021000

0800279c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e040      	b.n	8002830 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d106      	bne.n	80027c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7fe f996 	bl	8000af0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2224      	movs	r2, #36	; 0x24
 80027c8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0201 	bic.w	r2, r2, #1
 80027d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d002      	beq.n	80027e8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 feb2 	bl	800354c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 fc83 	bl	80030f4 <UART_SetConfig>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e01b      	b.n	8002830 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002806:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002816:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0201 	orr.w	r2, r2, #1
 8002826:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f000 ff31 	bl	8003690 <UART_CheckIdleState>
 800282e:	4603      	mov	r3, r0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08a      	sub	sp, #40	; 0x28
 800283c:	af02      	add	r7, sp, #8
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	603b      	str	r3, [r7, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800284c:	2b20      	cmp	r3, #32
 800284e:	d178      	bne.n	8002942 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d002      	beq.n	800285c <HAL_UART_Transmit+0x24>
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e071      	b.n	8002944 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2221      	movs	r2, #33	; 0x21
 800286c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800286e:	f7fe fad3 	bl	8000e18 <HAL_GetTick>
 8002872:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	88fa      	ldrh	r2, [r7, #6]
 8002878:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	88fa      	ldrh	r2, [r7, #6]
 8002880:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800288c:	d108      	bne.n	80028a0 <HAL_UART_Transmit+0x68>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d104      	bne.n	80028a0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002896:	2300      	movs	r3, #0
 8002898:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	61bb      	str	r3, [r7, #24]
 800289e:	e003      	b.n	80028a8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028a4:	2300      	movs	r3, #0
 80028a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80028a8:	e030      	b.n	800290c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	2200      	movs	r2, #0
 80028b2:	2180      	movs	r1, #128	; 0x80
 80028b4:	68f8      	ldr	r0, [r7, #12]
 80028b6:	f000 ff93 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d004      	beq.n	80028ca <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2220      	movs	r2, #32
 80028c4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e03c      	b.n	8002944 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10b      	bne.n	80028e8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	881a      	ldrh	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028dc:	b292      	uxth	r2, r2
 80028de:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	3302      	adds	r3, #2
 80028e4:	61bb      	str	r3, [r7, #24]
 80028e6:	e008      	b.n	80028fa <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	781a      	ldrb	r2, [r3, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	b292      	uxth	r2, r2
 80028f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	3301      	adds	r3, #1
 80028f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002900:	b29b      	uxth	r3, r3
 8002902:	3b01      	subs	r3, #1
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002912:	b29b      	uxth	r3, r3
 8002914:	2b00      	cmp	r3, #0
 8002916:	d1c8      	bne.n	80028aa <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2200      	movs	r2, #0
 8002920:	2140      	movs	r1, #64	; 0x40
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 ff5c 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d004      	beq.n	8002938 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2220      	movs	r2, #32
 8002932:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e005      	b.n	8002944 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2220      	movs	r2, #32
 800293c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800293e:	2300      	movs	r3, #0
 8002940:	e000      	b.n	8002944 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002942:	2302      	movs	r3, #2
  }
}
 8002944:	4618      	mov	r0, r3
 8002946:	3720      	adds	r7, #32
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af02      	add	r7, sp, #8
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	603b      	str	r3, [r7, #0]
 8002958:	4613      	mov	r3, r2
 800295a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002962:	2b20      	cmp	r3, #32
 8002964:	f040 80b6 	bne.w	8002ad4 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d002      	beq.n	8002974 <HAL_UART_Receive+0x28>
 800296e:	88fb      	ldrh	r3, [r7, #6]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d101      	bne.n	8002978 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e0ae      	b.n	8002ad6 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2222      	movs	r2, #34	; 0x22
 8002984:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800298e:	f7fe fa43 	bl	8000e18 <HAL_GetTick>
 8002992:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	88fa      	ldrh	r2, [r7, #6]
 8002998:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	88fa      	ldrh	r2, [r7, #6]
 80029a0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ac:	d10e      	bne.n	80029cc <HAL_UART_Receive+0x80>
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d105      	bne.n	80029c2 <HAL_UART_Receive+0x76>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f240 12ff 	movw	r2, #511	; 0x1ff
 80029bc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029c0:	e02d      	b.n	8002a1e <HAL_UART_Receive+0xd2>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	22ff      	movs	r2, #255	; 0xff
 80029c6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029ca:	e028      	b.n	8002a1e <HAL_UART_Receive+0xd2>
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10d      	bne.n	80029f0 <HAL_UART_Receive+0xa4>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d104      	bne.n	80029e6 <HAL_UART_Receive+0x9a>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	22ff      	movs	r2, #255	; 0xff
 80029e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029e4:	e01b      	b.n	8002a1e <HAL_UART_Receive+0xd2>
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	227f      	movs	r2, #127	; 0x7f
 80029ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80029ee:	e016      	b.n	8002a1e <HAL_UART_Receive+0xd2>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	689b      	ldr	r3, [r3, #8]
 80029f4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029f8:	d10d      	bne.n	8002a16 <HAL_UART_Receive+0xca>
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d104      	bne.n	8002a0c <HAL_UART_Receive+0xc0>
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	227f      	movs	r2, #127	; 0x7f
 8002a06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002a0a:	e008      	b.n	8002a1e <HAL_UART_Receive+0xd2>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	223f      	movs	r2, #63	; 0x3f
 8002a10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002a14:	e003      	b.n	8002a1e <HAL_UART_Receive+0xd2>
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002a24:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a2e:	d108      	bne.n	8002a42 <HAL_UART_Receive+0xf6>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d104      	bne.n	8002a42 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	61bb      	str	r3, [r7, #24]
 8002a40:	e003      	b.n	8002a4a <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002a4a:	e037      	b.n	8002abc <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	9300      	str	r3, [sp, #0]
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	2200      	movs	r2, #0
 8002a54:	2120      	movs	r1, #32
 8002a56:	68f8      	ldr	r0, [r7, #12]
 8002a58:	f000 fec2 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d005      	beq.n	8002a6e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2220      	movs	r2, #32
 8002a66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e033      	b.n	8002ad6 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d10c      	bne.n	8002a8e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	8a7b      	ldrh	r3, [r7, #18]
 8002a7e:	4013      	ands	r3, r2
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	3302      	adds	r3, #2
 8002a8a:	61bb      	str	r3, [r7, #24]
 8002a8c:	e00d      	b.n	8002aaa <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	8a7b      	ldrh	r3, [r7, #18]
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002ab0:	b29b      	uxth	r3, r3
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1c1      	bne.n	8002a4c <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2220      	movs	r2, #32
 8002acc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	e000      	b.n	8002ad6 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8002ad4:	2302      	movs	r3, #2
  }
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	3720      	adds	r7, #32
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b0ba      	sub	sp, #232	; 0xe8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002b06:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002b0a:	f640 030f 	movw	r3, #2063	; 0x80f
 8002b0e:	4013      	ands	r3, r2
 8002b10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002b14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d115      	bne.n	8002b48 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002b1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b20:	f003 0320 	and.w	r3, r3, #32
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00f      	beq.n	8002b48 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002b28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b2c:	f003 0320 	and.w	r3, r3, #32
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d009      	beq.n	8002b48 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 82ae 	beq.w	800309a <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002b42:	6878      	ldr	r0, [r7, #4]
 8002b44:	4798      	blx	r3
      }
      return;
 8002b46:	e2a8      	b.n	800309a <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8002b48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 8117 	beq.w	8002d80 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d106      	bne.n	8002b6c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002b5e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002b62:	4b85      	ldr	r3, [pc, #532]	; (8002d78 <HAL_UART_IRQHandler+0x298>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f000 810a 	beq.w	8002d80 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002b6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002b70:	f003 0301 	and.w	r3, r3, #1
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d011      	beq.n	8002b9c <HAL_UART_IRQHandler+0xbc>
 8002b78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d00b      	beq.n	8002b9c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b92:	f043 0201 	orr.w	r2, r3, #1
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d011      	beq.n	8002bcc <HAL_UART_IRQHandler+0xec>
 8002ba8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00b      	beq.n	8002bcc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2202      	movs	r2, #2
 8002bba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bc2:	f043 0204 	orr.w	r2, r3, #4
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d011      	beq.n	8002bfc <HAL_UART_IRQHandler+0x11c>
 8002bd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002bdc:	f003 0301 	and.w	r3, r3, #1
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d00b      	beq.n	8002bfc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2204      	movs	r2, #4
 8002bea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bf2:	f043 0202 	orr.w	r2, r3, #2
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002bfc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c00:	f003 0308 	and.w	r3, r3, #8
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d017      	beq.n	8002c38 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c0c:	f003 0320 	and.w	r3, r3, #32
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d105      	bne.n	8002c20 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002c14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002c18:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00b      	beq.n	8002c38 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2208      	movs	r2, #8
 8002c26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c2e:	f043 0208 	orr.w	r2, r3, #8
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002c38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d012      	beq.n	8002c6a <HAL_UART_IRQHandler+0x18a>
 8002c44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c48:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00c      	beq.n	8002c6a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c60:	f043 0220 	orr.w	r2, r3, #32
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 8214 	beq.w	800309e <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002c7a:	f003 0320 	and.w	r3, r3, #32
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00d      	beq.n	8002c9e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002c86:	f003 0320 	and.w	r3, r3, #32
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ca4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cb2:	2b40      	cmp	r3, #64	; 0x40
 8002cb4:	d005      	beq.n	8002cc2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002cb6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002cba:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d04f      	beq.n	8002d62 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fdf3 	bl	80038ae <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cd2:	2b40      	cmp	r3, #64	; 0x40
 8002cd4:	d141      	bne.n	8002d5a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	3308      	adds	r3, #8
 8002cdc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ce0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002ce4:	e853 3f00 	ldrex	r3, [r3]
 8002ce8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002cec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002cf0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cf4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	3308      	adds	r3, #8
 8002cfe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002d02:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002d06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002d0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002d12:	e841 2300 	strex	r3, r2, [r1]
 8002d16:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1d9      	bne.n	8002cd6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d013      	beq.n	8002d52 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d2e:	4a13      	ldr	r2, [pc, #76]	; (8002d7c <HAL_UART_IRQHandler+0x29c>)
 8002d30:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7fe f9c9 	bl	80010ce <HAL_DMA_Abort_IT>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d017      	beq.n	8002d72 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d50:	e00f      	b.n	8002d72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 f9b8 	bl	80030c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d58:	e00b      	b.n	8002d72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f9b4 	bl	80030c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d60:	e007      	b.n	8002d72 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f9b0 	bl	80030c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8002d70:	e195      	b.n	800309e <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d72:	bf00      	nop
    return;
 8002d74:	e193      	b.n	800309e <HAL_UART_IRQHandler+0x5be>
 8002d76:	bf00      	nop
 8002d78:	04000120 	.word	0x04000120
 8002d7c:	08003977 	.word	0x08003977

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	f040 814e 	bne.w	8003026 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002d8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d8e:	f003 0310 	and.w	r3, r3, #16
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	f000 8147 	beq.w	8003026 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d9c:	f003 0310 	and.w	r3, r3, #16
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f000 8140 	beq.w	8003026 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2210      	movs	r2, #16
 8002dac:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db8:	2b40      	cmp	r3, #64	; 0x40
 8002dba:	f040 80b8 	bne.w	8002f2e <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002dca:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 8167 	beq.w	80030a2 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8002dda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002dde:	429a      	cmp	r2, r3
 8002de0:	f080 815f 	bcs.w	80030a2 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002dea:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0320 	and.w	r3, r3, #32
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f040 8086 	bne.w	8002f0c <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002e0c:	e853 3f00 	ldrex	r3, [r3]
 8002e10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002e14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	461a      	mov	r2, r3
 8002e26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002e2a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002e2e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002e36:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002e3a:	e841 2300 	strex	r3, r2, [r1]
 8002e3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002e42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1da      	bne.n	8002e00 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	3308      	adds	r3, #8
 8002e50:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e54:	e853 3f00 	ldrex	r3, [r3]
 8002e58:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002e5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	3308      	adds	r3, #8
 8002e6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002e6e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002e72:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e74:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002e76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002e7a:	e841 2300 	strex	r3, r2, [r1]
 8002e7e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002e80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1e1      	bne.n	8002e4a <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	3308      	adds	r3, #8
 8002e8c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e90:	e853 3f00 	ldrex	r3, [r3]
 8002e94:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002e96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3308      	adds	r3, #8
 8002ea6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002eaa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002eac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002eb0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002eb2:	e841 2300 	strex	r3, r2, [r1]
 8002eb6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002eb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1e3      	bne.n	8002e86 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ed4:	e853 3f00 	ldrex	r3, [r3]
 8002ed8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002eda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002edc:	f023 0310 	bic.w	r3, r3, #16
 8002ee0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	461a      	mov	r2, r3
 8002eea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002eee:	65bb      	str	r3, [r7, #88]	; 0x58
 8002ef0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002ef4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ef6:	e841 2300 	strex	r3, r2, [r1]
 8002efa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002efc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1e4      	bne.n	8002ecc <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe f8a3 	bl	8001052 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2202      	movs	r2, #2
 8002f10:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002f1e:	b29b      	uxth	r3, r3
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	4619      	mov	r1, r3
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f8d8 	bl	80030dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002f2c:	e0b9      	b.n	80030a2 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 80ab 	beq.w	80030a6 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8002f50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 80a6 	beq.w	80030a6 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f62:	e853 3f00 	ldrex	r3, [r3]
 8002f66:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002f68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002f6e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002f7c:	647b      	str	r3, [r7, #68]	; 0x44
 8002f7e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002f82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f84:	e841 2300 	strex	r3, r2, [r1]
 8002f88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1e4      	bne.n	8002f5a <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	3308      	adds	r3, #8
 8002f96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9a:	e853 3f00 	ldrex	r3, [r3]
 8002f9e:	623b      	str	r3, [r7, #32]
   return(result);
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	f023 0301 	bic.w	r3, r3, #1
 8002fa6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	3308      	adds	r3, #8
 8002fb0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002fb4:	633a      	str	r2, [r7, #48]	; 0x30
 8002fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002fba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002fbc:	e841 2300 	strex	r3, r2, [r1]
 8002fc0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002fc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1e3      	bne.n	8002f90 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2220      	movs	r2, #32
 8002fcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	e853 3f00 	ldrex	r3, [r3]
 8002fe8:	60fb      	str	r3, [r7, #12]
   return(result);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f023 0310 	bic.w	r3, r3, #16
 8002ff0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002ffe:	61fb      	str	r3, [r7, #28]
 8003000:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003002:	69b9      	ldr	r1, [r7, #24]
 8003004:	69fa      	ldr	r2, [r7, #28]
 8003006:	e841 2300 	strex	r3, r2, [r1]
 800300a:	617b      	str	r3, [r7, #20]
   return(result);
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1e4      	bne.n	8002fdc <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2202      	movs	r2, #2
 8003016:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003018:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800301c:	4619      	mov	r1, r3
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f000 f85c 	bl	80030dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003024:	e03f      	b.n	80030a6 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800302a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00e      	beq.n	8003050 <HAL_UART_IRQHandler+0x570>
 8003032:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003036:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d008      	beq.n	8003050 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003046:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f000 fcd4 	bl	80039f6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800304e:	e02d      	b.n	80030ac <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003058:	2b00      	cmp	r3, #0
 800305a:	d00e      	beq.n	800307a <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800305c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003060:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003064:	2b00      	cmp	r3, #0
 8003066:	d008      	beq.n	800307a <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800306c:	2b00      	cmp	r3, #0
 800306e:	d01c      	beq.n	80030aa <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	4798      	blx	r3
    }
    return;
 8003078:	e017      	b.n	80030aa <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800307a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800307e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003082:	2b00      	cmp	r3, #0
 8003084:	d012      	beq.n	80030ac <HAL_UART_IRQHandler+0x5cc>
 8003086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800308a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800308e:	2b00      	cmp	r3, #0
 8003090:	d00c      	beq.n	80030ac <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 fc85 	bl	80039a2 <UART_EndTransmit_IT>
    return;
 8003098:	e008      	b.n	80030ac <HAL_UART_IRQHandler+0x5cc>
      return;
 800309a:	bf00      	nop
 800309c:	e006      	b.n	80030ac <HAL_UART_IRQHandler+0x5cc>
    return;
 800309e:	bf00      	nop
 80030a0:	e004      	b.n	80030ac <HAL_UART_IRQHandler+0x5cc>
      return;
 80030a2:	bf00      	nop
 80030a4:	e002      	b.n	80030ac <HAL_UART_IRQHandler+0x5cc>
      return;
 80030a6:	bf00      	nop
 80030a8:	e000      	b.n	80030ac <HAL_UART_IRQHandler+0x5cc>
    return;
 80030aa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80030ac:	37e8      	adds	r7, #232	; 0xe8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop

080030b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr

080030dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	460b      	mov	r3, r1
 80030e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr

080030f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80030f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030f8:	b08a      	sub	sp, #40	; 0x28
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	431a      	orrs	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	431a      	orrs	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	4313      	orrs	r3, r2
 800311a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	4bb4      	ldr	r3, [pc, #720]	; (80033f4 <UART_SetConfig+0x300>)
 8003124:	4013      	ands	r3, r2
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	6812      	ldr	r2, [r2, #0]
 800312a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800312c:	430b      	orrs	r3, r1
 800312e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	430a      	orrs	r2, r1
 8003144:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4aa9      	ldr	r2, [pc, #676]	; (80033f8 <UART_SetConfig+0x304>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d004      	beq.n	8003160 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800315c:	4313      	orrs	r3, r2
 800315e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003170:	430a      	orrs	r2, r1
 8003172:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4aa0      	ldr	r2, [pc, #640]	; (80033fc <UART_SetConfig+0x308>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d126      	bne.n	80031cc <UART_SetConfig+0xd8>
 800317e:	4ba0      	ldr	r3, [pc, #640]	; (8003400 <UART_SetConfig+0x30c>)
 8003180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003184:	f003 0303 	and.w	r3, r3, #3
 8003188:	2b03      	cmp	r3, #3
 800318a:	d81b      	bhi.n	80031c4 <UART_SetConfig+0xd0>
 800318c:	a201      	add	r2, pc, #4	; (adr r2, 8003194 <UART_SetConfig+0xa0>)
 800318e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003192:	bf00      	nop
 8003194:	080031a5 	.word	0x080031a5
 8003198:	080031b5 	.word	0x080031b5
 800319c:	080031ad 	.word	0x080031ad
 80031a0:	080031bd 	.word	0x080031bd
 80031a4:	2301      	movs	r3, #1
 80031a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031aa:	e080      	b.n	80032ae <UART_SetConfig+0x1ba>
 80031ac:	2302      	movs	r3, #2
 80031ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031b2:	e07c      	b.n	80032ae <UART_SetConfig+0x1ba>
 80031b4:	2304      	movs	r3, #4
 80031b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031ba:	e078      	b.n	80032ae <UART_SetConfig+0x1ba>
 80031bc:	2308      	movs	r3, #8
 80031be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031c2:	e074      	b.n	80032ae <UART_SetConfig+0x1ba>
 80031c4:	2310      	movs	r3, #16
 80031c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80031ca:	e070      	b.n	80032ae <UART_SetConfig+0x1ba>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a8c      	ldr	r2, [pc, #560]	; (8003404 <UART_SetConfig+0x310>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d138      	bne.n	8003248 <UART_SetConfig+0x154>
 80031d6:	4b8a      	ldr	r3, [pc, #552]	; (8003400 <UART_SetConfig+0x30c>)
 80031d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031dc:	f003 030c 	and.w	r3, r3, #12
 80031e0:	2b0c      	cmp	r3, #12
 80031e2:	d82d      	bhi.n	8003240 <UART_SetConfig+0x14c>
 80031e4:	a201      	add	r2, pc, #4	; (adr r2, 80031ec <UART_SetConfig+0xf8>)
 80031e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ea:	bf00      	nop
 80031ec:	08003221 	.word	0x08003221
 80031f0:	08003241 	.word	0x08003241
 80031f4:	08003241 	.word	0x08003241
 80031f8:	08003241 	.word	0x08003241
 80031fc:	08003231 	.word	0x08003231
 8003200:	08003241 	.word	0x08003241
 8003204:	08003241 	.word	0x08003241
 8003208:	08003241 	.word	0x08003241
 800320c:	08003229 	.word	0x08003229
 8003210:	08003241 	.word	0x08003241
 8003214:	08003241 	.word	0x08003241
 8003218:	08003241 	.word	0x08003241
 800321c:	08003239 	.word	0x08003239
 8003220:	2300      	movs	r3, #0
 8003222:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003226:	e042      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003228:	2302      	movs	r3, #2
 800322a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800322e:	e03e      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003230:	2304      	movs	r3, #4
 8003232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003236:	e03a      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003238:	2308      	movs	r3, #8
 800323a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800323e:	e036      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003240:	2310      	movs	r3, #16
 8003242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003246:	e032      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a6a      	ldr	r2, [pc, #424]	; (80033f8 <UART_SetConfig+0x304>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d12a      	bne.n	80032a8 <UART_SetConfig+0x1b4>
 8003252:	4b6b      	ldr	r3, [pc, #428]	; (8003400 <UART_SetConfig+0x30c>)
 8003254:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003258:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800325c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003260:	d01a      	beq.n	8003298 <UART_SetConfig+0x1a4>
 8003262:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003266:	d81b      	bhi.n	80032a0 <UART_SetConfig+0x1ac>
 8003268:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800326c:	d00c      	beq.n	8003288 <UART_SetConfig+0x194>
 800326e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003272:	d815      	bhi.n	80032a0 <UART_SetConfig+0x1ac>
 8003274:	2b00      	cmp	r3, #0
 8003276:	d003      	beq.n	8003280 <UART_SetConfig+0x18c>
 8003278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800327c:	d008      	beq.n	8003290 <UART_SetConfig+0x19c>
 800327e:	e00f      	b.n	80032a0 <UART_SetConfig+0x1ac>
 8003280:	2300      	movs	r3, #0
 8003282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003286:	e012      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003288:	2302      	movs	r3, #2
 800328a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800328e:	e00e      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003290:	2304      	movs	r3, #4
 8003292:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003296:	e00a      	b.n	80032ae <UART_SetConfig+0x1ba>
 8003298:	2308      	movs	r3, #8
 800329a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800329e:	e006      	b.n	80032ae <UART_SetConfig+0x1ba>
 80032a0:	2310      	movs	r3, #16
 80032a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80032a6:	e002      	b.n	80032ae <UART_SetConfig+0x1ba>
 80032a8:	2310      	movs	r3, #16
 80032aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a51      	ldr	r2, [pc, #324]	; (80033f8 <UART_SetConfig+0x304>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d17a      	bne.n	80033ae <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80032b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80032bc:	2b08      	cmp	r3, #8
 80032be:	d824      	bhi.n	800330a <UART_SetConfig+0x216>
 80032c0:	a201      	add	r2, pc, #4	; (adr r2, 80032c8 <UART_SetConfig+0x1d4>)
 80032c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c6:	bf00      	nop
 80032c8:	080032ed 	.word	0x080032ed
 80032cc:	0800330b 	.word	0x0800330b
 80032d0:	080032f5 	.word	0x080032f5
 80032d4:	0800330b 	.word	0x0800330b
 80032d8:	080032fb 	.word	0x080032fb
 80032dc:	0800330b 	.word	0x0800330b
 80032e0:	0800330b 	.word	0x0800330b
 80032e4:	0800330b 	.word	0x0800330b
 80032e8:	08003303 	.word	0x08003303
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032ec:	f7fe fed2 	bl	8002094 <HAL_RCC_GetPCLK1Freq>
 80032f0:	61f8      	str	r0, [r7, #28]
        break;
 80032f2:	e010      	b.n	8003316 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032f4:	4b44      	ldr	r3, [pc, #272]	; (8003408 <UART_SetConfig+0x314>)
 80032f6:	61fb      	str	r3, [r7, #28]
        break;
 80032f8:	e00d      	b.n	8003316 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032fa:	f7fe fe33 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 80032fe:	61f8      	str	r0, [r7, #28]
        break;
 8003300:	e009      	b.n	8003316 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003302:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003306:	61fb      	str	r3, [r7, #28]
        break;
 8003308:	e005      	b.n	8003316 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800330a:	2300      	movs	r3, #0
 800330c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003314:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	2b00      	cmp	r3, #0
 800331a:	f000 8107 	beq.w	800352c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	4413      	add	r3, r2
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	429a      	cmp	r2, r3
 800332c:	d305      	bcc.n	800333a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	429a      	cmp	r2, r3
 8003338:	d903      	bls.n	8003342 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003340:	e0f4      	b.n	800352c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	2200      	movs	r2, #0
 8003346:	461c      	mov	r4, r3
 8003348:	4615      	mov	r5, r2
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	022b      	lsls	r3, r5, #8
 8003354:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003358:	0222      	lsls	r2, r4, #8
 800335a:	68f9      	ldr	r1, [r7, #12]
 800335c:	6849      	ldr	r1, [r1, #4]
 800335e:	0849      	lsrs	r1, r1, #1
 8003360:	2000      	movs	r0, #0
 8003362:	4688      	mov	r8, r1
 8003364:	4681      	mov	r9, r0
 8003366:	eb12 0a08 	adds.w	sl, r2, r8
 800336a:	eb43 0b09 	adc.w	fp, r3, r9
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	603b      	str	r3, [r7, #0]
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800337c:	4650      	mov	r0, sl
 800337e:	4659      	mov	r1, fp
 8003380:	f7fc ff76 	bl	8000270 <__aeabi_uldivmod>
 8003384:	4602      	mov	r2, r0
 8003386:	460b      	mov	r3, r1
 8003388:	4613      	mov	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800338c:	69bb      	ldr	r3, [r7, #24]
 800338e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003392:	d308      	bcc.n	80033a6 <UART_SetConfig+0x2b2>
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800339a:	d204      	bcs.n	80033a6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	60da      	str	r2, [r3, #12]
 80033a4:	e0c2      	b.n	800352c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80033ac:	e0be      	b.n	800352c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033b6:	d16a      	bne.n	800348e <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80033b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d834      	bhi.n	800342a <UART_SetConfig+0x336>
 80033c0:	a201      	add	r2, pc, #4	; (adr r2, 80033c8 <UART_SetConfig+0x2d4>)
 80033c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c6:	bf00      	nop
 80033c8:	080033ed 	.word	0x080033ed
 80033cc:	0800340d 	.word	0x0800340d
 80033d0:	08003415 	.word	0x08003415
 80033d4:	0800342b 	.word	0x0800342b
 80033d8:	0800341b 	.word	0x0800341b
 80033dc:	0800342b 	.word	0x0800342b
 80033e0:	0800342b 	.word	0x0800342b
 80033e4:	0800342b 	.word	0x0800342b
 80033e8:	08003423 	.word	0x08003423
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033ec:	f7fe fe52 	bl	8002094 <HAL_RCC_GetPCLK1Freq>
 80033f0:	61f8      	str	r0, [r7, #28]
        break;
 80033f2:	e020      	b.n	8003436 <UART_SetConfig+0x342>
 80033f4:	efff69f3 	.word	0xefff69f3
 80033f8:	40008000 	.word	0x40008000
 80033fc:	40013800 	.word	0x40013800
 8003400:	40021000 	.word	0x40021000
 8003404:	40004400 	.word	0x40004400
 8003408:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800340c:	f7fe fe58 	bl	80020c0 <HAL_RCC_GetPCLK2Freq>
 8003410:	61f8      	str	r0, [r7, #28]
        break;
 8003412:	e010      	b.n	8003436 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003414:	4b4c      	ldr	r3, [pc, #304]	; (8003548 <UART_SetConfig+0x454>)
 8003416:	61fb      	str	r3, [r7, #28]
        break;
 8003418:	e00d      	b.n	8003436 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800341a:	f7fe fda3 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 800341e:	61f8      	str	r0, [r7, #28]
        break;
 8003420:	e009      	b.n	8003436 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003422:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003426:	61fb      	str	r3, [r7, #28]
        break;
 8003428:	e005      	b.n	8003436 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800342a:	2300      	movs	r3, #0
 800342c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003434:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d077      	beq.n	800352c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	005a      	lsls	r2, r3, #1
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	085b      	lsrs	r3, r3, #1
 8003446:	441a      	add	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003450:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	2b0f      	cmp	r3, #15
 8003456:	d916      	bls.n	8003486 <UART_SetConfig+0x392>
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800345e:	d212      	bcs.n	8003486 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	b29b      	uxth	r3, r3
 8003464:	f023 030f 	bic.w	r3, r3, #15
 8003468:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	085b      	lsrs	r3, r3, #1
 800346e:	b29b      	uxth	r3, r3
 8003470:	f003 0307 	and.w	r3, r3, #7
 8003474:	b29a      	uxth	r2, r3
 8003476:	8afb      	ldrh	r3, [r7, #22]
 8003478:	4313      	orrs	r3, r2
 800347a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	8afa      	ldrh	r2, [r7, #22]
 8003482:	60da      	str	r2, [r3, #12]
 8003484:	e052      	b.n	800352c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800348c:	e04e      	b.n	800352c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800348e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003492:	2b08      	cmp	r3, #8
 8003494:	d827      	bhi.n	80034e6 <UART_SetConfig+0x3f2>
 8003496:	a201      	add	r2, pc, #4	; (adr r2, 800349c <UART_SetConfig+0x3a8>)
 8003498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800349c:	080034c1 	.word	0x080034c1
 80034a0:	080034c9 	.word	0x080034c9
 80034a4:	080034d1 	.word	0x080034d1
 80034a8:	080034e7 	.word	0x080034e7
 80034ac:	080034d7 	.word	0x080034d7
 80034b0:	080034e7 	.word	0x080034e7
 80034b4:	080034e7 	.word	0x080034e7
 80034b8:	080034e7 	.word	0x080034e7
 80034bc:	080034df 	.word	0x080034df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034c0:	f7fe fde8 	bl	8002094 <HAL_RCC_GetPCLK1Freq>
 80034c4:	61f8      	str	r0, [r7, #28]
        break;
 80034c6:	e014      	b.n	80034f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034c8:	f7fe fdfa 	bl	80020c0 <HAL_RCC_GetPCLK2Freq>
 80034cc:	61f8      	str	r0, [r7, #28]
        break;
 80034ce:	e010      	b.n	80034f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034d0:	4b1d      	ldr	r3, [pc, #116]	; (8003548 <UART_SetConfig+0x454>)
 80034d2:	61fb      	str	r3, [r7, #28]
        break;
 80034d4:	e00d      	b.n	80034f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034d6:	f7fe fd45 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 80034da:	61f8      	str	r0, [r7, #28]
        break;
 80034dc:	e009      	b.n	80034f2 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034e2:	61fb      	str	r3, [r7, #28]
        break;
 80034e4:	e005      	b.n	80034f2 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80034f0:	bf00      	nop
    }

    if (pclk != 0U)
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d019      	beq.n	800352c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	085a      	lsrs	r2, r3, #1
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	441a      	add	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	fbb2 f3f3 	udiv	r3, r2, r3
 800350a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2b0f      	cmp	r3, #15
 8003510:	d909      	bls.n	8003526 <UART_SetConfig+0x432>
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003518:	d205      	bcs.n	8003526 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	b29a      	uxth	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	60da      	str	r2, [r3, #12]
 8003524:	e002      	b.n	800352c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003538:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800353c:	4618      	mov	r0, r3
 800353e:	3728      	adds	r7, #40	; 0x28
 8003540:	46bd      	mov	sp, r7
 8003542:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003546:	bf00      	nop
 8003548:	00f42400 	.word	0x00f42400

0800354c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003558:	f003 0308 	and.w	r3, r3, #8
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00a      	beq.n	8003576 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359c:	f003 0302 	and.w	r3, r3, #2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035be:	f003 0304 	and.w	r3, r3, #4
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	430a      	orrs	r2, r1
 80035da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e0:	f003 0310 	and.w	r3, r3, #16
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003602:	f003 0320 	and.w	r3, r3, #32
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	430a      	orrs	r2, r1
 800361e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01a      	beq.n	8003662 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	430a      	orrs	r2, r1
 8003640:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003646:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800364a:	d10a      	bne.n	8003662 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800366a:	2b00      	cmp	r3, #0
 800366c:	d00a      	beq.n	8003684 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	430a      	orrs	r2, r1
 8003682:	605a      	str	r2, [r3, #4]
  }
}
 8003684:	bf00      	nop
 8003686:	370c      	adds	r7, #12
 8003688:	46bd      	mov	sp, r7
 800368a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368e:	4770      	bx	lr

08003690 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b098      	sub	sp, #96	; 0x60
 8003694:	af02      	add	r7, sp, #8
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80036a0:	f7fd fbba 	bl	8000e18 <HAL_GetTick>
 80036a4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0308 	and.w	r3, r3, #8
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d12e      	bne.n	8003712 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80036b8:	9300      	str	r3, [sp, #0]
 80036ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80036bc:	2200      	movs	r2, #0
 80036be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f88c 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d021      	beq.n	8003712 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d6:	e853 3f00 	ldrex	r3, [r3]
 80036da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80036dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80036e2:	653b      	str	r3, [r7, #80]	; 0x50
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	461a      	mov	r2, r3
 80036ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036ec:	647b      	str	r3, [r7, #68]	; 0x44
 80036ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80036f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80036f4:	e841 2300 	strex	r3, r2, [r1]
 80036f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80036fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d1e6      	bne.n	80036ce <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2220      	movs	r2, #32
 8003704:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e062      	b.n	80037d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0304 	and.w	r3, r3, #4
 800371c:	2b04      	cmp	r3, #4
 800371e:	d149      	bne.n	80037b4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003720:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003728:	2200      	movs	r2, #0
 800372a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f856 	bl	80037e0 <UART_WaitOnFlagUntilTimeout>
 8003734:	4603      	mov	r3, r0
 8003736:	2b00      	cmp	r3, #0
 8003738:	d03c      	beq.n	80037b4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003742:	e853 3f00 	ldrex	r3, [r3]
 8003746:	623b      	str	r3, [r7, #32]
   return(result);
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800374e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	461a      	mov	r2, r3
 8003756:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003758:	633b      	str	r3, [r7, #48]	; 0x30
 800375a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800375c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800375e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003760:	e841 2300 	strex	r3, r2, [r1]
 8003764:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1e6      	bne.n	800373a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	3308      	adds	r3, #8
 8003772:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	e853 3f00 	ldrex	r3, [r3]
 800377a:	60fb      	str	r3, [r7, #12]
   return(result);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	64bb      	str	r3, [r7, #72]	; 0x48
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	3308      	adds	r3, #8
 800378a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800378c:	61fa      	str	r2, [r7, #28]
 800378e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003790:	69b9      	ldr	r1, [r7, #24]
 8003792:	69fa      	ldr	r2, [r7, #28]
 8003794:	e841 2300 	strex	r3, r2, [r1]
 8003798:	617b      	str	r3, [r7, #20]
   return(result);
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1e5      	bne.n	800376c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2220      	movs	r2, #32
 80037a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e011      	b.n	80037d8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2220      	movs	r2, #32
 80037b8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2220      	movs	r2, #32
 80037be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3758      	adds	r7, #88	; 0x58
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	4613      	mov	r3, r2
 80037ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037f0:	e049      	b.n	8003886 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037f8:	d045      	beq.n	8003886 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fa:	f7fd fb0d 	bl	8000e18 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	429a      	cmp	r2, r3
 8003808:	d302      	bcc.n	8003810 <UART_WaitOnFlagUntilTimeout+0x30>
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d101      	bne.n	8003814 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e048      	b.n	80038a6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0304 	and.w	r3, r3, #4
 800381e:	2b00      	cmp	r3, #0
 8003820:	d031      	beq.n	8003886 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	f003 0308 	and.w	r3, r3, #8
 800382c:	2b08      	cmp	r3, #8
 800382e:	d110      	bne.n	8003852 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2208      	movs	r2, #8
 8003836:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 f838 	bl	80038ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2208      	movs	r2, #8
 8003842:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e029      	b.n	80038a6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	69db      	ldr	r3, [r3, #28]
 8003858:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800385c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003860:	d111      	bne.n	8003886 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800386a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f000 f81e 	bl	80038ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2220      	movs	r2, #32
 8003876:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e00f      	b.n	80038a6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	69da      	ldr	r2, [r3, #28]
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	4013      	ands	r3, r2
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	429a      	cmp	r2, r3
 8003894:	bf0c      	ite	eq
 8003896:	2301      	moveq	r3, #1
 8003898:	2300      	movne	r3, #0
 800389a:	b2db      	uxtb	r3, r3
 800389c:	461a      	mov	r2, r3
 800389e:	79fb      	ldrb	r3, [r7, #7]
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d0a6      	beq.n	80037f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}

080038ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b095      	sub	sp, #84	; 0x54
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038be:	e853 3f00 	ldrex	r3, [r3]
 80038c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80038c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80038ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	461a      	mov	r2, r3
 80038d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038d4:	643b      	str	r3, [r7, #64]	; 0x40
 80038d6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80038da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80038dc:	e841 2300 	strex	r3, r2, [r1]
 80038e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80038e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1e6      	bne.n	80038b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	3308      	adds	r3, #8
 80038ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038f0:	6a3b      	ldr	r3, [r7, #32]
 80038f2:	e853 3f00 	ldrex	r3, [r3]
 80038f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	f023 0301 	bic.w	r3, r3, #1
 80038fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	3308      	adds	r3, #8
 8003906:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003908:	62fa      	str	r2, [r7, #44]	; 0x2c
 800390a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800390c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800390e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003910:	e841 2300 	strex	r3, r2, [r1]
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1e5      	bne.n	80038e8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003920:	2b01      	cmp	r3, #1
 8003922:	d118      	bne.n	8003956 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	e853 3f00 	ldrex	r3, [r3]
 8003930:	60bb      	str	r3, [r7, #8]
   return(result);
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	f023 0310 	bic.w	r3, r3, #16
 8003938:	647b      	str	r3, [r7, #68]	; 0x44
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	461a      	mov	r2, r3
 8003940:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003942:	61bb      	str	r3, [r7, #24]
 8003944:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003946:	6979      	ldr	r1, [r7, #20]
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	e841 2300 	strex	r3, r2, [r1]
 800394e:	613b      	str	r3, [r7, #16]
   return(result);
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1e6      	bne.n	8003924 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2220      	movs	r2, #32
 800395a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	669a      	str	r2, [r3, #104]	; 0x68
}
 800396a:	bf00      	nop
 800396c:	3754      	adds	r7, #84	; 0x54
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr

08003976 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b084      	sub	sp, #16
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003982:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2200      	movs	r2, #0
 8003990:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f7ff fb97 	bl	80030c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b088      	sub	sp, #32
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	e853 3f00 	ldrex	r3, [r3]
 80039b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039be:	61fb      	str	r3, [r7, #28]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	61bb      	str	r3, [r7, #24]
 80039ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039cc:	6979      	ldr	r1, [r7, #20]
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	e841 2300 	strex	r3, r2, [r1]
 80039d4:	613b      	str	r3, [r7, #16]
   return(result);
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1e6      	bne.n	80039aa <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2220      	movs	r2, #32
 80039e0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f7ff fb63 	bl	80030b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039ee:	bf00      	nop
 80039f0:	3720      	adds	r7, #32
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b083      	sub	sp, #12
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80039fe:	bf00      	nop
 8003a00:	370c      	adds	r7, #12
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
	...

08003a0c <setvbuf>:
 8003a0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003a10:	461d      	mov	r5, r3
 8003a12:	4b54      	ldr	r3, [pc, #336]	; (8003b64 <setvbuf+0x158>)
 8003a14:	681f      	ldr	r7, [r3, #0]
 8003a16:	4604      	mov	r4, r0
 8003a18:	460e      	mov	r6, r1
 8003a1a:	4690      	mov	r8, r2
 8003a1c:	b127      	cbz	r7, 8003a28 <setvbuf+0x1c>
 8003a1e:	6a3b      	ldr	r3, [r7, #32]
 8003a20:	b913      	cbnz	r3, 8003a28 <setvbuf+0x1c>
 8003a22:	4638      	mov	r0, r7
 8003a24:	f000 f92c 	bl	8003c80 <__sinit>
 8003a28:	f1b8 0f02 	cmp.w	r8, #2
 8003a2c:	d006      	beq.n	8003a3c <setvbuf+0x30>
 8003a2e:	f1b8 0f01 	cmp.w	r8, #1
 8003a32:	f200 8094 	bhi.w	8003b5e <setvbuf+0x152>
 8003a36:	2d00      	cmp	r5, #0
 8003a38:	f2c0 8091 	blt.w	8003b5e <setvbuf+0x152>
 8003a3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a3e:	07da      	lsls	r2, r3, #31
 8003a40:	d405      	bmi.n	8003a4e <setvbuf+0x42>
 8003a42:	89a3      	ldrh	r3, [r4, #12]
 8003a44:	059b      	lsls	r3, r3, #22
 8003a46:	d402      	bmi.n	8003a4e <setvbuf+0x42>
 8003a48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a4a:	f000 fa28 	bl	8003e9e <__retarget_lock_acquire_recursive>
 8003a4e:	4621      	mov	r1, r4
 8003a50:	4638      	mov	r0, r7
 8003a52:	f000 fe75 	bl	8004740 <_fflush_r>
 8003a56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a58:	b141      	cbz	r1, 8003a6c <setvbuf+0x60>
 8003a5a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a5e:	4299      	cmp	r1, r3
 8003a60:	d002      	beq.n	8003a68 <setvbuf+0x5c>
 8003a62:	4638      	mov	r0, r7
 8003a64:	f000 fa1e 	bl	8003ea4 <_free_r>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	6363      	str	r3, [r4, #52]	; 0x34
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	61a3      	str	r3, [r4, #24]
 8003a70:	6063      	str	r3, [r4, #4]
 8003a72:	89a3      	ldrh	r3, [r4, #12]
 8003a74:	0618      	lsls	r0, r3, #24
 8003a76:	d503      	bpl.n	8003a80 <setvbuf+0x74>
 8003a78:	6921      	ldr	r1, [r4, #16]
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	f000 fa12 	bl	8003ea4 <_free_r>
 8003a80:	89a3      	ldrh	r3, [r4, #12]
 8003a82:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003a86:	f023 0303 	bic.w	r3, r3, #3
 8003a8a:	f1b8 0f02 	cmp.w	r8, #2
 8003a8e:	81a3      	strh	r3, [r4, #12]
 8003a90:	d05f      	beq.n	8003b52 <setvbuf+0x146>
 8003a92:	ab01      	add	r3, sp, #4
 8003a94:	466a      	mov	r2, sp
 8003a96:	4621      	mov	r1, r4
 8003a98:	4638      	mov	r0, r7
 8003a9a:	f000 f92f 	bl	8003cfc <__swhatbuf_r>
 8003a9e:	89a3      	ldrh	r3, [r4, #12]
 8003aa0:	4318      	orrs	r0, r3
 8003aa2:	81a0      	strh	r0, [r4, #12]
 8003aa4:	bb2d      	cbnz	r5, 8003af2 <setvbuf+0xe6>
 8003aa6:	9d00      	ldr	r5, [sp, #0]
 8003aa8:	4628      	mov	r0, r5
 8003aaa:	f000 fb8b 	bl	80041c4 <malloc>
 8003aae:	4606      	mov	r6, r0
 8003ab0:	2800      	cmp	r0, #0
 8003ab2:	d150      	bne.n	8003b56 <setvbuf+0x14a>
 8003ab4:	f8dd 9000 	ldr.w	r9, [sp]
 8003ab8:	45a9      	cmp	r9, r5
 8003aba:	d13e      	bne.n	8003b3a <setvbuf+0x12e>
 8003abc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	60a2      	str	r2, [r4, #8]
 8003ac4:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003ac8:	6022      	str	r2, [r4, #0]
 8003aca:	6122      	str	r2, [r4, #16]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ad2:	6162      	str	r2, [r4, #20]
 8003ad4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ad6:	f043 0302 	orr.w	r3, r3, #2
 8003ada:	07d1      	lsls	r1, r2, #31
 8003adc:	81a3      	strh	r3, [r4, #12]
 8003ade:	d404      	bmi.n	8003aea <setvbuf+0xde>
 8003ae0:	059b      	lsls	r3, r3, #22
 8003ae2:	d402      	bmi.n	8003aea <setvbuf+0xde>
 8003ae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ae6:	f000 f9db 	bl	8003ea0 <__retarget_lock_release_recursive>
 8003aea:	4628      	mov	r0, r5
 8003aec:	b003      	add	sp, #12
 8003aee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003af2:	2e00      	cmp	r6, #0
 8003af4:	d0d8      	beq.n	8003aa8 <setvbuf+0x9c>
 8003af6:	6a3b      	ldr	r3, [r7, #32]
 8003af8:	b913      	cbnz	r3, 8003b00 <setvbuf+0xf4>
 8003afa:	4638      	mov	r0, r7
 8003afc:	f000 f8c0 	bl	8003c80 <__sinit>
 8003b00:	f1b8 0f01 	cmp.w	r8, #1
 8003b04:	bf08      	it	eq
 8003b06:	89a3      	ldrheq	r3, [r4, #12]
 8003b08:	6026      	str	r6, [r4, #0]
 8003b0a:	bf04      	itt	eq
 8003b0c:	f043 0301 	orreq.w	r3, r3, #1
 8003b10:	81a3      	strheq	r3, [r4, #12]
 8003b12:	89a3      	ldrh	r3, [r4, #12]
 8003b14:	f013 0208 	ands.w	r2, r3, #8
 8003b18:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003b1c:	d01d      	beq.n	8003b5a <setvbuf+0x14e>
 8003b1e:	07da      	lsls	r2, r3, #31
 8003b20:	bf41      	itttt	mi
 8003b22:	2200      	movmi	r2, #0
 8003b24:	426d      	negmi	r5, r5
 8003b26:	60a2      	strmi	r2, [r4, #8]
 8003b28:	61a5      	strmi	r5, [r4, #24]
 8003b2a:	bf58      	it	pl
 8003b2c:	60a5      	strpl	r5, [r4, #8]
 8003b2e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003b30:	f015 0501 	ands.w	r5, r5, #1
 8003b34:	d0d4      	beq.n	8003ae0 <setvbuf+0xd4>
 8003b36:	2500      	movs	r5, #0
 8003b38:	e7d7      	b.n	8003aea <setvbuf+0xde>
 8003b3a:	4648      	mov	r0, r9
 8003b3c:	f000 fb42 	bl	80041c4 <malloc>
 8003b40:	4606      	mov	r6, r0
 8003b42:	2800      	cmp	r0, #0
 8003b44:	d0ba      	beq.n	8003abc <setvbuf+0xb0>
 8003b46:	89a3      	ldrh	r3, [r4, #12]
 8003b48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b4c:	81a3      	strh	r3, [r4, #12]
 8003b4e:	464d      	mov	r5, r9
 8003b50:	e7d1      	b.n	8003af6 <setvbuf+0xea>
 8003b52:	2500      	movs	r5, #0
 8003b54:	e7b4      	b.n	8003ac0 <setvbuf+0xb4>
 8003b56:	46a9      	mov	r9, r5
 8003b58:	e7f5      	b.n	8003b46 <setvbuf+0x13a>
 8003b5a:	60a2      	str	r2, [r4, #8]
 8003b5c:	e7e7      	b.n	8003b2e <setvbuf+0x122>
 8003b5e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8003b62:	e7c2      	b.n	8003aea <setvbuf+0xde>
 8003b64:	20000064 	.word	0x20000064

08003b68 <std>:
 8003b68:	2300      	movs	r3, #0
 8003b6a:	b510      	push	{r4, lr}
 8003b6c:	4604      	mov	r4, r0
 8003b6e:	e9c0 3300 	strd	r3, r3, [r0]
 8003b72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b76:	6083      	str	r3, [r0, #8]
 8003b78:	8181      	strh	r1, [r0, #12]
 8003b7a:	6643      	str	r3, [r0, #100]	; 0x64
 8003b7c:	81c2      	strh	r2, [r0, #14]
 8003b7e:	6183      	str	r3, [r0, #24]
 8003b80:	4619      	mov	r1, r3
 8003b82:	2208      	movs	r2, #8
 8003b84:	305c      	adds	r0, #92	; 0x5c
 8003b86:	f000 f935 	bl	8003df4 <memset>
 8003b8a:	4b0d      	ldr	r3, [pc, #52]	; (8003bc0 <std+0x58>)
 8003b8c:	6263      	str	r3, [r4, #36]	; 0x24
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	; (8003bc4 <std+0x5c>)
 8003b90:	62a3      	str	r3, [r4, #40]	; 0x28
 8003b92:	4b0d      	ldr	r3, [pc, #52]	; (8003bc8 <std+0x60>)
 8003b94:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003b96:	4b0d      	ldr	r3, [pc, #52]	; (8003bcc <std+0x64>)
 8003b98:	6323      	str	r3, [r4, #48]	; 0x30
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <std+0x68>)
 8003b9c:	6224      	str	r4, [r4, #32]
 8003b9e:	429c      	cmp	r4, r3
 8003ba0:	d006      	beq.n	8003bb0 <std+0x48>
 8003ba2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8003ba6:	4294      	cmp	r4, r2
 8003ba8:	d002      	beq.n	8003bb0 <std+0x48>
 8003baa:	33d0      	adds	r3, #208	; 0xd0
 8003bac:	429c      	cmp	r4, r3
 8003bae:	d105      	bne.n	8003bbc <std+0x54>
 8003bb0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bb8:	f000 b970 	b.w	8003e9c <__retarget_lock_init_recursive>
 8003bbc:	bd10      	pop	{r4, pc}
 8003bbe:	bf00      	nop
 8003bc0:	080047a9 	.word	0x080047a9
 8003bc4:	080047cb 	.word	0x080047cb
 8003bc8:	08004803 	.word	0x08004803
 8003bcc:	08004827 	.word	0x08004827
 8003bd0:	20000158 	.word	0x20000158

08003bd4 <stdio_exit_handler>:
 8003bd4:	4a02      	ldr	r2, [pc, #8]	; (8003be0 <stdio_exit_handler+0xc>)
 8003bd6:	4903      	ldr	r1, [pc, #12]	; (8003be4 <stdio_exit_handler+0x10>)
 8003bd8:	4803      	ldr	r0, [pc, #12]	; (8003be8 <stdio_exit_handler+0x14>)
 8003bda:	f000 b869 	b.w	8003cb0 <_fwalk_sglue>
 8003bde:	bf00      	nop
 8003be0:	2000000c 	.word	0x2000000c
 8003be4:	08004741 	.word	0x08004741
 8003be8:	20000018 	.word	0x20000018

08003bec <cleanup_stdio>:
 8003bec:	6841      	ldr	r1, [r0, #4]
 8003bee:	4b0c      	ldr	r3, [pc, #48]	; (8003c20 <cleanup_stdio+0x34>)
 8003bf0:	4299      	cmp	r1, r3
 8003bf2:	b510      	push	{r4, lr}
 8003bf4:	4604      	mov	r4, r0
 8003bf6:	d001      	beq.n	8003bfc <cleanup_stdio+0x10>
 8003bf8:	f000 fda2 	bl	8004740 <_fflush_r>
 8003bfc:	68a1      	ldr	r1, [r4, #8]
 8003bfe:	4b09      	ldr	r3, [pc, #36]	; (8003c24 <cleanup_stdio+0x38>)
 8003c00:	4299      	cmp	r1, r3
 8003c02:	d002      	beq.n	8003c0a <cleanup_stdio+0x1e>
 8003c04:	4620      	mov	r0, r4
 8003c06:	f000 fd9b 	bl	8004740 <_fflush_r>
 8003c0a:	68e1      	ldr	r1, [r4, #12]
 8003c0c:	4b06      	ldr	r3, [pc, #24]	; (8003c28 <cleanup_stdio+0x3c>)
 8003c0e:	4299      	cmp	r1, r3
 8003c10:	d004      	beq.n	8003c1c <cleanup_stdio+0x30>
 8003c12:	4620      	mov	r0, r4
 8003c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c18:	f000 bd92 	b.w	8004740 <_fflush_r>
 8003c1c:	bd10      	pop	{r4, pc}
 8003c1e:	bf00      	nop
 8003c20:	20000158 	.word	0x20000158
 8003c24:	200001c0 	.word	0x200001c0
 8003c28:	20000228 	.word	0x20000228

08003c2c <global_stdio_init.part.0>:
 8003c2c:	b510      	push	{r4, lr}
 8003c2e:	4b0b      	ldr	r3, [pc, #44]	; (8003c5c <global_stdio_init.part.0+0x30>)
 8003c30:	4c0b      	ldr	r4, [pc, #44]	; (8003c60 <global_stdio_init.part.0+0x34>)
 8003c32:	4a0c      	ldr	r2, [pc, #48]	; (8003c64 <global_stdio_init.part.0+0x38>)
 8003c34:	601a      	str	r2, [r3, #0]
 8003c36:	4620      	mov	r0, r4
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2104      	movs	r1, #4
 8003c3c:	f7ff ff94 	bl	8003b68 <std>
 8003c40:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003c44:	2201      	movs	r2, #1
 8003c46:	2109      	movs	r1, #9
 8003c48:	f7ff ff8e 	bl	8003b68 <std>
 8003c4c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003c50:	2202      	movs	r2, #2
 8003c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c56:	2112      	movs	r1, #18
 8003c58:	f7ff bf86 	b.w	8003b68 <std>
 8003c5c:	20000290 	.word	0x20000290
 8003c60:	20000158 	.word	0x20000158
 8003c64:	08003bd5 	.word	0x08003bd5

08003c68 <__sfp_lock_acquire>:
 8003c68:	4801      	ldr	r0, [pc, #4]	; (8003c70 <__sfp_lock_acquire+0x8>)
 8003c6a:	f000 b918 	b.w	8003e9e <__retarget_lock_acquire_recursive>
 8003c6e:	bf00      	nop
 8003c70:	20000295 	.word	0x20000295

08003c74 <__sfp_lock_release>:
 8003c74:	4801      	ldr	r0, [pc, #4]	; (8003c7c <__sfp_lock_release+0x8>)
 8003c76:	f000 b913 	b.w	8003ea0 <__retarget_lock_release_recursive>
 8003c7a:	bf00      	nop
 8003c7c:	20000295 	.word	0x20000295

08003c80 <__sinit>:
 8003c80:	b510      	push	{r4, lr}
 8003c82:	4604      	mov	r4, r0
 8003c84:	f7ff fff0 	bl	8003c68 <__sfp_lock_acquire>
 8003c88:	6a23      	ldr	r3, [r4, #32]
 8003c8a:	b11b      	cbz	r3, 8003c94 <__sinit+0x14>
 8003c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c90:	f7ff bff0 	b.w	8003c74 <__sfp_lock_release>
 8003c94:	4b04      	ldr	r3, [pc, #16]	; (8003ca8 <__sinit+0x28>)
 8003c96:	6223      	str	r3, [r4, #32]
 8003c98:	4b04      	ldr	r3, [pc, #16]	; (8003cac <__sinit+0x2c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f5      	bne.n	8003c8c <__sinit+0xc>
 8003ca0:	f7ff ffc4 	bl	8003c2c <global_stdio_init.part.0>
 8003ca4:	e7f2      	b.n	8003c8c <__sinit+0xc>
 8003ca6:	bf00      	nop
 8003ca8:	08003bed 	.word	0x08003bed
 8003cac:	20000290 	.word	0x20000290

08003cb0 <_fwalk_sglue>:
 8003cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cb4:	4607      	mov	r7, r0
 8003cb6:	4688      	mov	r8, r1
 8003cb8:	4614      	mov	r4, r2
 8003cba:	2600      	movs	r6, #0
 8003cbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003cc0:	f1b9 0901 	subs.w	r9, r9, #1
 8003cc4:	d505      	bpl.n	8003cd2 <_fwalk_sglue+0x22>
 8003cc6:	6824      	ldr	r4, [r4, #0]
 8003cc8:	2c00      	cmp	r4, #0
 8003cca:	d1f7      	bne.n	8003cbc <_fwalk_sglue+0xc>
 8003ccc:	4630      	mov	r0, r6
 8003cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cd2:	89ab      	ldrh	r3, [r5, #12]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d907      	bls.n	8003ce8 <_fwalk_sglue+0x38>
 8003cd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	d003      	beq.n	8003ce8 <_fwalk_sglue+0x38>
 8003ce0:	4629      	mov	r1, r5
 8003ce2:	4638      	mov	r0, r7
 8003ce4:	47c0      	blx	r8
 8003ce6:	4306      	orrs	r6, r0
 8003ce8:	3568      	adds	r5, #104	; 0x68
 8003cea:	e7e9      	b.n	8003cc0 <_fwalk_sglue+0x10>

08003cec <getchar>:
 8003cec:	4b02      	ldr	r3, [pc, #8]	; (8003cf8 <getchar+0xc>)
 8003cee:	6818      	ldr	r0, [r3, #0]
 8003cf0:	6841      	ldr	r1, [r0, #4]
 8003cf2:	f000 bd9c 	b.w	800482e <_getc_r>
 8003cf6:	bf00      	nop
 8003cf8:	20000064 	.word	0x20000064

08003cfc <__swhatbuf_r>:
 8003cfc:	b570      	push	{r4, r5, r6, lr}
 8003cfe:	460c      	mov	r4, r1
 8003d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d04:	2900      	cmp	r1, #0
 8003d06:	b096      	sub	sp, #88	; 0x58
 8003d08:	4615      	mov	r5, r2
 8003d0a:	461e      	mov	r6, r3
 8003d0c:	da0d      	bge.n	8003d2a <__swhatbuf_r+0x2e>
 8003d0e:	89a3      	ldrh	r3, [r4, #12]
 8003d10:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003d14:	f04f 0100 	mov.w	r1, #0
 8003d18:	bf0c      	ite	eq
 8003d1a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003d1e:	2340      	movne	r3, #64	; 0x40
 8003d20:	2000      	movs	r0, #0
 8003d22:	6031      	str	r1, [r6, #0]
 8003d24:	602b      	str	r3, [r5, #0]
 8003d26:	b016      	add	sp, #88	; 0x58
 8003d28:	bd70      	pop	{r4, r5, r6, pc}
 8003d2a:	466a      	mov	r2, sp
 8003d2c:	f000 f86a 	bl	8003e04 <_fstat_r>
 8003d30:	2800      	cmp	r0, #0
 8003d32:	dbec      	blt.n	8003d0e <__swhatbuf_r+0x12>
 8003d34:	9901      	ldr	r1, [sp, #4]
 8003d36:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003d3a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003d3e:	4259      	negs	r1, r3
 8003d40:	4159      	adcs	r1, r3
 8003d42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d46:	e7eb      	b.n	8003d20 <__swhatbuf_r+0x24>

08003d48 <__smakebuf_r>:
 8003d48:	898b      	ldrh	r3, [r1, #12]
 8003d4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d4c:	079d      	lsls	r5, r3, #30
 8003d4e:	4606      	mov	r6, r0
 8003d50:	460c      	mov	r4, r1
 8003d52:	d507      	bpl.n	8003d64 <__smakebuf_r+0x1c>
 8003d54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d58:	6023      	str	r3, [r4, #0]
 8003d5a:	6123      	str	r3, [r4, #16]
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	6163      	str	r3, [r4, #20]
 8003d60:	b002      	add	sp, #8
 8003d62:	bd70      	pop	{r4, r5, r6, pc}
 8003d64:	ab01      	add	r3, sp, #4
 8003d66:	466a      	mov	r2, sp
 8003d68:	f7ff ffc8 	bl	8003cfc <__swhatbuf_r>
 8003d6c:	9900      	ldr	r1, [sp, #0]
 8003d6e:	4605      	mov	r5, r0
 8003d70:	4630      	mov	r0, r6
 8003d72:	f000 fa4f 	bl	8004214 <_malloc_r>
 8003d76:	b948      	cbnz	r0, 8003d8c <__smakebuf_r+0x44>
 8003d78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d7c:	059a      	lsls	r2, r3, #22
 8003d7e:	d4ef      	bmi.n	8003d60 <__smakebuf_r+0x18>
 8003d80:	f023 0303 	bic.w	r3, r3, #3
 8003d84:	f043 0302 	orr.w	r3, r3, #2
 8003d88:	81a3      	strh	r3, [r4, #12]
 8003d8a:	e7e3      	b.n	8003d54 <__smakebuf_r+0xc>
 8003d8c:	89a3      	ldrh	r3, [r4, #12]
 8003d8e:	6020      	str	r0, [r4, #0]
 8003d90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d94:	81a3      	strh	r3, [r4, #12]
 8003d96:	9b00      	ldr	r3, [sp, #0]
 8003d98:	6163      	str	r3, [r4, #20]
 8003d9a:	9b01      	ldr	r3, [sp, #4]
 8003d9c:	6120      	str	r0, [r4, #16]
 8003d9e:	b15b      	cbz	r3, 8003db8 <__smakebuf_r+0x70>
 8003da0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003da4:	4630      	mov	r0, r6
 8003da6:	f000 f83f 	bl	8003e28 <_isatty_r>
 8003daa:	b128      	cbz	r0, 8003db8 <__smakebuf_r+0x70>
 8003dac:	89a3      	ldrh	r3, [r4, #12]
 8003dae:	f023 0303 	bic.w	r3, r3, #3
 8003db2:	f043 0301 	orr.w	r3, r3, #1
 8003db6:	81a3      	strh	r3, [r4, #12]
 8003db8:	89a3      	ldrh	r3, [r4, #12]
 8003dba:	431d      	orrs	r5, r3
 8003dbc:	81a5      	strh	r5, [r4, #12]
 8003dbe:	e7cf      	b.n	8003d60 <__smakebuf_r+0x18>

08003dc0 <iprintf>:
 8003dc0:	b40f      	push	{r0, r1, r2, r3}
 8003dc2:	b507      	push	{r0, r1, r2, lr}
 8003dc4:	4906      	ldr	r1, [pc, #24]	; (8003de0 <iprintf+0x20>)
 8003dc6:	ab04      	add	r3, sp, #16
 8003dc8:	6808      	ldr	r0, [r1, #0]
 8003dca:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dce:	6881      	ldr	r1, [r0, #8]
 8003dd0:	9301      	str	r3, [sp, #4]
 8003dd2:	f000 f8dd 	bl	8003f90 <_vfiprintf_r>
 8003dd6:	b003      	add	sp, #12
 8003dd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ddc:	b004      	add	sp, #16
 8003dde:	4770      	bx	lr
 8003de0:	20000064 	.word	0x20000064

08003de4 <putchar>:
 8003de4:	4b02      	ldr	r3, [pc, #8]	; (8003df0 <putchar+0xc>)
 8003de6:	4601      	mov	r1, r0
 8003de8:	6818      	ldr	r0, [r3, #0]
 8003dea:	6882      	ldr	r2, [r0, #8]
 8003dec:	f000 bde0 	b.w	80049b0 <_putc_r>
 8003df0:	20000064 	.word	0x20000064

08003df4 <memset>:
 8003df4:	4402      	add	r2, r0
 8003df6:	4603      	mov	r3, r0
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d100      	bne.n	8003dfe <memset+0xa>
 8003dfc:	4770      	bx	lr
 8003dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8003e02:	e7f9      	b.n	8003df8 <memset+0x4>

08003e04 <_fstat_r>:
 8003e04:	b538      	push	{r3, r4, r5, lr}
 8003e06:	4d07      	ldr	r5, [pc, #28]	; (8003e24 <_fstat_r+0x20>)
 8003e08:	2300      	movs	r3, #0
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	4608      	mov	r0, r1
 8003e0e:	4611      	mov	r1, r2
 8003e10:	602b      	str	r3, [r5, #0]
 8003e12:	f7fc fe2d 	bl	8000a70 <_fstat>
 8003e16:	1c43      	adds	r3, r0, #1
 8003e18:	d102      	bne.n	8003e20 <_fstat_r+0x1c>
 8003e1a:	682b      	ldr	r3, [r5, #0]
 8003e1c:	b103      	cbz	r3, 8003e20 <_fstat_r+0x1c>
 8003e1e:	6023      	str	r3, [r4, #0]
 8003e20:	bd38      	pop	{r3, r4, r5, pc}
 8003e22:	bf00      	nop
 8003e24:	200002a0 	.word	0x200002a0

08003e28 <_isatty_r>:
 8003e28:	b538      	push	{r3, r4, r5, lr}
 8003e2a:	4d06      	ldr	r5, [pc, #24]	; (8003e44 <_isatty_r+0x1c>)
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	4604      	mov	r4, r0
 8003e30:	4608      	mov	r0, r1
 8003e32:	602b      	str	r3, [r5, #0]
 8003e34:	f7fc fd8a 	bl	800094c <_isatty>
 8003e38:	1c43      	adds	r3, r0, #1
 8003e3a:	d102      	bne.n	8003e42 <_isatty_r+0x1a>
 8003e3c:	682b      	ldr	r3, [r5, #0]
 8003e3e:	b103      	cbz	r3, 8003e42 <_isatty_r+0x1a>
 8003e40:	6023      	str	r3, [r4, #0]
 8003e42:	bd38      	pop	{r3, r4, r5, pc}
 8003e44:	200002a0 	.word	0x200002a0

08003e48 <__errno>:
 8003e48:	4b01      	ldr	r3, [pc, #4]	; (8003e50 <__errno+0x8>)
 8003e4a:	6818      	ldr	r0, [r3, #0]
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	20000064 	.word	0x20000064

08003e54 <__libc_init_array>:
 8003e54:	b570      	push	{r4, r5, r6, lr}
 8003e56:	4d0d      	ldr	r5, [pc, #52]	; (8003e8c <__libc_init_array+0x38>)
 8003e58:	4c0d      	ldr	r4, [pc, #52]	; (8003e90 <__libc_init_array+0x3c>)
 8003e5a:	1b64      	subs	r4, r4, r5
 8003e5c:	10a4      	asrs	r4, r4, #2
 8003e5e:	2600      	movs	r6, #0
 8003e60:	42a6      	cmp	r6, r4
 8003e62:	d109      	bne.n	8003e78 <__libc_init_array+0x24>
 8003e64:	4d0b      	ldr	r5, [pc, #44]	; (8003e94 <__libc_init_array+0x40>)
 8003e66:	4c0c      	ldr	r4, [pc, #48]	; (8003e98 <__libc_init_array+0x44>)
 8003e68:	f000 feca 	bl	8004c00 <_init>
 8003e6c:	1b64      	subs	r4, r4, r5
 8003e6e:	10a4      	asrs	r4, r4, #2
 8003e70:	2600      	movs	r6, #0
 8003e72:	42a6      	cmp	r6, r4
 8003e74:	d105      	bne.n	8003e82 <__libc_init_array+0x2e>
 8003e76:	bd70      	pop	{r4, r5, r6, pc}
 8003e78:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e7c:	4798      	blx	r3
 8003e7e:	3601      	adds	r6, #1
 8003e80:	e7ee      	b.n	8003e60 <__libc_init_array+0xc>
 8003e82:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e86:	4798      	blx	r3
 8003e88:	3601      	adds	r6, #1
 8003e8a:	e7f2      	b.n	8003e72 <__libc_init_array+0x1e>
 8003e8c:	08004cb4 	.word	0x08004cb4
 8003e90:	08004cb4 	.word	0x08004cb4
 8003e94:	08004cb4 	.word	0x08004cb4
 8003e98:	08004cb8 	.word	0x08004cb8

08003e9c <__retarget_lock_init_recursive>:
 8003e9c:	4770      	bx	lr

08003e9e <__retarget_lock_acquire_recursive>:
 8003e9e:	4770      	bx	lr

08003ea0 <__retarget_lock_release_recursive>:
 8003ea0:	4770      	bx	lr
	...

08003ea4 <_free_r>:
 8003ea4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003ea6:	2900      	cmp	r1, #0
 8003ea8:	d044      	beq.n	8003f34 <_free_r+0x90>
 8003eaa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003eae:	9001      	str	r0, [sp, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f1a1 0404 	sub.w	r4, r1, #4
 8003eb6:	bfb8      	it	lt
 8003eb8:	18e4      	addlt	r4, r4, r3
 8003eba:	f000 fc69 	bl	8004790 <__malloc_lock>
 8003ebe:	4a1e      	ldr	r2, [pc, #120]	; (8003f38 <_free_r+0x94>)
 8003ec0:	9801      	ldr	r0, [sp, #4]
 8003ec2:	6813      	ldr	r3, [r2, #0]
 8003ec4:	b933      	cbnz	r3, 8003ed4 <_free_r+0x30>
 8003ec6:	6063      	str	r3, [r4, #4]
 8003ec8:	6014      	str	r4, [r2, #0]
 8003eca:	b003      	add	sp, #12
 8003ecc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ed0:	f000 bc64 	b.w	800479c <__malloc_unlock>
 8003ed4:	42a3      	cmp	r3, r4
 8003ed6:	d908      	bls.n	8003eea <_free_r+0x46>
 8003ed8:	6825      	ldr	r5, [r4, #0]
 8003eda:	1961      	adds	r1, r4, r5
 8003edc:	428b      	cmp	r3, r1
 8003ede:	bf01      	itttt	eq
 8003ee0:	6819      	ldreq	r1, [r3, #0]
 8003ee2:	685b      	ldreq	r3, [r3, #4]
 8003ee4:	1949      	addeq	r1, r1, r5
 8003ee6:	6021      	streq	r1, [r4, #0]
 8003ee8:	e7ed      	b.n	8003ec6 <_free_r+0x22>
 8003eea:	461a      	mov	r2, r3
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	b10b      	cbz	r3, 8003ef4 <_free_r+0x50>
 8003ef0:	42a3      	cmp	r3, r4
 8003ef2:	d9fa      	bls.n	8003eea <_free_r+0x46>
 8003ef4:	6811      	ldr	r1, [r2, #0]
 8003ef6:	1855      	adds	r5, r2, r1
 8003ef8:	42a5      	cmp	r5, r4
 8003efa:	d10b      	bne.n	8003f14 <_free_r+0x70>
 8003efc:	6824      	ldr	r4, [r4, #0]
 8003efe:	4421      	add	r1, r4
 8003f00:	1854      	adds	r4, r2, r1
 8003f02:	42a3      	cmp	r3, r4
 8003f04:	6011      	str	r1, [r2, #0]
 8003f06:	d1e0      	bne.n	8003eca <_free_r+0x26>
 8003f08:	681c      	ldr	r4, [r3, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	6053      	str	r3, [r2, #4]
 8003f0e:	440c      	add	r4, r1
 8003f10:	6014      	str	r4, [r2, #0]
 8003f12:	e7da      	b.n	8003eca <_free_r+0x26>
 8003f14:	d902      	bls.n	8003f1c <_free_r+0x78>
 8003f16:	230c      	movs	r3, #12
 8003f18:	6003      	str	r3, [r0, #0]
 8003f1a:	e7d6      	b.n	8003eca <_free_r+0x26>
 8003f1c:	6825      	ldr	r5, [r4, #0]
 8003f1e:	1961      	adds	r1, r4, r5
 8003f20:	428b      	cmp	r3, r1
 8003f22:	bf04      	itt	eq
 8003f24:	6819      	ldreq	r1, [r3, #0]
 8003f26:	685b      	ldreq	r3, [r3, #4]
 8003f28:	6063      	str	r3, [r4, #4]
 8003f2a:	bf04      	itt	eq
 8003f2c:	1949      	addeq	r1, r1, r5
 8003f2e:	6021      	streq	r1, [r4, #0]
 8003f30:	6054      	str	r4, [r2, #4]
 8003f32:	e7ca      	b.n	8003eca <_free_r+0x26>
 8003f34:	b003      	add	sp, #12
 8003f36:	bd30      	pop	{r4, r5, pc}
 8003f38:	20000298 	.word	0x20000298

08003f3c <__sfputc_r>:
 8003f3c:	6893      	ldr	r3, [r2, #8]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	b410      	push	{r4}
 8003f44:	6093      	str	r3, [r2, #8]
 8003f46:	da08      	bge.n	8003f5a <__sfputc_r+0x1e>
 8003f48:	6994      	ldr	r4, [r2, #24]
 8003f4a:	42a3      	cmp	r3, r4
 8003f4c:	db01      	blt.n	8003f52 <__sfputc_r+0x16>
 8003f4e:	290a      	cmp	r1, #10
 8003f50:	d103      	bne.n	8003f5a <__sfputc_r+0x1e>
 8003f52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f56:	f000 bc95 	b.w	8004884 <__swbuf_r>
 8003f5a:	6813      	ldr	r3, [r2, #0]
 8003f5c:	1c58      	adds	r0, r3, #1
 8003f5e:	6010      	str	r0, [r2, #0]
 8003f60:	7019      	strb	r1, [r3, #0]
 8003f62:	4608      	mov	r0, r1
 8003f64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <__sfputs_r>:
 8003f6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f6c:	4606      	mov	r6, r0
 8003f6e:	460f      	mov	r7, r1
 8003f70:	4614      	mov	r4, r2
 8003f72:	18d5      	adds	r5, r2, r3
 8003f74:	42ac      	cmp	r4, r5
 8003f76:	d101      	bne.n	8003f7c <__sfputs_r+0x12>
 8003f78:	2000      	movs	r0, #0
 8003f7a:	e007      	b.n	8003f8c <__sfputs_r+0x22>
 8003f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f80:	463a      	mov	r2, r7
 8003f82:	4630      	mov	r0, r6
 8003f84:	f7ff ffda 	bl	8003f3c <__sfputc_r>
 8003f88:	1c43      	adds	r3, r0, #1
 8003f8a:	d1f3      	bne.n	8003f74 <__sfputs_r+0xa>
 8003f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003f90 <_vfiprintf_r>:
 8003f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f94:	460d      	mov	r5, r1
 8003f96:	b09d      	sub	sp, #116	; 0x74
 8003f98:	4614      	mov	r4, r2
 8003f9a:	4698      	mov	r8, r3
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	b118      	cbz	r0, 8003fa8 <_vfiprintf_r+0x18>
 8003fa0:	6a03      	ldr	r3, [r0, #32]
 8003fa2:	b90b      	cbnz	r3, 8003fa8 <_vfiprintf_r+0x18>
 8003fa4:	f7ff fe6c 	bl	8003c80 <__sinit>
 8003fa8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003faa:	07d9      	lsls	r1, r3, #31
 8003fac:	d405      	bmi.n	8003fba <_vfiprintf_r+0x2a>
 8003fae:	89ab      	ldrh	r3, [r5, #12]
 8003fb0:	059a      	lsls	r2, r3, #22
 8003fb2:	d402      	bmi.n	8003fba <_vfiprintf_r+0x2a>
 8003fb4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003fb6:	f7ff ff72 	bl	8003e9e <__retarget_lock_acquire_recursive>
 8003fba:	89ab      	ldrh	r3, [r5, #12]
 8003fbc:	071b      	lsls	r3, r3, #28
 8003fbe:	d501      	bpl.n	8003fc4 <_vfiprintf_r+0x34>
 8003fc0:	692b      	ldr	r3, [r5, #16]
 8003fc2:	b99b      	cbnz	r3, 8003fec <_vfiprintf_r+0x5c>
 8003fc4:	4629      	mov	r1, r5
 8003fc6:	4630      	mov	r0, r6
 8003fc8:	f000 fc9a 	bl	8004900 <__swsetup_r>
 8003fcc:	b170      	cbz	r0, 8003fec <_vfiprintf_r+0x5c>
 8003fce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003fd0:	07dc      	lsls	r4, r3, #31
 8003fd2:	d504      	bpl.n	8003fde <_vfiprintf_r+0x4e>
 8003fd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003fd8:	b01d      	add	sp, #116	; 0x74
 8003fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fde:	89ab      	ldrh	r3, [r5, #12]
 8003fe0:	0598      	lsls	r0, r3, #22
 8003fe2:	d4f7      	bmi.n	8003fd4 <_vfiprintf_r+0x44>
 8003fe4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003fe6:	f7ff ff5b 	bl	8003ea0 <__retarget_lock_release_recursive>
 8003fea:	e7f3      	b.n	8003fd4 <_vfiprintf_r+0x44>
 8003fec:	2300      	movs	r3, #0
 8003fee:	9309      	str	r3, [sp, #36]	; 0x24
 8003ff0:	2320      	movs	r3, #32
 8003ff2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ff6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ffa:	2330      	movs	r3, #48	; 0x30
 8003ffc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80041b0 <_vfiprintf_r+0x220>
 8004000:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004004:	f04f 0901 	mov.w	r9, #1
 8004008:	4623      	mov	r3, r4
 800400a:	469a      	mov	sl, r3
 800400c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004010:	b10a      	cbz	r2, 8004016 <_vfiprintf_r+0x86>
 8004012:	2a25      	cmp	r2, #37	; 0x25
 8004014:	d1f9      	bne.n	800400a <_vfiprintf_r+0x7a>
 8004016:	ebba 0b04 	subs.w	fp, sl, r4
 800401a:	d00b      	beq.n	8004034 <_vfiprintf_r+0xa4>
 800401c:	465b      	mov	r3, fp
 800401e:	4622      	mov	r2, r4
 8004020:	4629      	mov	r1, r5
 8004022:	4630      	mov	r0, r6
 8004024:	f7ff ffa1 	bl	8003f6a <__sfputs_r>
 8004028:	3001      	adds	r0, #1
 800402a:	f000 80a9 	beq.w	8004180 <_vfiprintf_r+0x1f0>
 800402e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004030:	445a      	add	r2, fp
 8004032:	9209      	str	r2, [sp, #36]	; 0x24
 8004034:	f89a 3000 	ldrb.w	r3, [sl]
 8004038:	2b00      	cmp	r3, #0
 800403a:	f000 80a1 	beq.w	8004180 <_vfiprintf_r+0x1f0>
 800403e:	2300      	movs	r3, #0
 8004040:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004044:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004048:	f10a 0a01 	add.w	sl, sl, #1
 800404c:	9304      	str	r3, [sp, #16]
 800404e:	9307      	str	r3, [sp, #28]
 8004050:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004054:	931a      	str	r3, [sp, #104]	; 0x68
 8004056:	4654      	mov	r4, sl
 8004058:	2205      	movs	r2, #5
 800405a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800405e:	4854      	ldr	r0, [pc, #336]	; (80041b0 <_vfiprintf_r+0x220>)
 8004060:	f7fc f8b6 	bl	80001d0 <memchr>
 8004064:	9a04      	ldr	r2, [sp, #16]
 8004066:	b9d8      	cbnz	r0, 80040a0 <_vfiprintf_r+0x110>
 8004068:	06d1      	lsls	r1, r2, #27
 800406a:	bf44      	itt	mi
 800406c:	2320      	movmi	r3, #32
 800406e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004072:	0713      	lsls	r3, r2, #28
 8004074:	bf44      	itt	mi
 8004076:	232b      	movmi	r3, #43	; 0x2b
 8004078:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800407c:	f89a 3000 	ldrb.w	r3, [sl]
 8004080:	2b2a      	cmp	r3, #42	; 0x2a
 8004082:	d015      	beq.n	80040b0 <_vfiprintf_r+0x120>
 8004084:	9a07      	ldr	r2, [sp, #28]
 8004086:	4654      	mov	r4, sl
 8004088:	2000      	movs	r0, #0
 800408a:	f04f 0c0a 	mov.w	ip, #10
 800408e:	4621      	mov	r1, r4
 8004090:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004094:	3b30      	subs	r3, #48	; 0x30
 8004096:	2b09      	cmp	r3, #9
 8004098:	d94d      	bls.n	8004136 <_vfiprintf_r+0x1a6>
 800409a:	b1b0      	cbz	r0, 80040ca <_vfiprintf_r+0x13a>
 800409c:	9207      	str	r2, [sp, #28]
 800409e:	e014      	b.n	80040ca <_vfiprintf_r+0x13a>
 80040a0:	eba0 0308 	sub.w	r3, r0, r8
 80040a4:	fa09 f303 	lsl.w	r3, r9, r3
 80040a8:	4313      	orrs	r3, r2
 80040aa:	9304      	str	r3, [sp, #16]
 80040ac:	46a2      	mov	sl, r4
 80040ae:	e7d2      	b.n	8004056 <_vfiprintf_r+0xc6>
 80040b0:	9b03      	ldr	r3, [sp, #12]
 80040b2:	1d19      	adds	r1, r3, #4
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	9103      	str	r1, [sp, #12]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	bfbb      	ittet	lt
 80040bc:	425b      	neglt	r3, r3
 80040be:	f042 0202 	orrlt.w	r2, r2, #2
 80040c2:	9307      	strge	r3, [sp, #28]
 80040c4:	9307      	strlt	r3, [sp, #28]
 80040c6:	bfb8      	it	lt
 80040c8:	9204      	strlt	r2, [sp, #16]
 80040ca:	7823      	ldrb	r3, [r4, #0]
 80040cc:	2b2e      	cmp	r3, #46	; 0x2e
 80040ce:	d10c      	bne.n	80040ea <_vfiprintf_r+0x15a>
 80040d0:	7863      	ldrb	r3, [r4, #1]
 80040d2:	2b2a      	cmp	r3, #42	; 0x2a
 80040d4:	d134      	bne.n	8004140 <_vfiprintf_r+0x1b0>
 80040d6:	9b03      	ldr	r3, [sp, #12]
 80040d8:	1d1a      	adds	r2, r3, #4
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	9203      	str	r2, [sp, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	bfb8      	it	lt
 80040e2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80040e6:	3402      	adds	r4, #2
 80040e8:	9305      	str	r3, [sp, #20]
 80040ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80041c0 <_vfiprintf_r+0x230>
 80040ee:	7821      	ldrb	r1, [r4, #0]
 80040f0:	2203      	movs	r2, #3
 80040f2:	4650      	mov	r0, sl
 80040f4:	f7fc f86c 	bl	80001d0 <memchr>
 80040f8:	b138      	cbz	r0, 800410a <_vfiprintf_r+0x17a>
 80040fa:	9b04      	ldr	r3, [sp, #16]
 80040fc:	eba0 000a 	sub.w	r0, r0, sl
 8004100:	2240      	movs	r2, #64	; 0x40
 8004102:	4082      	lsls	r2, r0
 8004104:	4313      	orrs	r3, r2
 8004106:	3401      	adds	r4, #1
 8004108:	9304      	str	r3, [sp, #16]
 800410a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800410e:	4829      	ldr	r0, [pc, #164]	; (80041b4 <_vfiprintf_r+0x224>)
 8004110:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004114:	2206      	movs	r2, #6
 8004116:	f7fc f85b 	bl	80001d0 <memchr>
 800411a:	2800      	cmp	r0, #0
 800411c:	d03f      	beq.n	800419e <_vfiprintf_r+0x20e>
 800411e:	4b26      	ldr	r3, [pc, #152]	; (80041b8 <_vfiprintf_r+0x228>)
 8004120:	bb1b      	cbnz	r3, 800416a <_vfiprintf_r+0x1da>
 8004122:	9b03      	ldr	r3, [sp, #12]
 8004124:	3307      	adds	r3, #7
 8004126:	f023 0307 	bic.w	r3, r3, #7
 800412a:	3308      	adds	r3, #8
 800412c:	9303      	str	r3, [sp, #12]
 800412e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004130:	443b      	add	r3, r7
 8004132:	9309      	str	r3, [sp, #36]	; 0x24
 8004134:	e768      	b.n	8004008 <_vfiprintf_r+0x78>
 8004136:	fb0c 3202 	mla	r2, ip, r2, r3
 800413a:	460c      	mov	r4, r1
 800413c:	2001      	movs	r0, #1
 800413e:	e7a6      	b.n	800408e <_vfiprintf_r+0xfe>
 8004140:	2300      	movs	r3, #0
 8004142:	3401      	adds	r4, #1
 8004144:	9305      	str	r3, [sp, #20]
 8004146:	4619      	mov	r1, r3
 8004148:	f04f 0c0a 	mov.w	ip, #10
 800414c:	4620      	mov	r0, r4
 800414e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004152:	3a30      	subs	r2, #48	; 0x30
 8004154:	2a09      	cmp	r2, #9
 8004156:	d903      	bls.n	8004160 <_vfiprintf_r+0x1d0>
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0c6      	beq.n	80040ea <_vfiprintf_r+0x15a>
 800415c:	9105      	str	r1, [sp, #20]
 800415e:	e7c4      	b.n	80040ea <_vfiprintf_r+0x15a>
 8004160:	fb0c 2101 	mla	r1, ip, r1, r2
 8004164:	4604      	mov	r4, r0
 8004166:	2301      	movs	r3, #1
 8004168:	e7f0      	b.n	800414c <_vfiprintf_r+0x1bc>
 800416a:	ab03      	add	r3, sp, #12
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	462a      	mov	r2, r5
 8004170:	4b12      	ldr	r3, [pc, #72]	; (80041bc <_vfiprintf_r+0x22c>)
 8004172:	a904      	add	r1, sp, #16
 8004174:	4630      	mov	r0, r6
 8004176:	f3af 8000 	nop.w
 800417a:	4607      	mov	r7, r0
 800417c:	1c78      	adds	r0, r7, #1
 800417e:	d1d6      	bne.n	800412e <_vfiprintf_r+0x19e>
 8004180:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004182:	07d9      	lsls	r1, r3, #31
 8004184:	d405      	bmi.n	8004192 <_vfiprintf_r+0x202>
 8004186:	89ab      	ldrh	r3, [r5, #12]
 8004188:	059a      	lsls	r2, r3, #22
 800418a:	d402      	bmi.n	8004192 <_vfiprintf_r+0x202>
 800418c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800418e:	f7ff fe87 	bl	8003ea0 <__retarget_lock_release_recursive>
 8004192:	89ab      	ldrh	r3, [r5, #12]
 8004194:	065b      	lsls	r3, r3, #25
 8004196:	f53f af1d 	bmi.w	8003fd4 <_vfiprintf_r+0x44>
 800419a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800419c:	e71c      	b.n	8003fd8 <_vfiprintf_r+0x48>
 800419e:	ab03      	add	r3, sp, #12
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	462a      	mov	r2, r5
 80041a4:	4b05      	ldr	r3, [pc, #20]	; (80041bc <_vfiprintf_r+0x22c>)
 80041a6:	a904      	add	r1, sp, #16
 80041a8:	4630      	mov	r0, r6
 80041aa:	f000 f921 	bl	80043f0 <_printf_i>
 80041ae:	e7e4      	b.n	800417a <_vfiprintf_r+0x1ea>
 80041b0:	08004c78 	.word	0x08004c78
 80041b4:	08004c82 	.word	0x08004c82
 80041b8:	00000000 	.word	0x00000000
 80041bc:	08003f6b 	.word	0x08003f6b
 80041c0:	08004c7e 	.word	0x08004c7e

080041c4 <malloc>:
 80041c4:	4b02      	ldr	r3, [pc, #8]	; (80041d0 <malloc+0xc>)
 80041c6:	4601      	mov	r1, r0
 80041c8:	6818      	ldr	r0, [r3, #0]
 80041ca:	f000 b823 	b.w	8004214 <_malloc_r>
 80041ce:	bf00      	nop
 80041d0:	20000064 	.word	0x20000064

080041d4 <sbrk_aligned>:
 80041d4:	b570      	push	{r4, r5, r6, lr}
 80041d6:	4e0e      	ldr	r6, [pc, #56]	; (8004210 <sbrk_aligned+0x3c>)
 80041d8:	460c      	mov	r4, r1
 80041da:	6831      	ldr	r1, [r6, #0]
 80041dc:	4605      	mov	r5, r0
 80041de:	b911      	cbnz	r1, 80041e6 <sbrk_aligned+0x12>
 80041e0:	f000 fc66 	bl	8004ab0 <_sbrk_r>
 80041e4:	6030      	str	r0, [r6, #0]
 80041e6:	4621      	mov	r1, r4
 80041e8:	4628      	mov	r0, r5
 80041ea:	f000 fc61 	bl	8004ab0 <_sbrk_r>
 80041ee:	1c43      	adds	r3, r0, #1
 80041f0:	d00a      	beq.n	8004208 <sbrk_aligned+0x34>
 80041f2:	1cc4      	adds	r4, r0, #3
 80041f4:	f024 0403 	bic.w	r4, r4, #3
 80041f8:	42a0      	cmp	r0, r4
 80041fa:	d007      	beq.n	800420c <sbrk_aligned+0x38>
 80041fc:	1a21      	subs	r1, r4, r0
 80041fe:	4628      	mov	r0, r5
 8004200:	f000 fc56 	bl	8004ab0 <_sbrk_r>
 8004204:	3001      	adds	r0, #1
 8004206:	d101      	bne.n	800420c <sbrk_aligned+0x38>
 8004208:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800420c:	4620      	mov	r0, r4
 800420e:	bd70      	pop	{r4, r5, r6, pc}
 8004210:	2000029c 	.word	0x2000029c

08004214 <_malloc_r>:
 8004214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004218:	1ccd      	adds	r5, r1, #3
 800421a:	f025 0503 	bic.w	r5, r5, #3
 800421e:	3508      	adds	r5, #8
 8004220:	2d0c      	cmp	r5, #12
 8004222:	bf38      	it	cc
 8004224:	250c      	movcc	r5, #12
 8004226:	2d00      	cmp	r5, #0
 8004228:	4607      	mov	r7, r0
 800422a:	db01      	blt.n	8004230 <_malloc_r+0x1c>
 800422c:	42a9      	cmp	r1, r5
 800422e:	d905      	bls.n	800423c <_malloc_r+0x28>
 8004230:	230c      	movs	r3, #12
 8004232:	603b      	str	r3, [r7, #0]
 8004234:	2600      	movs	r6, #0
 8004236:	4630      	mov	r0, r6
 8004238:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800423c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004310 <_malloc_r+0xfc>
 8004240:	f000 faa6 	bl	8004790 <__malloc_lock>
 8004244:	f8d8 3000 	ldr.w	r3, [r8]
 8004248:	461c      	mov	r4, r3
 800424a:	bb5c      	cbnz	r4, 80042a4 <_malloc_r+0x90>
 800424c:	4629      	mov	r1, r5
 800424e:	4638      	mov	r0, r7
 8004250:	f7ff ffc0 	bl	80041d4 <sbrk_aligned>
 8004254:	1c43      	adds	r3, r0, #1
 8004256:	4604      	mov	r4, r0
 8004258:	d155      	bne.n	8004306 <_malloc_r+0xf2>
 800425a:	f8d8 4000 	ldr.w	r4, [r8]
 800425e:	4626      	mov	r6, r4
 8004260:	2e00      	cmp	r6, #0
 8004262:	d145      	bne.n	80042f0 <_malloc_r+0xdc>
 8004264:	2c00      	cmp	r4, #0
 8004266:	d048      	beq.n	80042fa <_malloc_r+0xe6>
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	4631      	mov	r1, r6
 800426c:	4638      	mov	r0, r7
 800426e:	eb04 0903 	add.w	r9, r4, r3
 8004272:	f000 fc1d 	bl	8004ab0 <_sbrk_r>
 8004276:	4581      	cmp	r9, r0
 8004278:	d13f      	bne.n	80042fa <_malloc_r+0xe6>
 800427a:	6821      	ldr	r1, [r4, #0]
 800427c:	1a6d      	subs	r5, r5, r1
 800427e:	4629      	mov	r1, r5
 8004280:	4638      	mov	r0, r7
 8004282:	f7ff ffa7 	bl	80041d4 <sbrk_aligned>
 8004286:	3001      	adds	r0, #1
 8004288:	d037      	beq.n	80042fa <_malloc_r+0xe6>
 800428a:	6823      	ldr	r3, [r4, #0]
 800428c:	442b      	add	r3, r5
 800428e:	6023      	str	r3, [r4, #0]
 8004290:	f8d8 3000 	ldr.w	r3, [r8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d038      	beq.n	800430a <_malloc_r+0xf6>
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	42a2      	cmp	r2, r4
 800429c:	d12b      	bne.n	80042f6 <_malloc_r+0xe2>
 800429e:	2200      	movs	r2, #0
 80042a0:	605a      	str	r2, [r3, #4]
 80042a2:	e00f      	b.n	80042c4 <_malloc_r+0xb0>
 80042a4:	6822      	ldr	r2, [r4, #0]
 80042a6:	1b52      	subs	r2, r2, r5
 80042a8:	d41f      	bmi.n	80042ea <_malloc_r+0xd6>
 80042aa:	2a0b      	cmp	r2, #11
 80042ac:	d917      	bls.n	80042de <_malloc_r+0xca>
 80042ae:	1961      	adds	r1, r4, r5
 80042b0:	42a3      	cmp	r3, r4
 80042b2:	6025      	str	r5, [r4, #0]
 80042b4:	bf18      	it	ne
 80042b6:	6059      	strne	r1, [r3, #4]
 80042b8:	6863      	ldr	r3, [r4, #4]
 80042ba:	bf08      	it	eq
 80042bc:	f8c8 1000 	streq.w	r1, [r8]
 80042c0:	5162      	str	r2, [r4, r5]
 80042c2:	604b      	str	r3, [r1, #4]
 80042c4:	4638      	mov	r0, r7
 80042c6:	f104 060b 	add.w	r6, r4, #11
 80042ca:	f000 fa67 	bl	800479c <__malloc_unlock>
 80042ce:	f026 0607 	bic.w	r6, r6, #7
 80042d2:	1d23      	adds	r3, r4, #4
 80042d4:	1af2      	subs	r2, r6, r3
 80042d6:	d0ae      	beq.n	8004236 <_malloc_r+0x22>
 80042d8:	1b9b      	subs	r3, r3, r6
 80042da:	50a3      	str	r3, [r4, r2]
 80042dc:	e7ab      	b.n	8004236 <_malloc_r+0x22>
 80042de:	42a3      	cmp	r3, r4
 80042e0:	6862      	ldr	r2, [r4, #4]
 80042e2:	d1dd      	bne.n	80042a0 <_malloc_r+0x8c>
 80042e4:	f8c8 2000 	str.w	r2, [r8]
 80042e8:	e7ec      	b.n	80042c4 <_malloc_r+0xb0>
 80042ea:	4623      	mov	r3, r4
 80042ec:	6864      	ldr	r4, [r4, #4]
 80042ee:	e7ac      	b.n	800424a <_malloc_r+0x36>
 80042f0:	4634      	mov	r4, r6
 80042f2:	6876      	ldr	r6, [r6, #4]
 80042f4:	e7b4      	b.n	8004260 <_malloc_r+0x4c>
 80042f6:	4613      	mov	r3, r2
 80042f8:	e7cc      	b.n	8004294 <_malloc_r+0x80>
 80042fa:	230c      	movs	r3, #12
 80042fc:	603b      	str	r3, [r7, #0]
 80042fe:	4638      	mov	r0, r7
 8004300:	f000 fa4c 	bl	800479c <__malloc_unlock>
 8004304:	e797      	b.n	8004236 <_malloc_r+0x22>
 8004306:	6025      	str	r5, [r4, #0]
 8004308:	e7dc      	b.n	80042c4 <_malloc_r+0xb0>
 800430a:	605b      	str	r3, [r3, #4]
 800430c:	deff      	udf	#255	; 0xff
 800430e:	bf00      	nop
 8004310:	20000298 	.word	0x20000298

08004314 <_printf_common>:
 8004314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004318:	4616      	mov	r6, r2
 800431a:	4699      	mov	r9, r3
 800431c:	688a      	ldr	r2, [r1, #8]
 800431e:	690b      	ldr	r3, [r1, #16]
 8004320:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004324:	4293      	cmp	r3, r2
 8004326:	bfb8      	it	lt
 8004328:	4613      	movlt	r3, r2
 800432a:	6033      	str	r3, [r6, #0]
 800432c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004330:	4607      	mov	r7, r0
 8004332:	460c      	mov	r4, r1
 8004334:	b10a      	cbz	r2, 800433a <_printf_common+0x26>
 8004336:	3301      	adds	r3, #1
 8004338:	6033      	str	r3, [r6, #0]
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	0699      	lsls	r1, r3, #26
 800433e:	bf42      	ittt	mi
 8004340:	6833      	ldrmi	r3, [r6, #0]
 8004342:	3302      	addmi	r3, #2
 8004344:	6033      	strmi	r3, [r6, #0]
 8004346:	6825      	ldr	r5, [r4, #0]
 8004348:	f015 0506 	ands.w	r5, r5, #6
 800434c:	d106      	bne.n	800435c <_printf_common+0x48>
 800434e:	f104 0a19 	add.w	sl, r4, #25
 8004352:	68e3      	ldr	r3, [r4, #12]
 8004354:	6832      	ldr	r2, [r6, #0]
 8004356:	1a9b      	subs	r3, r3, r2
 8004358:	42ab      	cmp	r3, r5
 800435a:	dc26      	bgt.n	80043aa <_printf_common+0x96>
 800435c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004360:	1e13      	subs	r3, r2, #0
 8004362:	6822      	ldr	r2, [r4, #0]
 8004364:	bf18      	it	ne
 8004366:	2301      	movne	r3, #1
 8004368:	0692      	lsls	r2, r2, #26
 800436a:	d42b      	bmi.n	80043c4 <_printf_common+0xb0>
 800436c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004370:	4649      	mov	r1, r9
 8004372:	4638      	mov	r0, r7
 8004374:	47c0      	blx	r8
 8004376:	3001      	adds	r0, #1
 8004378:	d01e      	beq.n	80043b8 <_printf_common+0xa4>
 800437a:	6823      	ldr	r3, [r4, #0]
 800437c:	6922      	ldr	r2, [r4, #16]
 800437e:	f003 0306 	and.w	r3, r3, #6
 8004382:	2b04      	cmp	r3, #4
 8004384:	bf02      	ittt	eq
 8004386:	68e5      	ldreq	r5, [r4, #12]
 8004388:	6833      	ldreq	r3, [r6, #0]
 800438a:	1aed      	subeq	r5, r5, r3
 800438c:	68a3      	ldr	r3, [r4, #8]
 800438e:	bf0c      	ite	eq
 8004390:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004394:	2500      	movne	r5, #0
 8004396:	4293      	cmp	r3, r2
 8004398:	bfc4      	itt	gt
 800439a:	1a9b      	subgt	r3, r3, r2
 800439c:	18ed      	addgt	r5, r5, r3
 800439e:	2600      	movs	r6, #0
 80043a0:	341a      	adds	r4, #26
 80043a2:	42b5      	cmp	r5, r6
 80043a4:	d11a      	bne.n	80043dc <_printf_common+0xc8>
 80043a6:	2000      	movs	r0, #0
 80043a8:	e008      	b.n	80043bc <_printf_common+0xa8>
 80043aa:	2301      	movs	r3, #1
 80043ac:	4652      	mov	r2, sl
 80043ae:	4649      	mov	r1, r9
 80043b0:	4638      	mov	r0, r7
 80043b2:	47c0      	blx	r8
 80043b4:	3001      	adds	r0, #1
 80043b6:	d103      	bne.n	80043c0 <_printf_common+0xac>
 80043b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80043bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043c0:	3501      	adds	r5, #1
 80043c2:	e7c6      	b.n	8004352 <_printf_common+0x3e>
 80043c4:	18e1      	adds	r1, r4, r3
 80043c6:	1c5a      	adds	r2, r3, #1
 80043c8:	2030      	movs	r0, #48	; 0x30
 80043ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80043ce:	4422      	add	r2, r4
 80043d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80043d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80043d8:	3302      	adds	r3, #2
 80043da:	e7c7      	b.n	800436c <_printf_common+0x58>
 80043dc:	2301      	movs	r3, #1
 80043de:	4622      	mov	r2, r4
 80043e0:	4649      	mov	r1, r9
 80043e2:	4638      	mov	r0, r7
 80043e4:	47c0      	blx	r8
 80043e6:	3001      	adds	r0, #1
 80043e8:	d0e6      	beq.n	80043b8 <_printf_common+0xa4>
 80043ea:	3601      	adds	r6, #1
 80043ec:	e7d9      	b.n	80043a2 <_printf_common+0x8e>
	...

080043f0 <_printf_i>:
 80043f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043f4:	7e0f      	ldrb	r7, [r1, #24]
 80043f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80043f8:	2f78      	cmp	r7, #120	; 0x78
 80043fa:	4691      	mov	r9, r2
 80043fc:	4680      	mov	r8, r0
 80043fe:	460c      	mov	r4, r1
 8004400:	469a      	mov	sl, r3
 8004402:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004406:	d807      	bhi.n	8004418 <_printf_i+0x28>
 8004408:	2f62      	cmp	r7, #98	; 0x62
 800440a:	d80a      	bhi.n	8004422 <_printf_i+0x32>
 800440c:	2f00      	cmp	r7, #0
 800440e:	f000 80d4 	beq.w	80045ba <_printf_i+0x1ca>
 8004412:	2f58      	cmp	r7, #88	; 0x58
 8004414:	f000 80c0 	beq.w	8004598 <_printf_i+0x1a8>
 8004418:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800441c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004420:	e03a      	b.n	8004498 <_printf_i+0xa8>
 8004422:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004426:	2b15      	cmp	r3, #21
 8004428:	d8f6      	bhi.n	8004418 <_printf_i+0x28>
 800442a:	a101      	add	r1, pc, #4	; (adr r1, 8004430 <_printf_i+0x40>)
 800442c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004430:	08004489 	.word	0x08004489
 8004434:	0800449d 	.word	0x0800449d
 8004438:	08004419 	.word	0x08004419
 800443c:	08004419 	.word	0x08004419
 8004440:	08004419 	.word	0x08004419
 8004444:	08004419 	.word	0x08004419
 8004448:	0800449d 	.word	0x0800449d
 800444c:	08004419 	.word	0x08004419
 8004450:	08004419 	.word	0x08004419
 8004454:	08004419 	.word	0x08004419
 8004458:	08004419 	.word	0x08004419
 800445c:	080045a1 	.word	0x080045a1
 8004460:	080044c9 	.word	0x080044c9
 8004464:	0800455b 	.word	0x0800455b
 8004468:	08004419 	.word	0x08004419
 800446c:	08004419 	.word	0x08004419
 8004470:	080045c3 	.word	0x080045c3
 8004474:	08004419 	.word	0x08004419
 8004478:	080044c9 	.word	0x080044c9
 800447c:	08004419 	.word	0x08004419
 8004480:	08004419 	.word	0x08004419
 8004484:	08004563 	.word	0x08004563
 8004488:	682b      	ldr	r3, [r5, #0]
 800448a:	1d1a      	adds	r2, r3, #4
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	602a      	str	r2, [r5, #0]
 8004490:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004494:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004498:	2301      	movs	r3, #1
 800449a:	e09f      	b.n	80045dc <_printf_i+0x1ec>
 800449c:	6820      	ldr	r0, [r4, #0]
 800449e:	682b      	ldr	r3, [r5, #0]
 80044a0:	0607      	lsls	r7, r0, #24
 80044a2:	f103 0104 	add.w	r1, r3, #4
 80044a6:	6029      	str	r1, [r5, #0]
 80044a8:	d501      	bpl.n	80044ae <_printf_i+0xbe>
 80044aa:	681e      	ldr	r6, [r3, #0]
 80044ac:	e003      	b.n	80044b6 <_printf_i+0xc6>
 80044ae:	0646      	lsls	r6, r0, #25
 80044b0:	d5fb      	bpl.n	80044aa <_printf_i+0xba>
 80044b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80044b6:	2e00      	cmp	r6, #0
 80044b8:	da03      	bge.n	80044c2 <_printf_i+0xd2>
 80044ba:	232d      	movs	r3, #45	; 0x2d
 80044bc:	4276      	negs	r6, r6
 80044be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044c2:	485a      	ldr	r0, [pc, #360]	; (800462c <_printf_i+0x23c>)
 80044c4:	230a      	movs	r3, #10
 80044c6:	e012      	b.n	80044ee <_printf_i+0xfe>
 80044c8:	682b      	ldr	r3, [r5, #0]
 80044ca:	6820      	ldr	r0, [r4, #0]
 80044cc:	1d19      	adds	r1, r3, #4
 80044ce:	6029      	str	r1, [r5, #0]
 80044d0:	0605      	lsls	r5, r0, #24
 80044d2:	d501      	bpl.n	80044d8 <_printf_i+0xe8>
 80044d4:	681e      	ldr	r6, [r3, #0]
 80044d6:	e002      	b.n	80044de <_printf_i+0xee>
 80044d8:	0641      	lsls	r1, r0, #25
 80044da:	d5fb      	bpl.n	80044d4 <_printf_i+0xe4>
 80044dc:	881e      	ldrh	r6, [r3, #0]
 80044de:	4853      	ldr	r0, [pc, #332]	; (800462c <_printf_i+0x23c>)
 80044e0:	2f6f      	cmp	r7, #111	; 0x6f
 80044e2:	bf0c      	ite	eq
 80044e4:	2308      	moveq	r3, #8
 80044e6:	230a      	movne	r3, #10
 80044e8:	2100      	movs	r1, #0
 80044ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044ee:	6865      	ldr	r5, [r4, #4]
 80044f0:	60a5      	str	r5, [r4, #8]
 80044f2:	2d00      	cmp	r5, #0
 80044f4:	bfa2      	ittt	ge
 80044f6:	6821      	ldrge	r1, [r4, #0]
 80044f8:	f021 0104 	bicge.w	r1, r1, #4
 80044fc:	6021      	strge	r1, [r4, #0]
 80044fe:	b90e      	cbnz	r6, 8004504 <_printf_i+0x114>
 8004500:	2d00      	cmp	r5, #0
 8004502:	d04b      	beq.n	800459c <_printf_i+0x1ac>
 8004504:	4615      	mov	r5, r2
 8004506:	fbb6 f1f3 	udiv	r1, r6, r3
 800450a:	fb03 6711 	mls	r7, r3, r1, r6
 800450e:	5dc7      	ldrb	r7, [r0, r7]
 8004510:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004514:	4637      	mov	r7, r6
 8004516:	42bb      	cmp	r3, r7
 8004518:	460e      	mov	r6, r1
 800451a:	d9f4      	bls.n	8004506 <_printf_i+0x116>
 800451c:	2b08      	cmp	r3, #8
 800451e:	d10b      	bne.n	8004538 <_printf_i+0x148>
 8004520:	6823      	ldr	r3, [r4, #0]
 8004522:	07de      	lsls	r6, r3, #31
 8004524:	d508      	bpl.n	8004538 <_printf_i+0x148>
 8004526:	6923      	ldr	r3, [r4, #16]
 8004528:	6861      	ldr	r1, [r4, #4]
 800452a:	4299      	cmp	r1, r3
 800452c:	bfde      	ittt	le
 800452e:	2330      	movle	r3, #48	; 0x30
 8004530:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004534:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004538:	1b52      	subs	r2, r2, r5
 800453a:	6122      	str	r2, [r4, #16]
 800453c:	f8cd a000 	str.w	sl, [sp]
 8004540:	464b      	mov	r3, r9
 8004542:	aa03      	add	r2, sp, #12
 8004544:	4621      	mov	r1, r4
 8004546:	4640      	mov	r0, r8
 8004548:	f7ff fee4 	bl	8004314 <_printf_common>
 800454c:	3001      	adds	r0, #1
 800454e:	d14a      	bne.n	80045e6 <_printf_i+0x1f6>
 8004550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004554:	b004      	add	sp, #16
 8004556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	f043 0320 	orr.w	r3, r3, #32
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	4833      	ldr	r0, [pc, #204]	; (8004630 <_printf_i+0x240>)
 8004564:	2778      	movs	r7, #120	; 0x78
 8004566:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	6829      	ldr	r1, [r5, #0]
 800456e:	061f      	lsls	r7, r3, #24
 8004570:	f851 6b04 	ldr.w	r6, [r1], #4
 8004574:	d402      	bmi.n	800457c <_printf_i+0x18c>
 8004576:	065f      	lsls	r7, r3, #25
 8004578:	bf48      	it	mi
 800457a:	b2b6      	uxthmi	r6, r6
 800457c:	07df      	lsls	r7, r3, #31
 800457e:	bf48      	it	mi
 8004580:	f043 0320 	orrmi.w	r3, r3, #32
 8004584:	6029      	str	r1, [r5, #0]
 8004586:	bf48      	it	mi
 8004588:	6023      	strmi	r3, [r4, #0]
 800458a:	b91e      	cbnz	r6, 8004594 <_printf_i+0x1a4>
 800458c:	6823      	ldr	r3, [r4, #0]
 800458e:	f023 0320 	bic.w	r3, r3, #32
 8004592:	6023      	str	r3, [r4, #0]
 8004594:	2310      	movs	r3, #16
 8004596:	e7a7      	b.n	80044e8 <_printf_i+0xf8>
 8004598:	4824      	ldr	r0, [pc, #144]	; (800462c <_printf_i+0x23c>)
 800459a:	e7e4      	b.n	8004566 <_printf_i+0x176>
 800459c:	4615      	mov	r5, r2
 800459e:	e7bd      	b.n	800451c <_printf_i+0x12c>
 80045a0:	682b      	ldr	r3, [r5, #0]
 80045a2:	6826      	ldr	r6, [r4, #0]
 80045a4:	6961      	ldr	r1, [r4, #20]
 80045a6:	1d18      	adds	r0, r3, #4
 80045a8:	6028      	str	r0, [r5, #0]
 80045aa:	0635      	lsls	r5, r6, #24
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	d501      	bpl.n	80045b4 <_printf_i+0x1c4>
 80045b0:	6019      	str	r1, [r3, #0]
 80045b2:	e002      	b.n	80045ba <_printf_i+0x1ca>
 80045b4:	0670      	lsls	r0, r6, #25
 80045b6:	d5fb      	bpl.n	80045b0 <_printf_i+0x1c0>
 80045b8:	8019      	strh	r1, [r3, #0]
 80045ba:	2300      	movs	r3, #0
 80045bc:	6123      	str	r3, [r4, #16]
 80045be:	4615      	mov	r5, r2
 80045c0:	e7bc      	b.n	800453c <_printf_i+0x14c>
 80045c2:	682b      	ldr	r3, [r5, #0]
 80045c4:	1d1a      	adds	r2, r3, #4
 80045c6:	602a      	str	r2, [r5, #0]
 80045c8:	681d      	ldr	r5, [r3, #0]
 80045ca:	6862      	ldr	r2, [r4, #4]
 80045cc:	2100      	movs	r1, #0
 80045ce:	4628      	mov	r0, r5
 80045d0:	f7fb fdfe 	bl	80001d0 <memchr>
 80045d4:	b108      	cbz	r0, 80045da <_printf_i+0x1ea>
 80045d6:	1b40      	subs	r0, r0, r5
 80045d8:	6060      	str	r0, [r4, #4]
 80045da:	6863      	ldr	r3, [r4, #4]
 80045dc:	6123      	str	r3, [r4, #16]
 80045de:	2300      	movs	r3, #0
 80045e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045e4:	e7aa      	b.n	800453c <_printf_i+0x14c>
 80045e6:	6923      	ldr	r3, [r4, #16]
 80045e8:	462a      	mov	r2, r5
 80045ea:	4649      	mov	r1, r9
 80045ec:	4640      	mov	r0, r8
 80045ee:	47d0      	blx	sl
 80045f0:	3001      	adds	r0, #1
 80045f2:	d0ad      	beq.n	8004550 <_printf_i+0x160>
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	079b      	lsls	r3, r3, #30
 80045f8:	d413      	bmi.n	8004622 <_printf_i+0x232>
 80045fa:	68e0      	ldr	r0, [r4, #12]
 80045fc:	9b03      	ldr	r3, [sp, #12]
 80045fe:	4298      	cmp	r0, r3
 8004600:	bfb8      	it	lt
 8004602:	4618      	movlt	r0, r3
 8004604:	e7a6      	b.n	8004554 <_printf_i+0x164>
 8004606:	2301      	movs	r3, #1
 8004608:	4632      	mov	r2, r6
 800460a:	4649      	mov	r1, r9
 800460c:	4640      	mov	r0, r8
 800460e:	47d0      	blx	sl
 8004610:	3001      	adds	r0, #1
 8004612:	d09d      	beq.n	8004550 <_printf_i+0x160>
 8004614:	3501      	adds	r5, #1
 8004616:	68e3      	ldr	r3, [r4, #12]
 8004618:	9903      	ldr	r1, [sp, #12]
 800461a:	1a5b      	subs	r3, r3, r1
 800461c:	42ab      	cmp	r3, r5
 800461e:	dcf2      	bgt.n	8004606 <_printf_i+0x216>
 8004620:	e7eb      	b.n	80045fa <_printf_i+0x20a>
 8004622:	2500      	movs	r5, #0
 8004624:	f104 0619 	add.w	r6, r4, #25
 8004628:	e7f5      	b.n	8004616 <_printf_i+0x226>
 800462a:	bf00      	nop
 800462c:	08004c89 	.word	0x08004c89
 8004630:	08004c9a 	.word	0x08004c9a

08004634 <__sflush_r>:
 8004634:	898a      	ldrh	r2, [r1, #12]
 8004636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800463a:	4605      	mov	r5, r0
 800463c:	0710      	lsls	r0, r2, #28
 800463e:	460c      	mov	r4, r1
 8004640:	d458      	bmi.n	80046f4 <__sflush_r+0xc0>
 8004642:	684b      	ldr	r3, [r1, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	dc05      	bgt.n	8004654 <__sflush_r+0x20>
 8004648:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800464a:	2b00      	cmp	r3, #0
 800464c:	dc02      	bgt.n	8004654 <__sflush_r+0x20>
 800464e:	2000      	movs	r0, #0
 8004650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004654:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004656:	2e00      	cmp	r6, #0
 8004658:	d0f9      	beq.n	800464e <__sflush_r+0x1a>
 800465a:	2300      	movs	r3, #0
 800465c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004660:	682f      	ldr	r7, [r5, #0]
 8004662:	6a21      	ldr	r1, [r4, #32]
 8004664:	602b      	str	r3, [r5, #0]
 8004666:	d032      	beq.n	80046ce <__sflush_r+0x9a>
 8004668:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800466a:	89a3      	ldrh	r3, [r4, #12]
 800466c:	075a      	lsls	r2, r3, #29
 800466e:	d505      	bpl.n	800467c <__sflush_r+0x48>
 8004670:	6863      	ldr	r3, [r4, #4]
 8004672:	1ac0      	subs	r0, r0, r3
 8004674:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004676:	b10b      	cbz	r3, 800467c <__sflush_r+0x48>
 8004678:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800467a:	1ac0      	subs	r0, r0, r3
 800467c:	2300      	movs	r3, #0
 800467e:	4602      	mov	r2, r0
 8004680:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004682:	6a21      	ldr	r1, [r4, #32]
 8004684:	4628      	mov	r0, r5
 8004686:	47b0      	blx	r6
 8004688:	1c43      	adds	r3, r0, #1
 800468a:	89a3      	ldrh	r3, [r4, #12]
 800468c:	d106      	bne.n	800469c <__sflush_r+0x68>
 800468e:	6829      	ldr	r1, [r5, #0]
 8004690:	291d      	cmp	r1, #29
 8004692:	d82b      	bhi.n	80046ec <__sflush_r+0xb8>
 8004694:	4a29      	ldr	r2, [pc, #164]	; (800473c <__sflush_r+0x108>)
 8004696:	410a      	asrs	r2, r1
 8004698:	07d6      	lsls	r6, r2, #31
 800469a:	d427      	bmi.n	80046ec <__sflush_r+0xb8>
 800469c:	2200      	movs	r2, #0
 800469e:	6062      	str	r2, [r4, #4]
 80046a0:	04d9      	lsls	r1, r3, #19
 80046a2:	6922      	ldr	r2, [r4, #16]
 80046a4:	6022      	str	r2, [r4, #0]
 80046a6:	d504      	bpl.n	80046b2 <__sflush_r+0x7e>
 80046a8:	1c42      	adds	r2, r0, #1
 80046aa:	d101      	bne.n	80046b0 <__sflush_r+0x7c>
 80046ac:	682b      	ldr	r3, [r5, #0]
 80046ae:	b903      	cbnz	r3, 80046b2 <__sflush_r+0x7e>
 80046b0:	6560      	str	r0, [r4, #84]	; 0x54
 80046b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046b4:	602f      	str	r7, [r5, #0]
 80046b6:	2900      	cmp	r1, #0
 80046b8:	d0c9      	beq.n	800464e <__sflush_r+0x1a>
 80046ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046be:	4299      	cmp	r1, r3
 80046c0:	d002      	beq.n	80046c8 <__sflush_r+0x94>
 80046c2:	4628      	mov	r0, r5
 80046c4:	f7ff fbee 	bl	8003ea4 <_free_r>
 80046c8:	2000      	movs	r0, #0
 80046ca:	6360      	str	r0, [r4, #52]	; 0x34
 80046cc:	e7c0      	b.n	8004650 <__sflush_r+0x1c>
 80046ce:	2301      	movs	r3, #1
 80046d0:	4628      	mov	r0, r5
 80046d2:	47b0      	blx	r6
 80046d4:	1c41      	adds	r1, r0, #1
 80046d6:	d1c8      	bne.n	800466a <__sflush_r+0x36>
 80046d8:	682b      	ldr	r3, [r5, #0]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d0c5      	beq.n	800466a <__sflush_r+0x36>
 80046de:	2b1d      	cmp	r3, #29
 80046e0:	d001      	beq.n	80046e6 <__sflush_r+0xb2>
 80046e2:	2b16      	cmp	r3, #22
 80046e4:	d101      	bne.n	80046ea <__sflush_r+0xb6>
 80046e6:	602f      	str	r7, [r5, #0]
 80046e8:	e7b1      	b.n	800464e <__sflush_r+0x1a>
 80046ea:	89a3      	ldrh	r3, [r4, #12]
 80046ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046f0:	81a3      	strh	r3, [r4, #12]
 80046f2:	e7ad      	b.n	8004650 <__sflush_r+0x1c>
 80046f4:	690f      	ldr	r7, [r1, #16]
 80046f6:	2f00      	cmp	r7, #0
 80046f8:	d0a9      	beq.n	800464e <__sflush_r+0x1a>
 80046fa:	0793      	lsls	r3, r2, #30
 80046fc:	680e      	ldr	r6, [r1, #0]
 80046fe:	bf08      	it	eq
 8004700:	694b      	ldreq	r3, [r1, #20]
 8004702:	600f      	str	r7, [r1, #0]
 8004704:	bf18      	it	ne
 8004706:	2300      	movne	r3, #0
 8004708:	eba6 0807 	sub.w	r8, r6, r7
 800470c:	608b      	str	r3, [r1, #8]
 800470e:	f1b8 0f00 	cmp.w	r8, #0
 8004712:	dd9c      	ble.n	800464e <__sflush_r+0x1a>
 8004714:	6a21      	ldr	r1, [r4, #32]
 8004716:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004718:	4643      	mov	r3, r8
 800471a:	463a      	mov	r2, r7
 800471c:	4628      	mov	r0, r5
 800471e:	47b0      	blx	r6
 8004720:	2800      	cmp	r0, #0
 8004722:	dc06      	bgt.n	8004732 <__sflush_r+0xfe>
 8004724:	89a3      	ldrh	r3, [r4, #12]
 8004726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800472a:	81a3      	strh	r3, [r4, #12]
 800472c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004730:	e78e      	b.n	8004650 <__sflush_r+0x1c>
 8004732:	4407      	add	r7, r0
 8004734:	eba8 0800 	sub.w	r8, r8, r0
 8004738:	e7e9      	b.n	800470e <__sflush_r+0xda>
 800473a:	bf00      	nop
 800473c:	dfbffffe 	.word	0xdfbffffe

08004740 <_fflush_r>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	690b      	ldr	r3, [r1, #16]
 8004744:	4605      	mov	r5, r0
 8004746:	460c      	mov	r4, r1
 8004748:	b913      	cbnz	r3, 8004750 <_fflush_r+0x10>
 800474a:	2500      	movs	r5, #0
 800474c:	4628      	mov	r0, r5
 800474e:	bd38      	pop	{r3, r4, r5, pc}
 8004750:	b118      	cbz	r0, 800475a <_fflush_r+0x1a>
 8004752:	6a03      	ldr	r3, [r0, #32]
 8004754:	b90b      	cbnz	r3, 800475a <_fflush_r+0x1a>
 8004756:	f7ff fa93 	bl	8003c80 <__sinit>
 800475a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d0f3      	beq.n	800474a <_fflush_r+0xa>
 8004762:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004764:	07d0      	lsls	r0, r2, #31
 8004766:	d404      	bmi.n	8004772 <_fflush_r+0x32>
 8004768:	0599      	lsls	r1, r3, #22
 800476a:	d402      	bmi.n	8004772 <_fflush_r+0x32>
 800476c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800476e:	f7ff fb96 	bl	8003e9e <__retarget_lock_acquire_recursive>
 8004772:	4628      	mov	r0, r5
 8004774:	4621      	mov	r1, r4
 8004776:	f7ff ff5d 	bl	8004634 <__sflush_r>
 800477a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800477c:	07da      	lsls	r2, r3, #31
 800477e:	4605      	mov	r5, r0
 8004780:	d4e4      	bmi.n	800474c <_fflush_r+0xc>
 8004782:	89a3      	ldrh	r3, [r4, #12]
 8004784:	059b      	lsls	r3, r3, #22
 8004786:	d4e1      	bmi.n	800474c <_fflush_r+0xc>
 8004788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800478a:	f7ff fb89 	bl	8003ea0 <__retarget_lock_release_recursive>
 800478e:	e7dd      	b.n	800474c <_fflush_r+0xc>

08004790 <__malloc_lock>:
 8004790:	4801      	ldr	r0, [pc, #4]	; (8004798 <__malloc_lock+0x8>)
 8004792:	f7ff bb84 	b.w	8003e9e <__retarget_lock_acquire_recursive>
 8004796:	bf00      	nop
 8004798:	20000294 	.word	0x20000294

0800479c <__malloc_unlock>:
 800479c:	4801      	ldr	r0, [pc, #4]	; (80047a4 <__malloc_unlock+0x8>)
 800479e:	f7ff bb7f 	b.w	8003ea0 <__retarget_lock_release_recursive>
 80047a2:	bf00      	nop
 80047a4:	20000294 	.word	0x20000294

080047a8 <__sread>:
 80047a8:	b510      	push	{r4, lr}
 80047aa:	460c      	mov	r4, r1
 80047ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047b0:	f000 f96c 	bl	8004a8c <_read_r>
 80047b4:	2800      	cmp	r0, #0
 80047b6:	bfab      	itete	ge
 80047b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80047ba:	89a3      	ldrhlt	r3, [r4, #12]
 80047bc:	181b      	addge	r3, r3, r0
 80047be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80047c2:	bfac      	ite	ge
 80047c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80047c6:	81a3      	strhlt	r3, [r4, #12]
 80047c8:	bd10      	pop	{r4, pc}

080047ca <__swrite>:
 80047ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047ce:	461f      	mov	r7, r3
 80047d0:	898b      	ldrh	r3, [r1, #12]
 80047d2:	05db      	lsls	r3, r3, #23
 80047d4:	4605      	mov	r5, r0
 80047d6:	460c      	mov	r4, r1
 80047d8:	4616      	mov	r6, r2
 80047da:	d505      	bpl.n	80047e8 <__swrite+0x1e>
 80047dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80047e0:	2302      	movs	r3, #2
 80047e2:	2200      	movs	r2, #0
 80047e4:	f000 f940 	bl	8004a68 <_lseek_r>
 80047e8:	89a3      	ldrh	r3, [r4, #12]
 80047ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047f2:	81a3      	strh	r3, [r4, #12]
 80047f4:	4632      	mov	r2, r6
 80047f6:	463b      	mov	r3, r7
 80047f8:	4628      	mov	r0, r5
 80047fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80047fe:	f000 b967 	b.w	8004ad0 <_write_r>

08004802 <__sseek>:
 8004802:	b510      	push	{r4, lr}
 8004804:	460c      	mov	r4, r1
 8004806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800480a:	f000 f92d 	bl	8004a68 <_lseek_r>
 800480e:	1c43      	adds	r3, r0, #1
 8004810:	89a3      	ldrh	r3, [r4, #12]
 8004812:	bf15      	itete	ne
 8004814:	6560      	strne	r0, [r4, #84]	; 0x54
 8004816:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800481a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800481e:	81a3      	strheq	r3, [r4, #12]
 8004820:	bf18      	it	ne
 8004822:	81a3      	strhne	r3, [r4, #12]
 8004824:	bd10      	pop	{r4, pc}

08004826 <__sclose>:
 8004826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800482a:	f000 b90d 	b.w	8004a48 <_close_r>

0800482e <_getc_r>:
 800482e:	b538      	push	{r3, r4, r5, lr}
 8004830:	460c      	mov	r4, r1
 8004832:	4605      	mov	r5, r0
 8004834:	b118      	cbz	r0, 800483e <_getc_r+0x10>
 8004836:	6a03      	ldr	r3, [r0, #32]
 8004838:	b90b      	cbnz	r3, 800483e <_getc_r+0x10>
 800483a:	f7ff fa21 	bl	8003c80 <__sinit>
 800483e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004840:	07d8      	lsls	r0, r3, #31
 8004842:	d405      	bmi.n	8004850 <_getc_r+0x22>
 8004844:	89a3      	ldrh	r3, [r4, #12]
 8004846:	0599      	lsls	r1, r3, #22
 8004848:	d402      	bmi.n	8004850 <_getc_r+0x22>
 800484a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800484c:	f7ff fb27 	bl	8003e9e <__retarget_lock_acquire_recursive>
 8004850:	6863      	ldr	r3, [r4, #4]
 8004852:	3b01      	subs	r3, #1
 8004854:	2b00      	cmp	r3, #0
 8004856:	6063      	str	r3, [r4, #4]
 8004858:	da0f      	bge.n	800487a <_getc_r+0x4c>
 800485a:	4628      	mov	r0, r5
 800485c:	4621      	mov	r1, r4
 800485e:	f000 f8db 	bl	8004a18 <__srget_r>
 8004862:	4605      	mov	r5, r0
 8004864:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004866:	07da      	lsls	r2, r3, #31
 8004868:	d405      	bmi.n	8004876 <_getc_r+0x48>
 800486a:	89a3      	ldrh	r3, [r4, #12]
 800486c:	059b      	lsls	r3, r3, #22
 800486e:	d402      	bmi.n	8004876 <_getc_r+0x48>
 8004870:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004872:	f7ff fb15 	bl	8003ea0 <__retarget_lock_release_recursive>
 8004876:	4628      	mov	r0, r5
 8004878:	bd38      	pop	{r3, r4, r5, pc}
 800487a:	6823      	ldr	r3, [r4, #0]
 800487c:	1c5a      	adds	r2, r3, #1
 800487e:	6022      	str	r2, [r4, #0]
 8004880:	781d      	ldrb	r5, [r3, #0]
 8004882:	e7ef      	b.n	8004864 <_getc_r+0x36>

08004884 <__swbuf_r>:
 8004884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004886:	460e      	mov	r6, r1
 8004888:	4614      	mov	r4, r2
 800488a:	4605      	mov	r5, r0
 800488c:	b118      	cbz	r0, 8004896 <__swbuf_r+0x12>
 800488e:	6a03      	ldr	r3, [r0, #32]
 8004890:	b90b      	cbnz	r3, 8004896 <__swbuf_r+0x12>
 8004892:	f7ff f9f5 	bl	8003c80 <__sinit>
 8004896:	69a3      	ldr	r3, [r4, #24]
 8004898:	60a3      	str	r3, [r4, #8]
 800489a:	89a3      	ldrh	r3, [r4, #12]
 800489c:	071a      	lsls	r2, r3, #28
 800489e:	d525      	bpl.n	80048ec <__swbuf_r+0x68>
 80048a0:	6923      	ldr	r3, [r4, #16]
 80048a2:	b31b      	cbz	r3, 80048ec <__swbuf_r+0x68>
 80048a4:	6823      	ldr	r3, [r4, #0]
 80048a6:	6922      	ldr	r2, [r4, #16]
 80048a8:	1a98      	subs	r0, r3, r2
 80048aa:	6963      	ldr	r3, [r4, #20]
 80048ac:	b2f6      	uxtb	r6, r6
 80048ae:	4283      	cmp	r3, r0
 80048b0:	4637      	mov	r7, r6
 80048b2:	dc04      	bgt.n	80048be <__swbuf_r+0x3a>
 80048b4:	4621      	mov	r1, r4
 80048b6:	4628      	mov	r0, r5
 80048b8:	f7ff ff42 	bl	8004740 <_fflush_r>
 80048bc:	b9e0      	cbnz	r0, 80048f8 <__swbuf_r+0x74>
 80048be:	68a3      	ldr	r3, [r4, #8]
 80048c0:	3b01      	subs	r3, #1
 80048c2:	60a3      	str	r3, [r4, #8]
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	1c5a      	adds	r2, r3, #1
 80048c8:	6022      	str	r2, [r4, #0]
 80048ca:	701e      	strb	r6, [r3, #0]
 80048cc:	6962      	ldr	r2, [r4, #20]
 80048ce:	1c43      	adds	r3, r0, #1
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d004      	beq.n	80048de <__swbuf_r+0x5a>
 80048d4:	89a3      	ldrh	r3, [r4, #12]
 80048d6:	07db      	lsls	r3, r3, #31
 80048d8:	d506      	bpl.n	80048e8 <__swbuf_r+0x64>
 80048da:	2e0a      	cmp	r6, #10
 80048dc:	d104      	bne.n	80048e8 <__swbuf_r+0x64>
 80048de:	4621      	mov	r1, r4
 80048e0:	4628      	mov	r0, r5
 80048e2:	f7ff ff2d 	bl	8004740 <_fflush_r>
 80048e6:	b938      	cbnz	r0, 80048f8 <__swbuf_r+0x74>
 80048e8:	4638      	mov	r0, r7
 80048ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048ec:	4621      	mov	r1, r4
 80048ee:	4628      	mov	r0, r5
 80048f0:	f000 f806 	bl	8004900 <__swsetup_r>
 80048f4:	2800      	cmp	r0, #0
 80048f6:	d0d5      	beq.n	80048a4 <__swbuf_r+0x20>
 80048f8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80048fc:	e7f4      	b.n	80048e8 <__swbuf_r+0x64>
	...

08004900 <__swsetup_r>:
 8004900:	b538      	push	{r3, r4, r5, lr}
 8004902:	4b2a      	ldr	r3, [pc, #168]	; (80049ac <__swsetup_r+0xac>)
 8004904:	4605      	mov	r5, r0
 8004906:	6818      	ldr	r0, [r3, #0]
 8004908:	460c      	mov	r4, r1
 800490a:	b118      	cbz	r0, 8004914 <__swsetup_r+0x14>
 800490c:	6a03      	ldr	r3, [r0, #32]
 800490e:	b90b      	cbnz	r3, 8004914 <__swsetup_r+0x14>
 8004910:	f7ff f9b6 	bl	8003c80 <__sinit>
 8004914:	89a3      	ldrh	r3, [r4, #12]
 8004916:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800491a:	0718      	lsls	r0, r3, #28
 800491c:	d422      	bmi.n	8004964 <__swsetup_r+0x64>
 800491e:	06d9      	lsls	r1, r3, #27
 8004920:	d407      	bmi.n	8004932 <__swsetup_r+0x32>
 8004922:	2309      	movs	r3, #9
 8004924:	602b      	str	r3, [r5, #0]
 8004926:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800492a:	81a3      	strh	r3, [r4, #12]
 800492c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004930:	e034      	b.n	800499c <__swsetup_r+0x9c>
 8004932:	0758      	lsls	r0, r3, #29
 8004934:	d512      	bpl.n	800495c <__swsetup_r+0x5c>
 8004936:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004938:	b141      	cbz	r1, 800494c <__swsetup_r+0x4c>
 800493a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800493e:	4299      	cmp	r1, r3
 8004940:	d002      	beq.n	8004948 <__swsetup_r+0x48>
 8004942:	4628      	mov	r0, r5
 8004944:	f7ff faae 	bl	8003ea4 <_free_r>
 8004948:	2300      	movs	r3, #0
 800494a:	6363      	str	r3, [r4, #52]	; 0x34
 800494c:	89a3      	ldrh	r3, [r4, #12]
 800494e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004952:	81a3      	strh	r3, [r4, #12]
 8004954:	2300      	movs	r3, #0
 8004956:	6063      	str	r3, [r4, #4]
 8004958:	6923      	ldr	r3, [r4, #16]
 800495a:	6023      	str	r3, [r4, #0]
 800495c:	89a3      	ldrh	r3, [r4, #12]
 800495e:	f043 0308 	orr.w	r3, r3, #8
 8004962:	81a3      	strh	r3, [r4, #12]
 8004964:	6923      	ldr	r3, [r4, #16]
 8004966:	b94b      	cbnz	r3, 800497c <__swsetup_r+0x7c>
 8004968:	89a3      	ldrh	r3, [r4, #12]
 800496a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800496e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004972:	d003      	beq.n	800497c <__swsetup_r+0x7c>
 8004974:	4621      	mov	r1, r4
 8004976:	4628      	mov	r0, r5
 8004978:	f7ff f9e6 	bl	8003d48 <__smakebuf_r>
 800497c:	89a0      	ldrh	r0, [r4, #12]
 800497e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004982:	f010 0301 	ands.w	r3, r0, #1
 8004986:	d00a      	beq.n	800499e <__swsetup_r+0x9e>
 8004988:	2300      	movs	r3, #0
 800498a:	60a3      	str	r3, [r4, #8]
 800498c:	6963      	ldr	r3, [r4, #20]
 800498e:	425b      	negs	r3, r3
 8004990:	61a3      	str	r3, [r4, #24]
 8004992:	6923      	ldr	r3, [r4, #16]
 8004994:	b943      	cbnz	r3, 80049a8 <__swsetup_r+0xa8>
 8004996:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800499a:	d1c4      	bne.n	8004926 <__swsetup_r+0x26>
 800499c:	bd38      	pop	{r3, r4, r5, pc}
 800499e:	0781      	lsls	r1, r0, #30
 80049a0:	bf58      	it	pl
 80049a2:	6963      	ldrpl	r3, [r4, #20]
 80049a4:	60a3      	str	r3, [r4, #8]
 80049a6:	e7f4      	b.n	8004992 <__swsetup_r+0x92>
 80049a8:	2000      	movs	r0, #0
 80049aa:	e7f7      	b.n	800499c <__swsetup_r+0x9c>
 80049ac:	20000064 	.word	0x20000064

080049b0 <_putc_r>:
 80049b0:	b570      	push	{r4, r5, r6, lr}
 80049b2:	460d      	mov	r5, r1
 80049b4:	4614      	mov	r4, r2
 80049b6:	4606      	mov	r6, r0
 80049b8:	b118      	cbz	r0, 80049c2 <_putc_r+0x12>
 80049ba:	6a03      	ldr	r3, [r0, #32]
 80049bc:	b90b      	cbnz	r3, 80049c2 <_putc_r+0x12>
 80049be:	f7ff f95f 	bl	8003c80 <__sinit>
 80049c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049c4:	07d8      	lsls	r0, r3, #31
 80049c6:	d405      	bmi.n	80049d4 <_putc_r+0x24>
 80049c8:	89a3      	ldrh	r3, [r4, #12]
 80049ca:	0599      	lsls	r1, r3, #22
 80049cc:	d402      	bmi.n	80049d4 <_putc_r+0x24>
 80049ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049d0:	f7ff fa65 	bl	8003e9e <__retarget_lock_acquire_recursive>
 80049d4:	68a3      	ldr	r3, [r4, #8]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	2b00      	cmp	r3, #0
 80049da:	60a3      	str	r3, [r4, #8]
 80049dc:	da05      	bge.n	80049ea <_putc_r+0x3a>
 80049de:	69a2      	ldr	r2, [r4, #24]
 80049e0:	4293      	cmp	r3, r2
 80049e2:	db12      	blt.n	8004a0a <_putc_r+0x5a>
 80049e4:	b2eb      	uxtb	r3, r5
 80049e6:	2b0a      	cmp	r3, #10
 80049e8:	d00f      	beq.n	8004a0a <_putc_r+0x5a>
 80049ea:	6823      	ldr	r3, [r4, #0]
 80049ec:	1c5a      	adds	r2, r3, #1
 80049ee:	6022      	str	r2, [r4, #0]
 80049f0:	701d      	strb	r5, [r3, #0]
 80049f2:	b2ed      	uxtb	r5, r5
 80049f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80049f6:	07da      	lsls	r2, r3, #31
 80049f8:	d405      	bmi.n	8004a06 <_putc_r+0x56>
 80049fa:	89a3      	ldrh	r3, [r4, #12]
 80049fc:	059b      	lsls	r3, r3, #22
 80049fe:	d402      	bmi.n	8004a06 <_putc_r+0x56>
 8004a00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004a02:	f7ff fa4d 	bl	8003ea0 <__retarget_lock_release_recursive>
 8004a06:	4628      	mov	r0, r5
 8004a08:	bd70      	pop	{r4, r5, r6, pc}
 8004a0a:	4629      	mov	r1, r5
 8004a0c:	4622      	mov	r2, r4
 8004a0e:	4630      	mov	r0, r6
 8004a10:	f7ff ff38 	bl	8004884 <__swbuf_r>
 8004a14:	4605      	mov	r5, r0
 8004a16:	e7ed      	b.n	80049f4 <_putc_r+0x44>

08004a18 <__srget_r>:
 8004a18:	b538      	push	{r3, r4, r5, lr}
 8004a1a:	460c      	mov	r4, r1
 8004a1c:	4605      	mov	r5, r0
 8004a1e:	b118      	cbz	r0, 8004a28 <__srget_r+0x10>
 8004a20:	6a03      	ldr	r3, [r0, #32]
 8004a22:	b90b      	cbnz	r3, 8004a28 <__srget_r+0x10>
 8004a24:	f7ff f92c 	bl	8003c80 <__sinit>
 8004a28:	4621      	mov	r1, r4
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	f000 f870 	bl	8004b10 <__srefill_r>
 8004a30:	b938      	cbnz	r0, 8004a42 <__srget_r+0x2a>
 8004a32:	6863      	ldr	r3, [r4, #4]
 8004a34:	3b01      	subs	r3, #1
 8004a36:	6063      	str	r3, [r4, #4]
 8004a38:	6823      	ldr	r3, [r4, #0]
 8004a3a:	1c5a      	adds	r2, r3, #1
 8004a3c:	6022      	str	r2, [r4, #0]
 8004a3e:	7818      	ldrb	r0, [r3, #0]
 8004a40:	bd38      	pop	{r3, r4, r5, pc}
 8004a42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a46:	e7fb      	b.n	8004a40 <__srget_r+0x28>

08004a48 <_close_r>:
 8004a48:	b538      	push	{r3, r4, r5, lr}
 8004a4a:	4d06      	ldr	r5, [pc, #24]	; (8004a64 <_close_r+0x1c>)
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	4604      	mov	r4, r0
 8004a50:	4608      	mov	r0, r1
 8004a52:	602b      	str	r3, [r5, #0]
 8004a54:	f7fb ffbc 	bl	80009d0 <_close>
 8004a58:	1c43      	adds	r3, r0, #1
 8004a5a:	d102      	bne.n	8004a62 <_close_r+0x1a>
 8004a5c:	682b      	ldr	r3, [r5, #0]
 8004a5e:	b103      	cbz	r3, 8004a62 <_close_r+0x1a>
 8004a60:	6023      	str	r3, [r4, #0]
 8004a62:	bd38      	pop	{r3, r4, r5, pc}
 8004a64:	200002a0 	.word	0x200002a0

08004a68 <_lseek_r>:
 8004a68:	b538      	push	{r3, r4, r5, lr}
 8004a6a:	4d07      	ldr	r5, [pc, #28]	; (8004a88 <_lseek_r+0x20>)
 8004a6c:	4604      	mov	r4, r0
 8004a6e:	4608      	mov	r0, r1
 8004a70:	4611      	mov	r1, r2
 8004a72:	2200      	movs	r2, #0
 8004a74:	602a      	str	r2, [r5, #0]
 8004a76:	461a      	mov	r2, r3
 8004a78:	f7fb ffc1 	bl	80009fe <_lseek>
 8004a7c:	1c43      	adds	r3, r0, #1
 8004a7e:	d102      	bne.n	8004a86 <_lseek_r+0x1e>
 8004a80:	682b      	ldr	r3, [r5, #0]
 8004a82:	b103      	cbz	r3, 8004a86 <_lseek_r+0x1e>
 8004a84:	6023      	str	r3, [r4, #0]
 8004a86:	bd38      	pop	{r3, r4, r5, pc}
 8004a88:	200002a0 	.word	0x200002a0

08004a8c <_read_r>:
 8004a8c:	b538      	push	{r3, r4, r5, lr}
 8004a8e:	4d07      	ldr	r5, [pc, #28]	; (8004aac <_read_r+0x20>)
 8004a90:	4604      	mov	r4, r0
 8004a92:	4608      	mov	r0, r1
 8004a94:	4611      	mov	r1, r2
 8004a96:	2200      	movs	r2, #0
 8004a98:	602a      	str	r2, [r5, #0]
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	f7fb ffc0 	bl	8000a20 <_read>
 8004aa0:	1c43      	adds	r3, r0, #1
 8004aa2:	d102      	bne.n	8004aaa <_read_r+0x1e>
 8004aa4:	682b      	ldr	r3, [r5, #0]
 8004aa6:	b103      	cbz	r3, 8004aaa <_read_r+0x1e>
 8004aa8:	6023      	str	r3, [r4, #0]
 8004aaa:	bd38      	pop	{r3, r4, r5, pc}
 8004aac:	200002a0 	.word	0x200002a0

08004ab0 <_sbrk_r>:
 8004ab0:	b538      	push	{r3, r4, r5, lr}
 8004ab2:	4d06      	ldr	r5, [pc, #24]	; (8004acc <_sbrk_r+0x1c>)
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	4604      	mov	r4, r0
 8004ab8:	4608      	mov	r0, r1
 8004aba:	602b      	str	r3, [r5, #0]
 8004abc:	f7fc f8d2 	bl	8000c64 <_sbrk>
 8004ac0:	1c43      	adds	r3, r0, #1
 8004ac2:	d102      	bne.n	8004aca <_sbrk_r+0x1a>
 8004ac4:	682b      	ldr	r3, [r5, #0]
 8004ac6:	b103      	cbz	r3, 8004aca <_sbrk_r+0x1a>
 8004ac8:	6023      	str	r3, [r4, #0]
 8004aca:	bd38      	pop	{r3, r4, r5, pc}
 8004acc:	200002a0 	.word	0x200002a0

08004ad0 <_write_r>:
 8004ad0:	b538      	push	{r3, r4, r5, lr}
 8004ad2:	4d07      	ldr	r5, [pc, #28]	; (8004af0 <_write_r+0x20>)
 8004ad4:	4604      	mov	r4, r0
 8004ad6:	4608      	mov	r0, r1
 8004ad8:	4611      	mov	r1, r2
 8004ada:	2200      	movs	r2, #0
 8004adc:	602a      	str	r2, [r5, #0]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	f7fb ff4a 	bl	8000978 <_write>
 8004ae4:	1c43      	adds	r3, r0, #1
 8004ae6:	d102      	bne.n	8004aee <_write_r+0x1e>
 8004ae8:	682b      	ldr	r3, [r5, #0]
 8004aea:	b103      	cbz	r3, 8004aee <_write_r+0x1e>
 8004aec:	6023      	str	r3, [r4, #0]
 8004aee:	bd38      	pop	{r3, r4, r5, pc}
 8004af0:	200002a0 	.word	0x200002a0

08004af4 <lflush>:
 8004af4:	898b      	ldrh	r3, [r1, #12]
 8004af6:	f003 0309 	and.w	r3, r3, #9
 8004afa:	2b09      	cmp	r3, #9
 8004afc:	d103      	bne.n	8004b06 <lflush+0x12>
 8004afe:	4b03      	ldr	r3, [pc, #12]	; (8004b0c <lflush+0x18>)
 8004b00:	6818      	ldr	r0, [r3, #0]
 8004b02:	f7ff be1d 	b.w	8004740 <_fflush_r>
 8004b06:	2000      	movs	r0, #0
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	20000064 	.word	0x20000064

08004b10 <__srefill_r>:
 8004b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b12:	460c      	mov	r4, r1
 8004b14:	4605      	mov	r5, r0
 8004b16:	b118      	cbz	r0, 8004b20 <__srefill_r+0x10>
 8004b18:	6a03      	ldr	r3, [r0, #32]
 8004b1a:	b90b      	cbnz	r3, 8004b20 <__srefill_r+0x10>
 8004b1c:	f7ff f8b0 	bl	8003c80 <__sinit>
 8004b20:	2300      	movs	r3, #0
 8004b22:	6063      	str	r3, [r4, #4]
 8004b24:	89a3      	ldrh	r3, [r4, #12]
 8004b26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004b2a:	069e      	lsls	r6, r3, #26
 8004b2c:	d502      	bpl.n	8004b34 <__srefill_r+0x24>
 8004b2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b32:	e05c      	b.n	8004bee <__srefill_r+0xde>
 8004b34:	0758      	lsls	r0, r3, #29
 8004b36:	d448      	bmi.n	8004bca <__srefill_r+0xba>
 8004b38:	06d9      	lsls	r1, r3, #27
 8004b3a:	d405      	bmi.n	8004b48 <__srefill_r+0x38>
 8004b3c:	2309      	movs	r3, #9
 8004b3e:	602b      	str	r3, [r5, #0]
 8004b40:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004b44:	81a3      	strh	r3, [r4, #12]
 8004b46:	e7f2      	b.n	8004b2e <__srefill_r+0x1e>
 8004b48:	071a      	lsls	r2, r3, #28
 8004b4a:	d50b      	bpl.n	8004b64 <__srefill_r+0x54>
 8004b4c:	4621      	mov	r1, r4
 8004b4e:	4628      	mov	r0, r5
 8004b50:	f7ff fdf6 	bl	8004740 <_fflush_r>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d1ea      	bne.n	8004b2e <__srefill_r+0x1e>
 8004b58:	89a3      	ldrh	r3, [r4, #12]
 8004b5a:	60a0      	str	r0, [r4, #8]
 8004b5c:	f023 0308 	bic.w	r3, r3, #8
 8004b60:	81a3      	strh	r3, [r4, #12]
 8004b62:	61a0      	str	r0, [r4, #24]
 8004b64:	89a3      	ldrh	r3, [r4, #12]
 8004b66:	f043 0304 	orr.w	r3, r3, #4
 8004b6a:	81a3      	strh	r3, [r4, #12]
 8004b6c:	6923      	ldr	r3, [r4, #16]
 8004b6e:	b91b      	cbnz	r3, 8004b78 <__srefill_r+0x68>
 8004b70:	4621      	mov	r1, r4
 8004b72:	4628      	mov	r0, r5
 8004b74:	f7ff f8e8 	bl	8003d48 <__smakebuf_r>
 8004b78:	89a6      	ldrh	r6, [r4, #12]
 8004b7a:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8004b7e:	07b3      	lsls	r3, r6, #30
 8004b80:	d00f      	beq.n	8004ba2 <__srefill_r+0x92>
 8004b82:	2301      	movs	r3, #1
 8004b84:	4a1b      	ldr	r2, [pc, #108]	; (8004bf4 <__srefill_r+0xe4>)
 8004b86:	491c      	ldr	r1, [pc, #112]	; (8004bf8 <__srefill_r+0xe8>)
 8004b88:	481c      	ldr	r0, [pc, #112]	; (8004bfc <__srefill_r+0xec>)
 8004b8a:	81a3      	strh	r3, [r4, #12]
 8004b8c:	f006 0609 	and.w	r6, r6, #9
 8004b90:	f7ff f88e 	bl	8003cb0 <_fwalk_sglue>
 8004b94:	2e09      	cmp	r6, #9
 8004b96:	81a7      	strh	r7, [r4, #12]
 8004b98:	d103      	bne.n	8004ba2 <__srefill_r+0x92>
 8004b9a:	4621      	mov	r1, r4
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	f7ff fd49 	bl	8004634 <__sflush_r>
 8004ba2:	6922      	ldr	r2, [r4, #16]
 8004ba4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004ba6:	6963      	ldr	r3, [r4, #20]
 8004ba8:	6a21      	ldr	r1, [r4, #32]
 8004baa:	6022      	str	r2, [r4, #0]
 8004bac:	4628      	mov	r0, r5
 8004bae:	47b0      	blx	r6
 8004bb0:	2800      	cmp	r0, #0
 8004bb2:	6060      	str	r0, [r4, #4]
 8004bb4:	dc1c      	bgt.n	8004bf0 <__srefill_r+0xe0>
 8004bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bba:	bf17      	itett	ne
 8004bbc:	2200      	movne	r2, #0
 8004bbe:	f043 0320 	orreq.w	r3, r3, #32
 8004bc2:	6062      	strne	r2, [r4, #4]
 8004bc4:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 8004bc8:	e7bc      	b.n	8004b44 <__srefill_r+0x34>
 8004bca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004bcc:	2900      	cmp	r1, #0
 8004bce:	d0cd      	beq.n	8004b6c <__srefill_r+0x5c>
 8004bd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004bd4:	4299      	cmp	r1, r3
 8004bd6:	d002      	beq.n	8004bde <__srefill_r+0xce>
 8004bd8:	4628      	mov	r0, r5
 8004bda:	f7ff f963 	bl	8003ea4 <_free_r>
 8004bde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004be0:	6063      	str	r3, [r4, #4]
 8004be2:	2000      	movs	r0, #0
 8004be4:	6360      	str	r0, [r4, #52]	; 0x34
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0c0      	beq.n	8004b6c <__srefill_r+0x5c>
 8004bea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004bec:	6023      	str	r3, [r4, #0]
 8004bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bf0:	2000      	movs	r0, #0
 8004bf2:	e7fc      	b.n	8004bee <__srefill_r+0xde>
 8004bf4:	2000000c 	.word	0x2000000c
 8004bf8:	08004af5 	.word	0x08004af5
 8004bfc:	20000018 	.word	0x20000018

08004c00 <_init>:
 8004c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c02:	bf00      	nop
 8004c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c06:	bc08      	pop	{r3}
 8004c08:	469e      	mov	lr, r3
 8004c0a:	4770      	bx	lr

08004c0c <_fini>:
 8004c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0e:	bf00      	nop
 8004c10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c12:	bc08      	pop	{r3}
 8004c14:	469e      	mov	lr, r3
 8004c16:	4770      	bx	lr
