{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723598754408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723598754408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 22:25:54 2024 " "Processing started: Tue Aug 13 22:25:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723598754408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723598754408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Binary_Divider -c Binary_Divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off Binary_Divider -c Binary_Divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723598754408 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723598754966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723598754966 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary_divider.vhd 4 2 " "Using design file binary_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_Divider-arch " "Found design unit 1: Binary_Divider-arch" {  } { { "binary_divider.vhd" "" { Text "C:/Users/ricardo.daniel/Desktop/Binary_Divider/binary_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723598764259 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Divisor4Bits-Behavioral " "Found design unit 2: Divisor4Bits-Behavioral" {  } { { "binary_divider.vhd" "" { Text "C:/Users/ricardo.daniel/Desktop/Binary_Divider/binary_divider.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723598764259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_Divider " "Found entity 1: Binary_Divider" {  } { { "binary_divider.vhd" "" { Text "C:/Users/ricardo.daniel/Desktop/Binary_Divider/binary_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723598764259 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divisor4Bits " "Found entity 2: Divisor4Bits" {  } { { "binary_divider.vhd" "" { Text "C:/Users/ricardo.daniel/Desktop/Binary_Divider/binary_divider.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723598764259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1723598764259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Binary_Divider " "Elaborating entity \"Binary_Divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723598764263 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "binary_divider.vhd(16) " "VHDL Case Statement error at binary_divider.vhd(16): Case Statement choices must cover all possible values of expression" {  } { { "binary_divider.vhd" "" { Text "C:/Users/ricardo.daniel/Desktop/Binary_Divider/binary_divider.vhd" 16 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1723598764264 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723598764276 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723598764365 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 13 22:26:04 2024 " "Processing ended: Tue Aug 13 22:26:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723598764365 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723598764365 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723598764365 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723598764365 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723598764952 ""}
