./convert ../files/verilog/${design}.v ../Results/${design}.bench | tee log_${design}
