Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.70 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.72 secs
 
--> Reading design: DrumHero.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DrumHero.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DrumHero"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : DrumHero
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "vga_sync.v" in library work
Compiling verilog file "Tubo.v" in library work
Module <vga_sync> compiled
Compiling verilog file "Maquina_pintar.v" in library work
Module <Tubo> compiled
Compiling verilog file "MaquinaNivel1.v" in library work
Module <Maquina_pintar> compiled
Compiling verilog file "clock32pps.v" in library work
Module <MaquinaNivel1> compiled
Compiling verilog file "DrumHero.v" in library work
Module <clock32pps> compiled
Module <DrumHero> compiled
No errors in compilation
Analysis of file <"DrumHero.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <DrumHero> in library <work>.

Analyzing hierarchy for module <MaquinaNivel1> in library <work> with parameters.
	Inicial = "00000000000000000000000000000000"
	Jugando = "00000000000000000000000000000001"

Analyzing hierarchy for module <Maquina_pintar> in library <work> with parameters.
	Inicial = "00000000000000000000000000000000"
	pintar = "00000000000000000000000000000001"
	pintarBanda1 = "00000000000000000000000000000011"
	pintarBanda2 = "00000000000000000000000000000100"
	pintarBanda3 = "00000000000000000000000000000101"
	pintarBanda4 = "00000000000000000000000000000110"
	pintarBanda5 = "00000000000000000000000000000111"
	pintarBandaEstatica = "00000000000000000000000000000010"

Analyzing hierarchy for module <vga_sync> in library <work> with parameters.
	HB = "00000000000000000000000000010000"
	HD = "00000000000000000000001010000000"
	HF = "00000000000000000000000000110000"
	HR = "00000000000000000000000001100000"
	VB = "00000000000000000000000000100001"
	VD = "00000000000000000000000111100000"
	VF = "00000000000000000000000000001010"
	VR = "00000000000000000000000000000010"

Analyzing hierarchy for module <Tubo> in library <work> with parameters.
	colorC1 = "00000000000000000000000000000001"
	colorC2 = "00000000000000000000000000000100"
	colorC3 = "00000000000000000000000000000101"
	colorC4 = "00000000000000000000000000000010"
	colorC5 = "00000000000000000000000000000110"
	cuadro1 = "00000000000000000000000001010000"
	cuadro2 = "00000000000000000000000010110000"
	cuadro3 = "00000000000000000000000100010000"
	cuadro4 = "00000000000000000000000101110000"
	cuadro5 = "00000000000000000000000111010000"
	fondoT = "00000000000000000000000000000111"

Analyzing hierarchy for module <clock32pps> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <DrumHero>.
Module <DrumHero> is correct for synthesis.
 
Analyzing module <MaquinaNivel1> in library <work>.
	Inicial = 32'sb00000000000000000000000000000000
	Jugando = 32'sb00000000000000000000000000000001
Module <MaquinaNivel1> is correct for synthesis.
 
Analyzing module <Maquina_pintar> in library <work>.
	Inicial = 32'sb00000000000000000000000000000000
	pintar = 32'sb00000000000000000000000000000001
	pintarBanda1 = 32'sb00000000000000000000000000000011
	pintarBanda2 = 32'sb00000000000000000000000000000100
	pintarBanda3 = 32'sb00000000000000000000000000000101
	pintarBanda4 = 32'sb00000000000000000000000000000110
	pintarBanda5 = 32'sb00000000000000000000000000000111
	pintarBandaEstatica = 32'sb00000000000000000000000000000010
Module <Maquina_pintar> is correct for synthesis.
 
Analyzing module <vga_sync> in library <work>.
	HB = 32'sb00000000000000000000000000010000
	HD = 32'sb00000000000000000000001010000000
	HF = 32'sb00000000000000000000000000110000
	HR = 32'sb00000000000000000000000001100000
	VB = 32'sb00000000000000000000000000100001
	VD = 32'sb00000000000000000000000111100000
	VF = 32'sb00000000000000000000000000001010
	VR = 32'sb00000000000000000000000000000010
Module <vga_sync> is correct for synthesis.
 
Analyzing module <Tubo> in library <work>.
	colorC1 = 32'sb00000000000000000000000000000001
	colorC2 = 32'sb00000000000000000000000000000100
	colorC3 = 32'sb00000000000000000000000000000101
	colorC4 = 32'sb00000000000000000000000000000010
	colorC5 = 32'sb00000000000000000000000000000110
	cuadro1 = 32'sb00000000000000000000000001010000
	cuadro2 = 32'sb00000000000000000000000010110000
	cuadro3 = 32'sb00000000000000000000000100010000
	cuadro4 = 32'sb00000000000000000000000101110000
	cuadro5 = 32'sb00000000000000000000000111010000
	fondoT = 32'sb00000000000000000000000000000111
Module <Tubo> is correct for synthesis.
 
Analyzing module <clock32pps> in library <work>.
Module <clock32pps> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MaquinaNivel1>.
    Related source file is "MaquinaNivel1.v".
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MaquinaNivel1> synthesized.


Synthesizing Unit <Maquina_pintar>.
    Related source file is "Maquina_pintar.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 25                                             |
    | Inputs             | 12                                             |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Maquina_pintar> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "vga_sync.v".
    Found 10-bit adder for signal <h_count_next$addsub0000> created at line 91.
    Found 10-bit register for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 108.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 108.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit adder for signal <v_count_next$addsub0000> created at line 101.
    Found 10-bit register for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 111.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 111.
    Found 1-bit register for signal <v_sync_reg>.
    Found 11-bit comparator less for signal <video_on$cmp_lt0000> created at line 114.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 114.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <Tubo>.
    Related source file is "Tubo.v".
WARNING:Xst:1780 - Signal <posXI> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit register for signal <posicionYS>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 62.
    Found 1-bit register for signal <cuadrado1>.
    Found 10-bit comparator greater for signal <cuadrado1$cmp_gt0000> created at line 62.
    Found 10-bit comparator greater for signal <cuadrado1$cmp_gt0001> created at line 62.
    Found 10-bit comparator less for signal <cuadrado1$cmp_lt0000> created at line 62.
    Found 11-bit comparator less for signal <cuadrado1$cmp_lt0001> created at line 62.
    Found 1-bit register for signal <cuadrado2>.
    Found 10-bit comparator greater for signal <cuadrado2$cmp_gt0000> created at line 65.
    Found 10-bit comparator less for signal <cuadrado2$cmp_lt0000> created at line 65.
    Found 1-bit register for signal <cuadrado3>.
    Found 10-bit comparator greater for signal <cuadrado3$cmp_gt0000> created at line 68.
    Found 10-bit comparator less for signal <cuadrado3$cmp_lt0000> created at line 68.
    Found 1-bit register for signal <cuadrado4>.
    Found 10-bit comparator greater for signal <cuadrado4$cmp_gt0000> created at line 71.
    Found 10-bit comparator less for signal <cuadrado4$cmp_lt0000> created at line 71.
    Found 1-bit register for signal <cuadrado5>.
    Found 10-bit comparator greater for signal <cuadrado5$cmp_gt0000> created at line 74.
    Found 10-bit comparator less for signal <cuadrado5$cmp_lt0000> created at line 74.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <Tubo> synthesized.


Synthesizing Unit <clock32pps>.
    Related source file is "clock32pps.v".
    Found 22-bit comparator equal for signal <clk32>.
    Found 21-bit adder for signal <$sub0000> created at line 41.
    Found 21-bit subtractor for signal <$sub0001> created at line 41.
    Found 19-bit adder for signal <contador$addsub0000> created at line 42.
    Found 22-bit comparator equal for signal <contador$cmp_eq0000> created at line 41.
    Found 19-bit register for signal <sigcontador>.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <clock32pps> synthesized.


Synthesizing Unit <DrumHero>.
    Related source file is "DrumHero.v".
WARNING:Xst:647 - Input <boton1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <boton5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <perdio> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <clk32> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SalidaMaquinaPintar<5:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EntradaMaquinaPintar<5:2>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <EntradaMaquinaPintar<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <DrumHero> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 10-bit adder carry out                                : 1
 19-bit adder                                          : 1
 21-bit adder                                          : 1
 21-bit subtractor                                     : 1
# Registers                                            : 13
 1-bit register                                        : 9
 10-bit register                                       : 3
 19-bit register                                       : 1
# Comparators                                          : 20
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 6
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 2
 22-bit comparator equal                               : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <segundaEtapa/state/FSM> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0010  | 10000000
 0011  | 00000100
 0100  | 00001000
 0101  | 00010000
 0110  | 00100000
 0111  | 01000000
-------------------
WARNING:Xst:1290 - Hierarchical block <reloj32> is unconnected in block <DrumHero>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <FFd2> in Unit <FSM> is equivalent to the following 3 FFs/Latches, which will be removed : <FFd3> <FFd4> <FFd5> 
INFO:Xst:2261 - The FF/Latch <posicionYS_0> in Unit <tubo1> is equivalent to the following 7 FFs/Latches, which will be removed : <posicionYS_1> <posicionYS_2> <posicionYS_3> <posicionYS_4> <posicionYS_5> <posicionYS_6> <posicionYS_9> 
INFO:Xst:2261 - The FF/Latch <posicionYS_7> in Unit <tubo1> is equivalent to the following FF/Latch, which will be removed : <posicionYS_8> 
WARNING:Xst:1426 - The value init of the FF/Latch posicionYS_7 hinder the constant cleaning in the block tubo1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <FFd2> has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <posicionYS_0> has a constant value of 0 in block <tubo1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 10-bit adder carry out                                : 1
 19-bit adder                                          : 1
 21-bit adder                                          : 1
 21-bit subtractor                                     : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Comparators                                          : 20
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 6
 10-bit comparator lessequal                           : 2
 11-bit comparator less                                : 2
 22-bit comparator equal                               : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch posicionYS_8 hinder the constant cleaning in the block Tubo.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch posicionYS_7 hinder the constant cleaning in the block Tubo.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <posicionYS_0> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <posicionYS_1> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <posicionYS_2> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <posicionYS_3> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <posicionYS_4> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <posicionYS_5> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <posicionYS_6> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <posicionYS_9> has a constant value of 0 in block <Tubo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <posicionYS_7> in Unit <Tubo> is equivalent to the following FF/Latch, which will be removed : <posicionYS_8> 
WARNING:Xst:1293 - FF/Latch <state_FSM_FFd2> has a constant value of 0 in block <Maquina_pintar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd3> has a constant value of 0 in block <Maquina_pintar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd4> has a constant value of 0 in block <Maquina_pintar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <state_FSM_FFd5> has a constant value of 0 in block <Maquina_pintar>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DrumHero> ...

Optimizing unit <Maquina_pintar> ...

Optimizing unit <vga_sync> ...

Optimizing unit <Tubo> ...

Optimizing unit <clock32pps> ...
WARNING:Xst:2677 - Node <primeraEtapa/state> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_18> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_17> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_16> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_15> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_14> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_13> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_12> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_11> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_10> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_9> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_8> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_7> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_6> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_5> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_4> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_3> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_2> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_1> of sequential type is unconnected in block <DrumHero>.
WARNING:Xst:2677 - Node <reloj32/sigcontador_0> of sequential type is unconnected in block <DrumHero>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DrumHero, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DrumHero.ngr
Top Level Output File Name         : DrumHero
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 120
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 17
#      LUT2_L                      : 1
#      LUT3                        : 11
#      LUT3_D                      : 1
#      LUT4                        : 62
#      LUT4_D                      : 6
#      LUT4_L                      : 7
#      MUXCY                       : 5
#      MUXF5                       : 6
#      VCC                         : 1
# FlipFlops/Latches                : 33
#      FDC                         : 23
#      FDE                         : 1
#      FDR                         : 7
#      FDRS                        : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       58  out of   7680     0%  
 Number of Slice Flip Flops:             33  out of  15360     0%  
 Number of 4 input LUTs:                107  out of  15360     0%  
 Number of IOs:                          14
 Number of bonded IOBs:                   7  out of    173     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------------------+-------+
Control Signal                     | Buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------+-------+
EntradaMaquinaPintar<0>(XST_GND:G) | NONE(SincronizadorVga/h_count_reg_0)| 23    |
-----------------------------------+-------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.951ns (Maximum Frequency: 143.860MHz)
   Minimum input arrival time before clock: 2.323ns
   Maximum output required time after clock: 10.940ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.951ns (frequency: 143.860MHz)
  Total number of paths / destination ports: 628 / 33
-------------------------------------------------------------------------
Delay:               6.951ns (Levels of Logic = 4)
  Source:            SincronizadorVga/h_count_reg_0 (FF)
  Destination:       tubo1/cuadrado4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: SincronizadorVga/h_count_reg_0 to tubo1/cuadrado4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.626   1.216  SincronizadorVga/h_count_reg_0 (SincronizadorVga/h_count_reg_0)
     LUT2:I0->O            3   0.479   0.794  tubo1/cuadrado3_cmp_gt000011_SW0 (N21)
     LUT4_D:I3->LO         1   0.479   0.123  tubo1/cuadrado3_cmp_gt000011 (N100)
     LUT4:I3->O            1   0.479   0.704  tubo1/cuadrado4_not000143 (tubo1/cuadrado4_not000143)
     LUT4:I3->O            1   0.479   0.681  tubo1/cuadrado4_not000177 (tubo1/cuadrado4_not0001)
     FDR:R                     0.892          tubo1/cuadrado4
    ----------------------------------------
    Total                      6.951ns (3.434ns logic, 3.517ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.323ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       segundaEtapa/state_FSM_FFd8 (FF)
  Destination Clock: clk rising

  Data Path: start to segundaEtapa/state_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.715   0.953  start_IBUF (start_IBUF)
     LUT3:I1->O            1   0.479   0.000  segundaEtapa/state_FSM_FFd8-In1 (segundaEtapa/state_FSM_FFd8-In)
     FDS:D                     0.176          segundaEtapa/state_FSM_FFd8
    ----------------------------------------
    Total                      2.323ns (1.370ns logic, 0.953ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 44 / 5
-------------------------------------------------------------------------
Offset:              10.940ns (Levels of Logic = 4)
  Source:            SincronizadorVga/h_count_reg_9 (FF)
  Destination:       rgb<0> (PAD)
  Source Clock:      clk rising

  Data Path: SincronizadorVga/h_count_reg_9 to rgb<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.626   1.245  SincronizadorVga/h_count_reg_9 (SincronizadorVga/h_count_reg_9)
     LUT4:I0->O            3   0.479   1.066  SincronizadorVga/video_on28 (SincronizadorVga/video_on28)
     LUT4:I0->O            1   0.479   0.976  segundaEtapa/colorRes<0>49_SW0 (N92)
     LUT4:I0->O            1   0.479   0.681  segundaEtapa/colorRes<0>49 (rgb_0_OBUF)
     OBUF:I->O                 4.909          rgb_0_OBUF (rgb<0>)
    ----------------------------------------
    Total                     10.940ns (6.972ns logic, 3.968ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.29 secs
 
--> 

Total memory usage is 220800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   50 (   0 filtered)
Number of infos    :    4 (   0 filtered)

