{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750854600832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750854600832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 25 13:30:00 2025 " "Processing started: Wed Jun 25 13:30:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750854600832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750854600832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv-project -c riscv-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-project -c riscv-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750854600832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750854601105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_fpga_project/test/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_fpga_project/test/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_FPGA_Project/test/uart.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_FPGA_Project/test/uart.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/test/cpu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/test/cpu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_testbench " "Found entity 1: cpu_testbench" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/test/cpu_testbench.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/test/cpu_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/src/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/src/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/reg_file.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/src/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/src/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/src/immediate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/src/immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/immediate_generator.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/immediate_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/data_memory.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/src/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/src/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/src/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/src/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/control_unit.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanp/riscv-fpga-processor/riscv_architecture/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanp/riscv-fpga-processor/riscv_architecture/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/alu.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750854601192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750854601192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1750854601222 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "insert_bubble cpu.v(48) " "Verilog HDL or VHDL warning at cpu.v(48): object \"insert_bubble\" assigned a value but never read" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1750854601228 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idex_pc cpu.v(101) " "Verilog HDL or VHDL warning at cpu.v(101): object \"idex_pc\" assigned a value but never read" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1750854601228 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:imem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:imem\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "imem" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750854601229 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.v(5) " "Net \"memory.data_a\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1750854601229 "|cpu|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.v(5) " "Net \"memory.waddr_a\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1750854601229 "|cpu|instruction_memory:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.v(5) " "Net \"memory.we_a\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1750854601229 "|cpu|instruction_memory:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "rf" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750854601229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:imm_gen " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:imm_gen\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "imm_gen" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750854601229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "ctrl" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750854601229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "alu_inst" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750854601237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:dmem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:dmem\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "dmem" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1750854601237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1750854601765 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750854601765 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750854601795 "|cpu|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../../Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" "" { Text "C:/Users/ivanp/riscv-fpga-processor/RISCV_Architecture/src/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1750854601795 "|cpu|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1750854601795 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1750854601795 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1750854601795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1750854601795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750854601821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 25 13:30:01 2025 " "Processing ended: Wed Jun 25 13:30:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750854601821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750854601821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750854601821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750854601821 ""}
