Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Basic_VGA -c Basic_VGA --vector_source="D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Waveform.vwf" --testbench_file="D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Aug 24 17:40:38 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Basic_VGA -c Basic_VGA --vector_source="D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Waveform.vwf" --testbench_file="D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim/Waveform.vwf.vht"
Info (119006): Selected device 10M50DAF484C7G for design "Basic_VGA"
Info (15535): Implemented PLL "VGAPLL:pll|altpll:altpll_component|VGAPLL_altpll:auto_generated|pll1" as MAX 10 PLL type File: D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/db/vgapll_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for VGAPLL:pll|altpll:altpll_component|VGAPLL_altpll:auto_generated|wire_pll1_clk[0] port File: D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/db/vgapll_altpll.v Line: 47
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim/" Basic_VGA -c Basic_VGA

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Aug 24 17:40:38 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim/" Basic_VGA -c Basic_VGA
Info (119006): Selected device 10M50DAF484C7G for design "Basic_VGA"
Info (15535): Implemented PLL "VGAPLL:pll|altpll:altpll_component|VGAPLL_altpll:auto_generated|pll1" as MAX 10 PLL type File: D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/db/vgapll_altpll.v Line: 47
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for VGAPLL:pll|altpll:altpll_component|VGAPLL_altpll:auto_generated|wire_pll1_clk[0] port File: D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/db/vgapll_altpll.v Line: 47
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Basic_VGA.vho in folder "D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Thu Aug 24 17:40:39 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim/Basic_VGA.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do Basic_VGA.do

Reading pref.tcl


# 2020.1

# do Basic_VGA.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:39 on Aug 24,2023
# vcom -work work Basic_VGA.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity Basic_VGA
# -- Compiling architecture structure of Basic_VGA
# End time: 17:40:40 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:40:40 on Aug 24,2023
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Basic_VGA_vhd_vec_tst
# -- Compiling architecture Basic_VGA_arch of Basic_VGA_vhd_vec_tst
# End time: 17:40:40 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Basic_VGA_vhd_vec_tst 
# Start time: 17:40:40 on Aug 24,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.basic_vga_vhd_vec_tst(basic_vga_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.basic_vga(structure)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading fiftyfivenm.fiftyfivenm_pll(vital_pll)
# Loading fiftyfivenm.fiftyfivenm_mn_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_scale_cntr(behave)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 23365 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#33

# ** Note: Fiftyfivenm PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /basic_vga_vhd_vec_tst/i1/\pll|altpll_component|auto_generated|pll1\
# Simulation time: 3438541 ps

# Simulation time: 3438541 ps

# Simulation time: 3438541 ps

# Simulation time: 3438541 ps

# Simulation time: 3438541 ps

# Simulation time: 3438541 ps

# Simulation time: 3438541 ps

# Simulation time: 3438541 ps

# Simulation time: 56351874 ps

# Simulation time: 56351874 ps

# Simulation time: 56351874 ps

# Simulation time: 56351874 ps

# Simulation time: 56351874 ps

# Simulation time: 56351874 ps

# ** Note: Fiftyfivenm PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 100030 ns  Iteration: 3  Instance: /basic_vga_vhd_vec_tst/i1/\pll|altpll_component|auto_generated|pll1\

# End time: 17:41:18 on Aug 24,2023, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/Waveform.vwf...

Reading D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim/Basic_VGA.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/KMUT_NB_Document/1_2566 010123225 High Level Design for Digital System/VHDL_code/Basic_VGA/simulation/qsim/Basic_VGA_20230824174118.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.