// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        weights_0_val,
        weights_1_val,
        weights_2_val,
        weights_3_val,
        weights_4_val,
        weights_5_val,
        weights_6_val,
        weights_7_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] data_0_val;
input  [12:0] data_1_val;
input  [12:0] data_2_val;
input  [12:0] data_3_val;
input  [12:0] data_4_val;
input  [12:0] data_5_val;
input  [12:0] data_6_val;
input  [12:0] data_7_val;
input  [12:0] data_8_val;
input  [12:0] data_9_val;
input  [12:0] data_10_val;
input  [12:0] data_11_val;
input  [12:0] data_12_val;
input  [12:0] data_13_val;
input  [12:0] data_14_val;
input  [12:0] data_15_val;
input  [12:0] weights_0_val;
input  [12:0] weights_1_val;
input  [12:0] weights_2_val;
input  [12:0] weights_3_val;
input  [12:0] weights_4_val;
input  [12:0] weights_5_val;
input  [12:0] weights_6_val;
input  [12:0] weights_7_val;
input  [3:0] idx;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
input   ap_ce;

reg[12:0] ap_return_0;
reg[12:0] ap_return_1;

wire   [0:0] tmp_fu_610_p3;
reg   [0:0] tmp_reg_3347;
wire    ap_block_pp0_stage0_11001;
wire   [12:0] add_ln42_fu_678_p2;
reg   [12:0] add_ln42_reg_3352;
wire   [0:0] and_ln42_166_fu_698_p2;
reg   [0:0] and_ln42_166_reg_3357;
wire   [0:0] icmp_ln42_95_fu_730_p2;
reg   [0:0] icmp_ln42_95_reg_3362;
wire   [0:0] and_ln42_169_fu_796_p2;
reg   [0:0] and_ln42_169_reg_3367;
wire   [0:0] and_ln42_170_fu_802_p2;
reg   [0:0] and_ln42_170_reg_3373;
wire   [0:0] tmp_3589_fu_813_p3;
reg   [0:0] tmp_3589_reg_3378;
wire   [12:0] add_ln42_22_fu_881_p2;
reg   [12:0] add_ln42_22_reg_3383;
wire   [0:0] and_ln42_173_fu_901_p2;
reg   [0:0] and_ln42_173_reg_3388;
wire   [0:0] icmp_ln42_99_fu_933_p2;
reg   [0:0] icmp_ln42_99_reg_3393;
wire   [0:0] and_ln42_176_fu_999_p2;
reg   [0:0] and_ln42_176_reg_3398;
wire   [0:0] and_ln42_177_fu_1005_p2;
reg   [0:0] and_ln42_177_reg_3404;
wire   [0:0] tmp_3595_fu_1082_p3;
reg   [0:0] tmp_3595_reg_3409;
wire   [12:0] add_ln42_23_fu_1150_p2;
reg   [12:0] add_ln42_23_reg_3414;
wire   [0:0] and_ln42_180_fu_1170_p2;
reg   [0:0] and_ln42_180_reg_3419;
wire   [0:0] icmp_ln42_103_fu_1202_p2;
reg   [0:0] icmp_ln42_103_reg_3424;
wire   [0:0] and_ln42_183_fu_1268_p2;
reg   [0:0] and_ln42_183_reg_3429;
wire   [0:0] and_ln42_184_fu_1274_p2;
reg   [0:0] and_ln42_184_reg_3435;
wire   [0:0] tmp_3601_fu_1285_p3;
reg   [0:0] tmp_3601_reg_3440;
wire   [12:0] add_ln42_24_fu_1353_p2;
reg   [12:0] add_ln42_24_reg_3445;
wire   [0:0] and_ln42_187_fu_1373_p2;
reg   [0:0] and_ln42_187_reg_3450;
wire   [0:0] icmp_ln42_107_fu_1405_p2;
reg   [0:0] icmp_ln42_107_reg_3455;
wire   [0:0] and_ln42_190_fu_1471_p2;
reg   [0:0] and_ln42_190_reg_3460;
wire   [0:0] and_ln42_191_fu_1477_p2;
reg   [0:0] and_ln42_191_reg_3466;
wire   [0:0] tmp_3607_fu_1554_p3;
reg   [0:0] tmp_3607_reg_3471;
wire   [12:0] add_ln42_25_fu_1622_p2;
reg   [12:0] add_ln42_25_reg_3476;
wire   [0:0] and_ln42_194_fu_1642_p2;
reg   [0:0] and_ln42_194_reg_3481;
wire   [0:0] icmp_ln42_111_fu_1674_p2;
reg   [0:0] icmp_ln42_111_reg_3486;
wire   [0:0] and_ln42_197_fu_1740_p2;
reg   [0:0] and_ln42_197_reg_3491;
wire   [0:0] and_ln42_198_fu_1746_p2;
reg   [0:0] and_ln42_198_reg_3497;
wire   [0:0] tmp_3613_fu_1757_p3;
reg   [0:0] tmp_3613_reg_3502;
wire   [12:0] add_ln42_26_fu_1825_p2;
reg   [12:0] add_ln42_26_reg_3507;
wire   [0:0] and_ln42_201_fu_1845_p2;
reg   [0:0] and_ln42_201_reg_3512;
wire   [0:0] icmp_ln42_115_fu_1877_p2;
reg   [0:0] icmp_ln42_115_reg_3517;
wire   [0:0] and_ln42_204_fu_1943_p2;
reg   [0:0] and_ln42_204_reg_3522;
wire   [0:0] and_ln42_205_fu_1949_p2;
reg   [0:0] and_ln42_205_reg_3528;
wire   [0:0] tmp_3619_fu_2026_p3;
reg   [0:0] tmp_3619_reg_3533;
wire   [12:0] add_ln42_27_fu_2094_p2;
reg   [12:0] add_ln42_27_reg_3538;
wire   [0:0] and_ln42_208_fu_2114_p2;
reg   [0:0] and_ln42_208_reg_3543;
wire   [0:0] icmp_ln42_119_fu_2146_p2;
reg   [0:0] icmp_ln42_119_reg_3548;
wire   [0:0] and_ln42_211_fu_2212_p2;
reg   [0:0] and_ln42_211_reg_3553;
wire   [0:0] and_ln42_212_fu_2218_p2;
reg   [0:0] and_ln42_212_reg_3559;
wire   [0:0] tmp_3625_fu_2229_p3;
reg   [0:0] tmp_3625_reg_3564;
wire   [12:0] add_ln42_28_fu_2297_p2;
reg   [12:0] add_ln42_28_reg_3569;
wire   [0:0] and_ln42_215_fu_2317_p2;
reg   [0:0] and_ln42_215_reg_3574;
wire   [0:0] icmp_ln42_123_fu_2349_p2;
reg   [0:0] icmp_ln42_123_reg_3579;
wire   [0:0] and_ln42_218_fu_2415_p2;
reg   [0:0] and_ln42_218_reg_3584;
wire   [0:0] and_ln42_219_fu_2421_p2;
reg   [0:0] and_ln42_219_reg_3590;
wire   [12:0] add_ln58_28_fu_3155_p2;
reg   [12:0] add_ln58_28_reg_3595;
reg   [0:0] tmp_3639_reg_3601;
reg   [0:0] tmp_3640_reg_3608;
wire   [12:0] add_ln58_29_fu_3191_p2;
reg   [12:0] add_ln58_29_reg_3615;
reg   [0:0] tmp_3641_reg_3621;
reg   [0:0] tmp_3642_reg_3628;
wire  signed [12:0] mul_ln73_24_fu_290_p0;
wire  signed [25:0] sext_ln73_36_fu_1071_p1;
wire    ap_block_pp0_stage0;
wire  signed [12:0] mul_ln73_28_fu_291_p0;
wire  signed [25:0] sext_ln73_42_fu_2015_p1;
wire  signed [12:0] mul_ln73_26_fu_292_p0;
wire  signed [25:0] sext_ln73_39_fu_1543_p1;
wire  signed [12:0] mul_ln73_27_fu_293_p0;
wire  signed [12:0] mul_ln73_22_fu_294_p0;
wire  signed [25:0] sext_ln73_fu_599_p1;
wire  signed [12:0] mul_ln73_25_fu_295_p0;
wire  signed [12:0] mul_ln73_23_fu_296_p0;
wire  signed [12:0] mul_ln73_fu_297_p0;
wire   [12:0] a_fu_539_p27;
wire   [12:0] a_fu_539_p29;
wire   [25:0] mul_ln73_fu_297_p2;
wire   [7:0] trunc_ln42_fu_644_p1;
wire   [0:0] tmp_3584_fu_628_p3;
wire   [0:0] icmp_ln42_fu_648_p2;
wire   [0:0] or_ln42_fu_662_p2;
wire   [0:0] tmp_3585_fu_636_p3;
wire   [0:0] and_ln42_fu_668_p2;
wire   [12:0] trunc_ln_fu_618_p4;
wire   [12:0] zext_ln42_fu_674_p1;
wire   [0:0] tmp_3587_fu_684_p3;
wire   [0:0] tmp_3586_fu_654_p3;
wire   [0:0] xor_ln42_fu_692_p2;
wire   [2:0] tmp_8_fu_704_p4;
wire   [3:0] tmp_s_fu_720_p4;
wire   [0:0] icmp_ln42_96_fu_736_p2;
wire   [0:0] tmp_3588_fu_750_p3;
wire   [0:0] icmp_ln42_94_fu_714_p2;
wire   [0:0] xor_ln42_125_fu_758_p2;
wire   [0:0] and_ln42_167_fu_764_p2;
wire   [0:0] select_ln42_fu_742_p3;
wire   [0:0] xor_ln42_94_fu_778_p2;
wire   [0:0] or_ln42_70_fu_784_p2;
wire   [0:0] xor_ln42_95_fu_790_p2;
wire   [0:0] select_ln42_94_fu_770_p3;
wire   [25:0] mul_ln73_22_fu_294_p2;
wire   [7:0] trunc_ln42_29_fu_847_p1;
wire   [0:0] tmp_3590_fu_831_p3;
wire   [0:0] icmp_ln42_97_fu_851_p2;
wire   [0:0] or_ln42_72_fu_865_p2;
wire   [0:0] tmp_3591_fu_839_p3;
wire   [0:0] and_ln42_172_fu_871_p2;
wire   [12:0] trunc_ln42_s_fu_821_p4;
wire   [12:0] zext_ln42_22_fu_877_p1;
wire   [0:0] tmp_3593_fu_887_p3;
wire   [0:0] tmp_3592_fu_857_p3;
wire   [0:0] xor_ln42_97_fu_895_p2;
wire   [2:0] tmp_1343_fu_907_p4;
wire   [3:0] tmp_1344_fu_923_p4;
wire   [0:0] icmp_ln42_100_fu_939_p2;
wire   [0:0] tmp_3594_fu_953_p3;
wire   [0:0] icmp_ln42_98_fu_917_p2;
wire   [0:0] xor_ln42_126_fu_961_p2;
wire   [0:0] and_ln42_174_fu_967_p2;
wire   [0:0] select_ln42_97_fu_945_p3;
wire   [0:0] xor_ln42_98_fu_981_p2;
wire   [0:0] or_ln42_73_fu_987_p2;
wire   [0:0] xor_ln42_99_fu_993_p2;
wire   [0:0] select_ln42_98_fu_973_p3;
wire   [12:0] a_10_fu_1011_p27;
wire   [12:0] a_10_fu_1011_p29;
wire   [25:0] mul_ln73_23_fu_296_p2;
wire   [7:0] trunc_ln42_30_fu_1116_p1;
wire   [0:0] tmp_3596_fu_1100_p3;
wire   [0:0] icmp_ln42_101_fu_1120_p2;
wire   [0:0] or_ln42_75_fu_1134_p2;
wire   [0:0] tmp_3597_fu_1108_p3;
wire   [0:0] and_ln42_179_fu_1140_p2;
wire   [12:0] trunc_ln42_11_fu_1090_p4;
wire   [12:0] zext_ln42_23_fu_1146_p1;
wire   [0:0] tmp_3599_fu_1156_p3;
wire   [0:0] tmp_3598_fu_1126_p3;
wire   [0:0] xor_ln42_101_fu_1164_p2;
wire   [2:0] tmp_1345_fu_1176_p4;
wire   [3:0] tmp_1346_fu_1192_p4;
wire   [0:0] icmp_ln42_104_fu_1208_p2;
wire   [0:0] tmp_3600_fu_1222_p3;
wire   [0:0] icmp_ln42_102_fu_1186_p2;
wire   [0:0] xor_ln42_127_fu_1230_p2;
wire   [0:0] and_ln42_181_fu_1236_p2;
wire   [0:0] select_ln42_101_fu_1214_p3;
wire   [0:0] xor_ln42_102_fu_1250_p2;
wire   [0:0] or_ln42_76_fu_1256_p2;
wire   [0:0] xor_ln42_103_fu_1262_p2;
wire   [0:0] select_ln42_102_fu_1242_p3;
wire   [25:0] mul_ln73_24_fu_290_p2;
wire   [7:0] trunc_ln42_31_fu_1319_p1;
wire   [0:0] tmp_3602_fu_1303_p3;
wire   [0:0] icmp_ln42_105_fu_1323_p2;
wire   [0:0] or_ln42_78_fu_1337_p2;
wire   [0:0] tmp_3603_fu_1311_p3;
wire   [0:0] and_ln42_186_fu_1343_p2;
wire   [12:0] trunc_ln42_12_fu_1293_p4;
wire   [12:0] zext_ln42_24_fu_1349_p1;
wire   [0:0] tmp_3605_fu_1359_p3;
wire   [0:0] tmp_3604_fu_1329_p3;
wire   [0:0] xor_ln42_105_fu_1367_p2;
wire   [2:0] tmp_1347_fu_1379_p4;
wire   [3:0] tmp_1348_fu_1395_p4;
wire   [0:0] icmp_ln42_108_fu_1411_p2;
wire   [0:0] tmp_3606_fu_1425_p3;
wire   [0:0] icmp_ln42_106_fu_1389_p2;
wire   [0:0] xor_ln42_128_fu_1433_p2;
wire   [0:0] and_ln42_188_fu_1439_p2;
wire   [0:0] select_ln42_105_fu_1417_p3;
wire   [0:0] xor_ln42_106_fu_1453_p2;
wire   [0:0] or_ln42_79_fu_1459_p2;
wire   [0:0] xor_ln42_107_fu_1465_p2;
wire   [0:0] select_ln42_106_fu_1445_p3;
wire   [12:0] a_11_fu_1483_p27;
wire   [12:0] a_11_fu_1483_p29;
wire   [25:0] mul_ln73_25_fu_295_p2;
wire   [7:0] trunc_ln42_32_fu_1588_p1;
wire   [0:0] tmp_3608_fu_1572_p3;
wire   [0:0] icmp_ln42_109_fu_1592_p2;
wire   [0:0] or_ln42_81_fu_1606_p2;
wire   [0:0] tmp_3609_fu_1580_p3;
wire   [0:0] and_ln42_193_fu_1612_p2;
wire   [12:0] trunc_ln42_13_fu_1562_p4;
wire   [12:0] zext_ln42_25_fu_1618_p1;
wire   [0:0] tmp_3611_fu_1628_p3;
wire   [0:0] tmp_3610_fu_1598_p3;
wire   [0:0] xor_ln42_109_fu_1636_p2;
wire   [2:0] tmp_1349_fu_1648_p4;
wire   [3:0] tmp_1350_fu_1664_p4;
wire   [0:0] icmp_ln42_112_fu_1680_p2;
wire   [0:0] tmp_3612_fu_1694_p3;
wire   [0:0] icmp_ln42_110_fu_1658_p2;
wire   [0:0] xor_ln42_129_fu_1702_p2;
wire   [0:0] and_ln42_195_fu_1708_p2;
wire   [0:0] select_ln42_109_fu_1686_p3;
wire   [0:0] xor_ln42_110_fu_1722_p2;
wire   [0:0] or_ln42_82_fu_1728_p2;
wire   [0:0] xor_ln42_111_fu_1734_p2;
wire   [0:0] select_ln42_110_fu_1714_p3;
wire   [25:0] mul_ln73_26_fu_292_p2;
wire   [7:0] trunc_ln42_33_fu_1791_p1;
wire   [0:0] tmp_3614_fu_1775_p3;
wire   [0:0] icmp_ln42_113_fu_1795_p2;
wire   [0:0] or_ln42_84_fu_1809_p2;
wire   [0:0] tmp_3615_fu_1783_p3;
wire   [0:0] and_ln42_200_fu_1815_p2;
wire   [12:0] trunc_ln42_14_fu_1765_p4;
wire   [12:0] zext_ln42_26_fu_1821_p1;
wire   [0:0] tmp_3617_fu_1831_p3;
wire   [0:0] tmp_3616_fu_1801_p3;
wire   [0:0] xor_ln42_113_fu_1839_p2;
wire   [2:0] tmp_1351_fu_1851_p4;
wire   [3:0] tmp_1352_fu_1867_p4;
wire   [0:0] icmp_ln42_116_fu_1883_p2;
wire   [0:0] tmp_3618_fu_1897_p3;
wire   [0:0] icmp_ln42_114_fu_1861_p2;
wire   [0:0] xor_ln42_130_fu_1905_p2;
wire   [0:0] and_ln42_202_fu_1911_p2;
wire   [0:0] select_ln42_113_fu_1889_p3;
wire   [0:0] xor_ln42_114_fu_1925_p2;
wire   [0:0] or_ln42_85_fu_1931_p2;
wire   [0:0] xor_ln42_115_fu_1937_p2;
wire   [0:0] select_ln42_114_fu_1917_p3;
wire   [12:0] a_12_fu_1955_p27;
wire   [12:0] a_12_fu_1955_p29;
wire   [25:0] mul_ln73_27_fu_293_p2;
wire   [7:0] trunc_ln42_34_fu_2060_p1;
wire   [0:0] tmp_3620_fu_2044_p3;
wire   [0:0] icmp_ln42_117_fu_2064_p2;
wire   [0:0] or_ln42_87_fu_2078_p2;
wire   [0:0] tmp_3621_fu_2052_p3;
wire   [0:0] and_ln42_207_fu_2084_p2;
wire   [12:0] trunc_ln42_15_fu_2034_p4;
wire   [12:0] zext_ln42_27_fu_2090_p1;
wire   [0:0] tmp_3623_fu_2100_p3;
wire   [0:0] tmp_3622_fu_2070_p3;
wire   [0:0] xor_ln42_117_fu_2108_p2;
wire   [2:0] tmp_1353_fu_2120_p4;
wire   [3:0] tmp_1354_fu_2136_p4;
wire   [0:0] icmp_ln42_120_fu_2152_p2;
wire   [0:0] tmp_3624_fu_2166_p3;
wire   [0:0] icmp_ln42_118_fu_2130_p2;
wire   [0:0] xor_ln42_131_fu_2174_p2;
wire   [0:0] and_ln42_209_fu_2180_p2;
wire   [0:0] select_ln42_117_fu_2158_p3;
wire   [0:0] xor_ln42_118_fu_2194_p2;
wire   [0:0] or_ln42_88_fu_2200_p2;
wire   [0:0] xor_ln42_119_fu_2206_p2;
wire   [0:0] select_ln42_118_fu_2186_p3;
wire   [25:0] mul_ln73_28_fu_291_p2;
wire   [7:0] trunc_ln42_35_fu_2263_p1;
wire   [0:0] tmp_3626_fu_2247_p3;
wire   [0:0] icmp_ln42_121_fu_2267_p2;
wire   [0:0] or_ln42_90_fu_2281_p2;
wire   [0:0] tmp_3627_fu_2255_p3;
wire   [0:0] and_ln42_214_fu_2287_p2;
wire   [12:0] trunc_ln42_16_fu_2237_p4;
wire   [12:0] zext_ln42_28_fu_2293_p1;
wire   [0:0] tmp_3629_fu_2303_p3;
wire   [0:0] tmp_3628_fu_2273_p3;
wire   [0:0] xor_ln42_121_fu_2311_p2;
wire   [2:0] tmp_1355_fu_2323_p4;
wire   [3:0] tmp_1356_fu_2339_p4;
wire   [0:0] icmp_ln42_124_fu_2355_p2;
wire   [0:0] tmp_3630_fu_2369_p3;
wire   [0:0] icmp_ln42_122_fu_2333_p2;
wire   [0:0] xor_ln42_132_fu_2377_p2;
wire   [0:0] and_ln42_216_fu_2383_p2;
wire   [0:0] select_ln42_121_fu_2361_p3;
wire   [0:0] xor_ln42_122_fu_2397_p2;
wire   [0:0] or_ln42_91_fu_2403_p2;
wire   [0:0] xor_ln42_123_fu_2409_p2;
wire   [0:0] select_ln42_122_fu_2389_p3;
wire   [0:0] and_ln42_168_fu_2427_p2;
wire   [0:0] or_ln42_93_fu_2431_p2;
wire   [0:0] xor_ln42_96_fu_2436_p2;
wire   [0:0] and_ln42_171_fu_2442_p2;
wire   [0:0] or_ln42_71_fu_2454_p2;
wire   [12:0] select_ln42_95_fu_2447_p3;
wire   [0:0] and_ln42_175_fu_2466_p2;
wire   [0:0] or_ln42_94_fu_2470_p2;
wire   [0:0] xor_ln42_100_fu_2475_p2;
wire   [0:0] and_ln42_178_fu_2481_p2;
wire   [0:0] or_ln42_74_fu_2493_p2;
wire   [12:0] select_ln42_99_fu_2486_p3;
wire   [0:0] and_ln42_182_fu_2505_p2;
wire   [0:0] or_ln42_95_fu_2509_p2;
wire   [0:0] xor_ln42_104_fu_2514_p2;
wire   [0:0] and_ln42_185_fu_2520_p2;
wire   [0:0] or_ln42_77_fu_2532_p2;
wire   [12:0] select_ln42_103_fu_2525_p3;
wire   [0:0] and_ln42_189_fu_2544_p2;
wire   [0:0] or_ln42_96_fu_2548_p2;
wire   [0:0] xor_ln42_108_fu_2553_p2;
wire   [0:0] and_ln42_192_fu_2559_p2;
wire   [0:0] or_ln42_80_fu_2571_p2;
wire   [12:0] select_ln42_107_fu_2564_p3;
wire   [0:0] and_ln42_196_fu_2583_p2;
wire   [0:0] or_ln42_97_fu_2587_p2;
wire   [0:0] xor_ln42_112_fu_2592_p2;
wire   [0:0] and_ln42_199_fu_2598_p2;
wire   [0:0] or_ln42_83_fu_2610_p2;
wire   [12:0] select_ln42_111_fu_2603_p3;
wire   [0:0] and_ln42_203_fu_2622_p2;
wire   [0:0] or_ln42_98_fu_2626_p2;
wire   [0:0] xor_ln42_116_fu_2631_p2;
wire   [0:0] and_ln42_206_fu_2637_p2;
wire   [0:0] or_ln42_86_fu_2649_p2;
wire   [12:0] select_ln42_115_fu_2642_p3;
wire   [0:0] and_ln42_210_fu_2661_p2;
wire   [0:0] or_ln42_99_fu_2665_p2;
wire   [0:0] xor_ln42_120_fu_2670_p2;
wire   [0:0] and_ln42_213_fu_2676_p2;
wire   [0:0] or_ln42_89_fu_2688_p2;
wire   [12:0] select_ln42_119_fu_2681_p3;
wire   [0:0] and_ln42_217_fu_2700_p2;
wire   [0:0] or_ln42_100_fu_2704_p2;
wire   [0:0] xor_ln42_124_fu_2709_p2;
wire   [0:0] and_ln42_220_fu_2715_p2;
wire   [0:0] or_ln42_92_fu_2727_p2;
wire   [12:0] select_ln42_123_fu_2720_p3;
wire  signed [12:0] select_ln42_96_fu_2459_p3;
wire  signed [12:0] select_ln42_104_fu_2537_p3;
wire  signed [13:0] sext_ln58_34_fu_2743_p1;
wire  signed [13:0] sext_ln58_fu_2739_p1;
wire   [13:0] add_ln58_fu_2753_p2;
wire   [12:0] add_ln58_24_fu_2747_p2;
wire   [0:0] tmp_3631_fu_2759_p3;
wire   [0:0] tmp_3632_fu_2767_p3;
wire   [0:0] xor_ln58_fu_2775_p2;
wire   [0:0] xor_ln58_70_fu_2787_p2;
wire   [0:0] xor_ln58_71_fu_2799_p2;
wire   [0:0] and_ln58_fu_2781_p2;
wire   [0:0] xor_ln58_72_fu_2805_p2;
wire   [0:0] and_ln58_34_fu_2793_p2;
wire   [0:0] or_ln58_fu_2811_p2;
wire   [12:0] select_ln58_fu_2817_p3;
wire   [12:0] select_ln58_52_fu_2825_p3;
wire  signed [12:0] select_ln42_100_fu_2498_p3;
wire  signed [12:0] select_ln42_108_fu_2576_p3;
wire  signed [13:0] sext_ln58_36_fu_2845_p1;
wire  signed [13:0] sext_ln58_35_fu_2841_p1;
wire   [13:0] add_ln58_16_fu_2855_p2;
wire   [12:0] add_ln58_25_fu_2849_p2;
wire   [0:0] tmp_3633_fu_2861_p3;
wire   [0:0] tmp_3634_fu_2869_p3;
wire   [0:0] xor_ln58_73_fu_2877_p2;
wire   [0:0] xor_ln58_74_fu_2889_p2;
wire   [0:0] xor_ln58_75_fu_2901_p2;
wire   [0:0] and_ln58_35_fu_2883_p2;
wire   [0:0] xor_ln58_76_fu_2907_p2;
wire   [0:0] and_ln58_36_fu_2895_p2;
wire   [0:0] or_ln58_16_fu_2913_p2;
wire   [12:0] select_ln58_54_fu_2919_p3;
wire   [12:0] select_ln58_55_fu_2927_p3;
wire  signed [12:0] select_ln58_53_fu_2833_p3;
wire  signed [12:0] select_ln42_112_fu_2615_p3;
wire  signed [13:0] sext_ln58_38_fu_2947_p1;
wire  signed [13:0] sext_ln58_37_fu_2943_p1;
wire   [13:0] add_ln58_17_fu_2957_p2;
wire   [12:0] add_ln58_26_fu_2951_p2;
wire   [0:0] tmp_3635_fu_2963_p3;
wire   [0:0] tmp_3636_fu_2971_p3;
wire   [0:0] xor_ln58_77_fu_2979_p2;
wire   [0:0] xor_ln58_78_fu_2991_p2;
wire   [0:0] xor_ln58_79_fu_3003_p2;
wire   [0:0] and_ln58_37_fu_2985_p2;
wire   [0:0] xor_ln58_80_fu_3009_p2;
wire   [0:0] and_ln58_38_fu_2997_p2;
wire   [0:0] or_ln58_17_fu_3015_p2;
wire   [12:0] select_ln58_57_fu_3021_p3;
wire   [12:0] select_ln58_58_fu_3029_p3;
wire  signed [12:0] select_ln58_56_fu_2935_p3;
wire  signed [12:0] select_ln42_116_fu_2654_p3;
wire  signed [13:0] sext_ln58_40_fu_3049_p1;
wire  signed [13:0] sext_ln58_39_fu_3045_p1;
wire   [13:0] add_ln58_18_fu_3059_p2;
wire   [12:0] add_ln58_27_fu_3053_p2;
wire   [0:0] tmp_3637_fu_3065_p3;
wire   [0:0] tmp_3638_fu_3073_p3;
wire   [0:0] xor_ln58_81_fu_3081_p2;
wire   [0:0] xor_ln58_82_fu_3093_p2;
wire   [0:0] xor_ln58_83_fu_3105_p2;
wire   [0:0] and_ln58_39_fu_3087_p2;
wire   [0:0] xor_ln58_84_fu_3111_p2;
wire   [0:0] and_ln58_40_fu_3099_p2;
wire   [0:0] or_ln58_18_fu_3117_p2;
wire   [12:0] select_ln58_60_fu_3123_p3;
wire   [12:0] select_ln58_61_fu_3131_p3;
wire  signed [12:0] select_ln58_59_fu_3037_p3;
wire  signed [12:0] select_ln42_120_fu_2693_p3;
wire  signed [13:0] sext_ln58_42_fu_3151_p1;
wire  signed [13:0] sext_ln58_41_fu_3147_p1;
wire   [13:0] add_ln58_19_fu_3161_p2;
wire  signed [12:0] select_ln58_62_fu_3139_p3;
wire  signed [12:0] select_ln42_124_fu_2732_p3;
wire  signed [13:0] sext_ln58_44_fu_3187_p1;
wire  signed [13:0] sext_ln58_43_fu_3183_p1;
wire   [13:0] add_ln58_20_fu_3197_p2;
wire   [0:0] xor_ln58_85_fu_3219_p2;
wire   [0:0] xor_ln58_86_fu_3229_p2;
wire   [0:0] xor_ln58_87_fu_3239_p2;
wire   [0:0] and_ln58_41_fu_3224_p2;
wire   [0:0] xor_ln58_88_fu_3243_p2;
wire   [0:0] and_ln58_42_fu_3234_p2;
wire   [0:0] or_ln58_19_fu_3249_p2;
wire   [12:0] select_ln58_63_fu_3255_p3;
wire   [12:0] select_ln58_64_fu_3262_p3;
wire   [0:0] xor_ln58_89_fu_3277_p2;
wire   [0:0] xor_ln58_90_fu_3287_p2;
wire   [0:0] xor_ln58_91_fu_3297_p2;
wire   [0:0] and_ln58_43_fu_3282_p2;
wire   [0:0] xor_ln58_92_fu_3301_p2;
wire   [0:0] and_ln58_44_fu_3292_p2;
wire   [0:0] or_ln58_20_fu_3307_p2;
wire   [12:0] select_ln58_66_fu_3313_p3;
wire   [12:0] select_ln58_67_fu_3320_p3;
wire   [12:0] select_ln58_65_fu_3269_p3;
wire   [12:0] select_ln58_68_fu_3327_p3;
reg    ap_ce_reg;
reg   [12:0] data_0_val_int_reg;
reg   [12:0] data_1_val_int_reg;
reg   [12:0] data_2_val_int_reg;
reg   [12:0] data_3_val_int_reg;
reg   [12:0] data_4_val_int_reg;
reg   [12:0] data_5_val_int_reg;
reg   [12:0] data_6_val_int_reg;
reg   [12:0] data_7_val_int_reg;
reg   [12:0] data_8_val_int_reg;
reg   [12:0] data_9_val_int_reg;
reg   [12:0] data_10_val_int_reg;
reg   [12:0] data_11_val_int_reg;
reg   [12:0] data_12_val_int_reg;
reg   [12:0] data_13_val_int_reg;
reg   [12:0] data_14_val_int_reg;
reg   [12:0] data_15_val_int_reg;
reg  signed [12:0] weights_0_val_int_reg;
reg  signed [12:0] weights_1_val_int_reg;
reg  signed [12:0] weights_2_val_int_reg;
reg  signed [12:0] weights_3_val_int_reg;
reg  signed [12:0] weights_4_val_int_reg;
reg  signed [12:0] weights_5_val_int_reg;
reg  signed [12:0] weights_6_val_int_reg;
reg  signed [12:0] weights_7_val_int_reg;
reg   [3:0] idx_int_reg;
reg   [12:0] ap_return_0_int_reg;
reg   [12:0] ap_return_1_int_reg;
wire   [3:0] a_fu_539_p1;
wire   [3:0] a_fu_539_p3;
wire   [3:0] a_fu_539_p5;
wire   [3:0] a_fu_539_p7;
wire   [3:0] a_fu_539_p9;
wire   [3:0] a_fu_539_p11;
wire   [3:0] a_fu_539_p13;
wire   [3:0] a_fu_539_p15;
wire  signed [3:0] a_fu_539_p17;
wire  signed [3:0] a_fu_539_p19;
wire  signed [3:0] a_fu_539_p21;
wire  signed [3:0] a_fu_539_p23;
wire  signed [3:0] a_fu_539_p25;
wire   [3:0] a_10_fu_1011_p1;
wire   [3:0] a_10_fu_1011_p3;
wire   [3:0] a_10_fu_1011_p5;
wire   [3:0] a_10_fu_1011_p7;
wire   [3:0] a_10_fu_1011_p9;
wire   [3:0] a_10_fu_1011_p11;
wire   [3:0] a_10_fu_1011_p13;
wire   [3:0] a_10_fu_1011_p15;
wire  signed [3:0] a_10_fu_1011_p17;
wire  signed [3:0] a_10_fu_1011_p19;
wire  signed [3:0] a_10_fu_1011_p21;
wire  signed [3:0] a_10_fu_1011_p23;
wire  signed [3:0] a_10_fu_1011_p25;
wire   [3:0] a_11_fu_1483_p1;
wire   [3:0] a_11_fu_1483_p3;
wire   [3:0] a_11_fu_1483_p5;
wire   [3:0] a_11_fu_1483_p7;
wire   [3:0] a_11_fu_1483_p9;
wire   [3:0] a_11_fu_1483_p11;
wire   [3:0] a_11_fu_1483_p13;
wire   [3:0] a_11_fu_1483_p15;
wire  signed [3:0] a_11_fu_1483_p17;
wire  signed [3:0] a_11_fu_1483_p19;
wire  signed [3:0] a_11_fu_1483_p21;
wire  signed [3:0] a_11_fu_1483_p23;
wire  signed [3:0] a_11_fu_1483_p25;
wire   [3:0] a_12_fu_1955_p1;
wire   [3:0] a_12_fu_1955_p3;
wire   [3:0] a_12_fu_1955_p5;
wire   [3:0] a_12_fu_1955_p7;
wire   [3:0] a_12_fu_1955_p9;
wire   [3:0] a_12_fu_1955_p11;
wire   [3:0] a_12_fu_1955_p13;
wire   [3:0] a_12_fu_1955_p15;
wire  signed [3:0] a_12_fu_1955_p17;
wire  signed [3:0] a_12_fu_1955_p19;
wire  signed [3:0] a_12_fu_1955_p21;
wire  signed [3:0] a_12_fu_1955_p23;
wire  signed [3:0] a_12_fu_1955_p25;

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U719(
    .din0(mul_ln73_24_fu_290_p0),
    .din1(weights_3_val_int_reg),
    .dout(mul_ln73_24_fu_290_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U720(
    .din0(mul_ln73_28_fu_291_p0),
    .din1(weights_7_val_int_reg),
    .dout(mul_ln73_28_fu_291_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U721(
    .din0(mul_ln73_26_fu_292_p0),
    .din1(weights_5_val_int_reg),
    .dout(mul_ln73_26_fu_292_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U722(
    .din0(mul_ln73_27_fu_293_p0),
    .din1(weights_6_val_int_reg),
    .dout(mul_ln73_27_fu_293_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U723(
    .din0(mul_ln73_22_fu_294_p0),
    .din1(weights_1_val_int_reg),
    .dout(mul_ln73_22_fu_294_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U724(
    .din0(mul_ln73_25_fu_295_p0),
    .din1(weights_4_val_int_reg),
    .dout(mul_ln73_25_fu_295_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U725(
    .din0(mul_ln73_23_fu_296_p0),
    .din1(weights_2_val_int_reg),
    .dout(mul_ln73_23_fu_296_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U726(
    .din0(mul_ln73_fu_297_p0),
    .din1(weights_0_val_int_reg),
    .dout(mul_ln73_fu_297_p2)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U727(
    .din0(data_0_val_int_reg),
    .din1(data_1_val_int_reg),
    .din2(data_2_val_int_reg),
    .din3(data_3_val_int_reg),
    .din4(data_4_val_int_reg),
    .din5(data_5_val_int_reg),
    .din6(data_6_val_int_reg),
    .din7(data_7_val_int_reg),
    .din8(data_8_val_int_reg),
    .din9(data_9_val_int_reg),
    .din10(data_10_val_int_reg),
    .din11(data_11_val_int_reg),
    .din12(data_12_val_int_reg),
    .def(a_fu_539_p27),
    .sel(idx_int_reg),
    .dout(a_fu_539_p29)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U728(
    .din0(data_1_val_int_reg),
    .din1(data_2_val_int_reg),
    .din2(data_3_val_int_reg),
    .din3(data_4_val_int_reg),
    .din4(data_5_val_int_reg),
    .din5(data_6_val_int_reg),
    .din6(data_7_val_int_reg),
    .din7(data_8_val_int_reg),
    .din8(data_9_val_int_reg),
    .din9(data_10_val_int_reg),
    .din10(data_11_val_int_reg),
    .din11(data_12_val_int_reg),
    .din12(data_13_val_int_reg),
    .def(a_10_fu_1011_p27),
    .sel(idx_int_reg),
    .dout(a_10_fu_1011_p29)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U729(
    .din0(data_2_val_int_reg),
    .din1(data_3_val_int_reg),
    .din2(data_4_val_int_reg),
    .din3(data_5_val_int_reg),
    .din4(data_6_val_int_reg),
    .din5(data_7_val_int_reg),
    .din6(data_8_val_int_reg),
    .din7(data_9_val_int_reg),
    .din8(data_10_val_int_reg),
    .din9(data_11_val_int_reg),
    .din10(data_12_val_int_reg),
    .din11(data_13_val_int_reg),
    .din12(data_14_val_int_reg),
    .def(a_11_fu_1483_p27),
    .sel(idx_int_reg),
    .dout(a_11_fu_1483_p29)
);

myproject_sparsemux_27_4_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
sparsemux_27_4_13_1_0_U730(
    .din0(data_3_val_int_reg),
    .din1(data_4_val_int_reg),
    .din2(data_5_val_int_reg),
    .din3(data_6_val_int_reg),
    .din4(data_7_val_int_reg),
    .din5(data_8_val_int_reg),
    .din6(data_9_val_int_reg),
    .din7(data_10_val_int_reg),
    .din8(data_11_val_int_reg),
    .din9(data_12_val_int_reg),
    .din10(data_13_val_int_reg),
    .din11(data_14_val_int_reg),
    .din12(data_15_val_int_reg),
    .def(a_12_fu_1955_p27),
    .sel(idx_int_reg),
    .dout(a_12_fu_1955_p29)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln42_22_reg_3383 <= add_ln42_22_fu_881_p2;
        add_ln42_23_reg_3414 <= add_ln42_23_fu_1150_p2;
        add_ln42_24_reg_3445 <= add_ln42_24_fu_1353_p2;
        add_ln42_25_reg_3476 <= add_ln42_25_fu_1622_p2;
        add_ln42_26_reg_3507 <= add_ln42_26_fu_1825_p2;
        add_ln42_27_reg_3538 <= add_ln42_27_fu_2094_p2;
        add_ln42_28_reg_3569 <= add_ln42_28_fu_2297_p2;
        add_ln42_reg_3352 <= add_ln42_fu_678_p2;
        add_ln58_28_reg_3595 <= add_ln58_28_fu_3155_p2;
        add_ln58_29_reg_3615 <= add_ln58_29_fu_3191_p2;
        and_ln42_166_reg_3357 <= and_ln42_166_fu_698_p2;
        and_ln42_169_reg_3367 <= and_ln42_169_fu_796_p2;
        and_ln42_170_reg_3373 <= and_ln42_170_fu_802_p2;
        and_ln42_173_reg_3388 <= and_ln42_173_fu_901_p2;
        and_ln42_176_reg_3398 <= and_ln42_176_fu_999_p2;
        and_ln42_177_reg_3404 <= and_ln42_177_fu_1005_p2;
        and_ln42_180_reg_3419 <= and_ln42_180_fu_1170_p2;
        and_ln42_183_reg_3429 <= and_ln42_183_fu_1268_p2;
        and_ln42_184_reg_3435 <= and_ln42_184_fu_1274_p2;
        and_ln42_187_reg_3450 <= and_ln42_187_fu_1373_p2;
        and_ln42_190_reg_3460 <= and_ln42_190_fu_1471_p2;
        and_ln42_191_reg_3466 <= and_ln42_191_fu_1477_p2;
        and_ln42_194_reg_3481 <= and_ln42_194_fu_1642_p2;
        and_ln42_197_reg_3491 <= and_ln42_197_fu_1740_p2;
        and_ln42_198_reg_3497 <= and_ln42_198_fu_1746_p2;
        and_ln42_201_reg_3512 <= and_ln42_201_fu_1845_p2;
        and_ln42_204_reg_3522 <= and_ln42_204_fu_1943_p2;
        and_ln42_205_reg_3528 <= and_ln42_205_fu_1949_p2;
        and_ln42_208_reg_3543 <= and_ln42_208_fu_2114_p2;
        and_ln42_211_reg_3553 <= and_ln42_211_fu_2212_p2;
        and_ln42_212_reg_3559 <= and_ln42_212_fu_2218_p2;
        and_ln42_215_reg_3574 <= and_ln42_215_fu_2317_p2;
        and_ln42_218_reg_3584 <= and_ln42_218_fu_2415_p2;
        and_ln42_219_reg_3590 <= and_ln42_219_fu_2421_p2;
        icmp_ln42_103_reg_3424 <= icmp_ln42_103_fu_1202_p2;
        icmp_ln42_107_reg_3455 <= icmp_ln42_107_fu_1405_p2;
        icmp_ln42_111_reg_3486 <= icmp_ln42_111_fu_1674_p2;
        icmp_ln42_115_reg_3517 <= icmp_ln42_115_fu_1877_p2;
        icmp_ln42_119_reg_3548 <= icmp_ln42_119_fu_2146_p2;
        icmp_ln42_123_reg_3579 <= icmp_ln42_123_fu_2349_p2;
        icmp_ln42_95_reg_3362 <= icmp_ln42_95_fu_730_p2;
        icmp_ln42_99_reg_3393 <= icmp_ln42_99_fu_933_p2;
        tmp_3589_reg_3378 <= mul_ln73_22_fu_294_p2[32'd25];
        tmp_3595_reg_3409 <= mul_ln73_23_fu_296_p2[32'd25];
        tmp_3601_reg_3440 <= mul_ln73_24_fu_290_p2[32'd25];
        tmp_3607_reg_3471 <= mul_ln73_25_fu_295_p2[32'd25];
        tmp_3613_reg_3502 <= mul_ln73_26_fu_292_p2[32'd25];
        tmp_3619_reg_3533 <= mul_ln73_27_fu_293_p2[32'd25];
        tmp_3625_reg_3564 <= mul_ln73_28_fu_291_p2[32'd25];
        tmp_3639_reg_3601 <= add_ln58_19_fu_3161_p2[32'd13];
        tmp_3640_reg_3608 <= add_ln58_28_fu_3155_p2[32'd12];
        tmp_3641_reg_3621 <= add_ln58_20_fu_3197_p2[32'd13];
        tmp_3642_reg_3628 <= add_ln58_29_fu_3191_p2[32'd12];
        tmp_reg_3347 <= mul_ln73_fu_297_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln58_65_fu_3269_p3;
        ap_return_1_int_reg <= select_ln58_68_fu_3327_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_val_int_reg <= data_0_val;
        data_10_val_int_reg <= data_10_val;
        data_11_val_int_reg <= data_11_val;
        data_12_val_int_reg <= data_12_val;
        data_13_val_int_reg <= data_13_val;
        data_14_val_int_reg <= data_14_val;
        data_15_val_int_reg <= data_15_val;
        data_1_val_int_reg <= data_1_val;
        data_2_val_int_reg <= data_2_val;
        data_3_val_int_reg <= data_3_val;
        data_4_val_int_reg <= data_4_val;
        data_5_val_int_reg <= data_5_val;
        data_6_val_int_reg <= data_6_val;
        data_7_val_int_reg <= data_7_val;
        data_8_val_int_reg <= data_8_val;
        data_9_val_int_reg <= data_9_val;
        idx_int_reg <= idx;
        weights_0_val_int_reg <= weights_0_val;
        weights_1_val_int_reg <= weights_1_val;
        weights_2_val_int_reg <= weights_2_val;
        weights_3_val_int_reg <= weights_3_val;
        weights_4_val_int_reg <= weights_4_val;
        weights_5_val_int_reg <= weights_5_val;
        weights_6_val_int_reg <= weights_6_val;
        weights_7_val_int_reg <= weights_7_val;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln58_65_fu_3269_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln58_68_fu_3327_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

assign a_10_fu_1011_p27 = 'bx;

assign a_11_fu_1483_p27 = 'bx;

assign a_12_fu_1955_p27 = 'bx;

assign a_fu_539_p27 = 'bx;

assign add_ln42_22_fu_881_p2 = (trunc_ln42_s_fu_821_p4 + zext_ln42_22_fu_877_p1);

assign add_ln42_23_fu_1150_p2 = (trunc_ln42_11_fu_1090_p4 + zext_ln42_23_fu_1146_p1);

assign add_ln42_24_fu_1353_p2 = (trunc_ln42_12_fu_1293_p4 + zext_ln42_24_fu_1349_p1);

assign add_ln42_25_fu_1622_p2 = (trunc_ln42_13_fu_1562_p4 + zext_ln42_25_fu_1618_p1);

assign add_ln42_26_fu_1825_p2 = (trunc_ln42_14_fu_1765_p4 + zext_ln42_26_fu_1821_p1);

assign add_ln42_27_fu_2094_p2 = (trunc_ln42_15_fu_2034_p4 + zext_ln42_27_fu_2090_p1);

assign add_ln42_28_fu_2297_p2 = (trunc_ln42_16_fu_2237_p4 + zext_ln42_28_fu_2293_p1);

assign add_ln42_fu_678_p2 = (trunc_ln_fu_618_p4 + zext_ln42_fu_674_p1);

assign add_ln58_16_fu_2855_p2 = ($signed(sext_ln58_36_fu_2845_p1) + $signed(sext_ln58_35_fu_2841_p1));

assign add_ln58_17_fu_2957_p2 = ($signed(sext_ln58_38_fu_2947_p1) + $signed(sext_ln58_37_fu_2943_p1));

assign add_ln58_18_fu_3059_p2 = ($signed(sext_ln58_40_fu_3049_p1) + $signed(sext_ln58_39_fu_3045_p1));

assign add_ln58_19_fu_3161_p2 = ($signed(sext_ln58_42_fu_3151_p1) + $signed(sext_ln58_41_fu_3147_p1));

assign add_ln58_20_fu_3197_p2 = ($signed(sext_ln58_44_fu_3187_p1) + $signed(sext_ln58_43_fu_3183_p1));

assign add_ln58_24_fu_2747_p2 = ($signed(select_ln42_104_fu_2537_p3) + $signed(select_ln42_96_fu_2459_p3));

assign add_ln58_25_fu_2849_p2 = ($signed(select_ln42_108_fu_2576_p3) + $signed(select_ln42_100_fu_2498_p3));

assign add_ln58_26_fu_2951_p2 = ($signed(select_ln42_112_fu_2615_p3) + $signed(select_ln58_53_fu_2833_p3));

assign add_ln58_27_fu_3053_p2 = ($signed(select_ln42_116_fu_2654_p3) + $signed(select_ln58_56_fu_2935_p3));

assign add_ln58_28_fu_3155_p2 = ($signed(select_ln42_120_fu_2693_p3) + $signed(select_ln58_59_fu_3037_p3));

assign add_ln58_29_fu_3191_p2 = ($signed(select_ln42_124_fu_2732_p3) + $signed(select_ln58_62_fu_3139_p3));

assign add_ln58_fu_2753_p2 = ($signed(sext_ln58_34_fu_2743_p1) + $signed(sext_ln58_fu_2739_p1));

assign and_ln42_166_fu_698_p2 = (xor_ln42_fu_692_p2 & tmp_3586_fu_654_p3);

assign and_ln42_167_fu_764_p2 = (xor_ln42_125_fu_758_p2 & icmp_ln42_94_fu_714_p2);

assign and_ln42_168_fu_2427_p2 = (icmp_ln42_95_reg_3362 & and_ln42_166_reg_3357);

assign and_ln42_169_fu_796_p2 = (xor_ln42_95_fu_790_p2 & or_ln42_70_fu_784_p2);

assign and_ln42_170_fu_802_p2 = (tmp_3587_fu_684_p3 & select_ln42_94_fu_770_p3);

assign and_ln42_171_fu_2442_p2 = (xor_ln42_96_fu_2436_p2 & tmp_reg_3347);

assign and_ln42_172_fu_871_p2 = (tmp_3591_fu_839_p3 & or_ln42_72_fu_865_p2);

assign and_ln42_173_fu_901_p2 = (xor_ln42_97_fu_895_p2 & tmp_3592_fu_857_p3);

assign and_ln42_174_fu_967_p2 = (xor_ln42_126_fu_961_p2 & icmp_ln42_98_fu_917_p2);

assign and_ln42_175_fu_2466_p2 = (icmp_ln42_99_reg_3393 & and_ln42_173_reg_3388);

assign and_ln42_176_fu_999_p2 = (xor_ln42_99_fu_993_p2 & or_ln42_73_fu_987_p2);

assign and_ln42_177_fu_1005_p2 = (tmp_3593_fu_887_p3 & select_ln42_98_fu_973_p3);

assign and_ln42_178_fu_2481_p2 = (xor_ln42_100_fu_2475_p2 & tmp_3589_reg_3378);

assign and_ln42_179_fu_1140_p2 = (tmp_3597_fu_1108_p3 & or_ln42_75_fu_1134_p2);

assign and_ln42_180_fu_1170_p2 = (xor_ln42_101_fu_1164_p2 & tmp_3598_fu_1126_p3);

assign and_ln42_181_fu_1236_p2 = (xor_ln42_127_fu_1230_p2 & icmp_ln42_102_fu_1186_p2);

assign and_ln42_182_fu_2505_p2 = (icmp_ln42_103_reg_3424 & and_ln42_180_reg_3419);

assign and_ln42_183_fu_1268_p2 = (xor_ln42_103_fu_1262_p2 & or_ln42_76_fu_1256_p2);

assign and_ln42_184_fu_1274_p2 = (tmp_3599_fu_1156_p3 & select_ln42_102_fu_1242_p3);

assign and_ln42_185_fu_2520_p2 = (xor_ln42_104_fu_2514_p2 & tmp_3595_reg_3409);

assign and_ln42_186_fu_1343_p2 = (tmp_3603_fu_1311_p3 & or_ln42_78_fu_1337_p2);

assign and_ln42_187_fu_1373_p2 = (xor_ln42_105_fu_1367_p2 & tmp_3604_fu_1329_p3);

assign and_ln42_188_fu_1439_p2 = (xor_ln42_128_fu_1433_p2 & icmp_ln42_106_fu_1389_p2);

assign and_ln42_189_fu_2544_p2 = (icmp_ln42_107_reg_3455 & and_ln42_187_reg_3450);

assign and_ln42_190_fu_1471_p2 = (xor_ln42_107_fu_1465_p2 & or_ln42_79_fu_1459_p2);

assign and_ln42_191_fu_1477_p2 = (tmp_3605_fu_1359_p3 & select_ln42_106_fu_1445_p3);

assign and_ln42_192_fu_2559_p2 = (xor_ln42_108_fu_2553_p2 & tmp_3601_reg_3440);

assign and_ln42_193_fu_1612_p2 = (tmp_3609_fu_1580_p3 & or_ln42_81_fu_1606_p2);

assign and_ln42_194_fu_1642_p2 = (xor_ln42_109_fu_1636_p2 & tmp_3610_fu_1598_p3);

assign and_ln42_195_fu_1708_p2 = (xor_ln42_129_fu_1702_p2 & icmp_ln42_110_fu_1658_p2);

assign and_ln42_196_fu_2583_p2 = (icmp_ln42_111_reg_3486 & and_ln42_194_reg_3481);

assign and_ln42_197_fu_1740_p2 = (xor_ln42_111_fu_1734_p2 & or_ln42_82_fu_1728_p2);

assign and_ln42_198_fu_1746_p2 = (tmp_3611_fu_1628_p3 & select_ln42_110_fu_1714_p3);

assign and_ln42_199_fu_2598_p2 = (xor_ln42_112_fu_2592_p2 & tmp_3607_reg_3471);

assign and_ln42_200_fu_1815_p2 = (tmp_3615_fu_1783_p3 & or_ln42_84_fu_1809_p2);

assign and_ln42_201_fu_1845_p2 = (xor_ln42_113_fu_1839_p2 & tmp_3616_fu_1801_p3);

assign and_ln42_202_fu_1911_p2 = (xor_ln42_130_fu_1905_p2 & icmp_ln42_114_fu_1861_p2);

assign and_ln42_203_fu_2622_p2 = (icmp_ln42_115_reg_3517 & and_ln42_201_reg_3512);

assign and_ln42_204_fu_1943_p2 = (xor_ln42_115_fu_1937_p2 & or_ln42_85_fu_1931_p2);

assign and_ln42_205_fu_1949_p2 = (tmp_3617_fu_1831_p3 & select_ln42_114_fu_1917_p3);

assign and_ln42_206_fu_2637_p2 = (xor_ln42_116_fu_2631_p2 & tmp_3613_reg_3502);

assign and_ln42_207_fu_2084_p2 = (tmp_3621_fu_2052_p3 & or_ln42_87_fu_2078_p2);

assign and_ln42_208_fu_2114_p2 = (xor_ln42_117_fu_2108_p2 & tmp_3622_fu_2070_p3);

assign and_ln42_209_fu_2180_p2 = (xor_ln42_131_fu_2174_p2 & icmp_ln42_118_fu_2130_p2);

assign and_ln42_210_fu_2661_p2 = (icmp_ln42_119_reg_3548 & and_ln42_208_reg_3543);

assign and_ln42_211_fu_2212_p2 = (xor_ln42_119_fu_2206_p2 & or_ln42_88_fu_2200_p2);

assign and_ln42_212_fu_2218_p2 = (tmp_3623_fu_2100_p3 & select_ln42_118_fu_2186_p3);

assign and_ln42_213_fu_2676_p2 = (xor_ln42_120_fu_2670_p2 & tmp_3619_reg_3533);

assign and_ln42_214_fu_2287_p2 = (tmp_3627_fu_2255_p3 & or_ln42_90_fu_2281_p2);

assign and_ln42_215_fu_2317_p2 = (xor_ln42_121_fu_2311_p2 & tmp_3628_fu_2273_p3);

assign and_ln42_216_fu_2383_p2 = (xor_ln42_132_fu_2377_p2 & icmp_ln42_122_fu_2333_p2);

assign and_ln42_217_fu_2700_p2 = (icmp_ln42_123_reg_3579 & and_ln42_215_reg_3574);

assign and_ln42_218_fu_2415_p2 = (xor_ln42_123_fu_2409_p2 & or_ln42_91_fu_2403_p2);

assign and_ln42_219_fu_2421_p2 = (tmp_3629_fu_2303_p3 & select_ln42_122_fu_2389_p3);

assign and_ln42_220_fu_2715_p2 = (xor_ln42_124_fu_2709_p2 & tmp_3625_reg_3564);

assign and_ln42_fu_668_p2 = (tmp_3585_fu_636_p3 & or_ln42_fu_662_p2);

assign and_ln58_34_fu_2793_p2 = (xor_ln58_70_fu_2787_p2 & tmp_3631_fu_2759_p3);

assign and_ln58_35_fu_2883_p2 = (xor_ln58_73_fu_2877_p2 & tmp_3634_fu_2869_p3);

assign and_ln58_36_fu_2895_p2 = (xor_ln58_74_fu_2889_p2 & tmp_3633_fu_2861_p3);

assign and_ln58_37_fu_2985_p2 = (xor_ln58_77_fu_2979_p2 & tmp_3636_fu_2971_p3);

assign and_ln58_38_fu_2997_p2 = (xor_ln58_78_fu_2991_p2 & tmp_3635_fu_2963_p3);

assign and_ln58_39_fu_3087_p2 = (xor_ln58_81_fu_3081_p2 & tmp_3638_fu_3073_p3);

assign and_ln58_40_fu_3099_p2 = (xor_ln58_82_fu_3093_p2 & tmp_3637_fu_3065_p3);

assign and_ln58_41_fu_3224_p2 = (xor_ln58_85_fu_3219_p2 & tmp_3640_reg_3608);

assign and_ln58_42_fu_3234_p2 = (xor_ln58_86_fu_3229_p2 & tmp_3639_reg_3601);

assign and_ln58_43_fu_3282_p2 = (xor_ln58_89_fu_3277_p2 & tmp_3642_reg_3628);

assign and_ln58_44_fu_3292_p2 = (xor_ln58_90_fu_3287_p2 & tmp_3641_reg_3621);

assign and_ln58_fu_2781_p2 = (xor_ln58_fu_2775_p2 & tmp_3632_fu_2767_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign icmp_ln42_100_fu_939_p2 = ((tmp_1344_fu_923_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_101_fu_1120_p2 = ((trunc_ln42_30_fu_1116_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_102_fu_1186_p2 = ((tmp_1345_fu_1176_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_103_fu_1202_p2 = ((tmp_1346_fu_1192_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_104_fu_1208_p2 = ((tmp_1346_fu_1192_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_105_fu_1323_p2 = ((trunc_ln42_31_fu_1319_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_106_fu_1389_p2 = ((tmp_1347_fu_1379_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_107_fu_1405_p2 = ((tmp_1348_fu_1395_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_108_fu_1411_p2 = ((tmp_1348_fu_1395_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_109_fu_1592_p2 = ((trunc_ln42_32_fu_1588_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_110_fu_1658_p2 = ((tmp_1349_fu_1648_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_111_fu_1674_p2 = ((tmp_1350_fu_1664_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_112_fu_1680_p2 = ((tmp_1350_fu_1664_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_113_fu_1795_p2 = ((trunc_ln42_33_fu_1791_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_114_fu_1861_p2 = ((tmp_1351_fu_1851_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_115_fu_1877_p2 = ((tmp_1352_fu_1867_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_116_fu_1883_p2 = ((tmp_1352_fu_1867_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_117_fu_2064_p2 = ((trunc_ln42_34_fu_2060_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_118_fu_2130_p2 = ((tmp_1353_fu_2120_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_119_fu_2146_p2 = ((tmp_1354_fu_2136_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_120_fu_2152_p2 = ((tmp_1354_fu_2136_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_121_fu_2267_p2 = ((trunc_ln42_35_fu_2263_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_122_fu_2333_p2 = ((tmp_1355_fu_2323_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_123_fu_2349_p2 = ((tmp_1356_fu_2339_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_124_fu_2355_p2 = ((tmp_1356_fu_2339_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_94_fu_714_p2 = ((tmp_8_fu_704_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_95_fu_730_p2 = ((tmp_s_fu_720_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_96_fu_736_p2 = ((tmp_s_fu_720_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_97_fu_851_p2 = ((trunc_ln42_29_fu_847_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_98_fu_917_p2 = ((tmp_1343_fu_907_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_99_fu_933_p2 = ((tmp_1344_fu_923_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_648_p2 = ((trunc_ln42_fu_644_p1 != 8'd0) ? 1'b1 : 1'b0);

assign mul_ln73_22_fu_294_p0 = sext_ln73_fu_599_p1;

assign mul_ln73_23_fu_296_p0 = sext_ln73_36_fu_1071_p1;

assign mul_ln73_24_fu_290_p0 = sext_ln73_36_fu_1071_p1;

assign mul_ln73_25_fu_295_p0 = sext_ln73_39_fu_1543_p1;

assign mul_ln73_26_fu_292_p0 = sext_ln73_39_fu_1543_p1;

assign mul_ln73_27_fu_293_p0 = sext_ln73_42_fu_2015_p1;

assign mul_ln73_28_fu_291_p0 = sext_ln73_42_fu_2015_p1;

assign mul_ln73_fu_297_p0 = sext_ln73_fu_599_p1;

assign or_ln42_100_fu_2704_p2 = (and_ln42_219_reg_3590 | and_ln42_217_fu_2700_p2);

assign or_ln42_70_fu_784_p2 = (xor_ln42_94_fu_778_p2 | tmp_3587_fu_684_p3);

assign or_ln42_71_fu_2454_p2 = (and_ln42_171_fu_2442_p2 | and_ln42_169_reg_3367);

assign or_ln42_72_fu_865_p2 = (tmp_3590_fu_831_p3 | icmp_ln42_97_fu_851_p2);

assign or_ln42_73_fu_987_p2 = (xor_ln42_98_fu_981_p2 | tmp_3593_fu_887_p3);

assign or_ln42_74_fu_2493_p2 = (and_ln42_178_fu_2481_p2 | and_ln42_176_reg_3398);

assign or_ln42_75_fu_1134_p2 = (tmp_3596_fu_1100_p3 | icmp_ln42_101_fu_1120_p2);

assign or_ln42_76_fu_1256_p2 = (xor_ln42_102_fu_1250_p2 | tmp_3599_fu_1156_p3);

assign or_ln42_77_fu_2532_p2 = (and_ln42_185_fu_2520_p2 | and_ln42_183_reg_3429);

assign or_ln42_78_fu_1337_p2 = (tmp_3602_fu_1303_p3 | icmp_ln42_105_fu_1323_p2);

assign or_ln42_79_fu_1459_p2 = (xor_ln42_106_fu_1453_p2 | tmp_3605_fu_1359_p3);

assign or_ln42_80_fu_2571_p2 = (and_ln42_192_fu_2559_p2 | and_ln42_190_reg_3460);

assign or_ln42_81_fu_1606_p2 = (tmp_3608_fu_1572_p3 | icmp_ln42_109_fu_1592_p2);

assign or_ln42_82_fu_1728_p2 = (xor_ln42_110_fu_1722_p2 | tmp_3611_fu_1628_p3);

assign or_ln42_83_fu_2610_p2 = (and_ln42_199_fu_2598_p2 | and_ln42_197_reg_3491);

assign or_ln42_84_fu_1809_p2 = (tmp_3614_fu_1775_p3 | icmp_ln42_113_fu_1795_p2);

assign or_ln42_85_fu_1931_p2 = (xor_ln42_114_fu_1925_p2 | tmp_3617_fu_1831_p3);

assign or_ln42_86_fu_2649_p2 = (and_ln42_206_fu_2637_p2 | and_ln42_204_reg_3522);

assign or_ln42_87_fu_2078_p2 = (tmp_3620_fu_2044_p3 | icmp_ln42_117_fu_2064_p2);

assign or_ln42_88_fu_2200_p2 = (xor_ln42_118_fu_2194_p2 | tmp_3623_fu_2100_p3);

assign or_ln42_89_fu_2688_p2 = (and_ln42_213_fu_2676_p2 | and_ln42_211_reg_3553);

assign or_ln42_90_fu_2281_p2 = (tmp_3626_fu_2247_p3 | icmp_ln42_121_fu_2267_p2);

assign or_ln42_91_fu_2403_p2 = (xor_ln42_122_fu_2397_p2 | tmp_3629_fu_2303_p3);

assign or_ln42_92_fu_2727_p2 = (and_ln42_220_fu_2715_p2 | and_ln42_218_reg_3584);

assign or_ln42_93_fu_2431_p2 = (and_ln42_170_reg_3373 | and_ln42_168_fu_2427_p2);

assign or_ln42_94_fu_2470_p2 = (and_ln42_177_reg_3404 | and_ln42_175_fu_2466_p2);

assign or_ln42_95_fu_2509_p2 = (and_ln42_184_reg_3435 | and_ln42_182_fu_2505_p2);

assign or_ln42_96_fu_2548_p2 = (and_ln42_191_reg_3466 | and_ln42_189_fu_2544_p2);

assign or_ln42_97_fu_2587_p2 = (and_ln42_198_reg_3497 | and_ln42_196_fu_2583_p2);

assign or_ln42_98_fu_2626_p2 = (and_ln42_205_reg_3528 | and_ln42_203_fu_2622_p2);

assign or_ln42_99_fu_2665_p2 = (and_ln42_212_reg_3559 | and_ln42_210_fu_2661_p2);

assign or_ln42_fu_662_p2 = (tmp_3584_fu_628_p3 | icmp_ln42_fu_648_p2);

assign or_ln58_16_fu_2913_p2 = (xor_ln58_76_fu_2907_p2 | and_ln58_35_fu_2883_p2);

assign or_ln58_17_fu_3015_p2 = (xor_ln58_80_fu_3009_p2 | and_ln58_37_fu_2985_p2);

assign or_ln58_18_fu_3117_p2 = (xor_ln58_84_fu_3111_p2 | and_ln58_39_fu_3087_p2);

assign or_ln58_19_fu_3249_p2 = (xor_ln58_88_fu_3243_p2 | and_ln58_41_fu_3224_p2);

assign or_ln58_20_fu_3307_p2 = (xor_ln58_92_fu_3301_p2 | and_ln58_43_fu_3282_p2);

assign or_ln58_fu_2811_p2 = (xor_ln58_72_fu_2805_p2 | and_ln58_fu_2781_p2);

assign select_ln42_100_fu_2498_p3 = ((or_ln42_74_fu_2493_p2[0:0] == 1'b1) ? select_ln42_99_fu_2486_p3 : add_ln42_22_reg_3383);

assign select_ln42_101_fu_1214_p3 = ((and_ln42_180_fu_1170_p2[0:0] == 1'b1) ? icmp_ln42_103_fu_1202_p2 : icmp_ln42_104_fu_1208_p2);

assign select_ln42_102_fu_1242_p3 = ((and_ln42_180_fu_1170_p2[0:0] == 1'b1) ? and_ln42_181_fu_1236_p2 : icmp_ln42_103_fu_1202_p2);

assign select_ln42_103_fu_2525_p3 = ((and_ln42_183_reg_3429[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_104_fu_2537_p3 = ((or_ln42_77_fu_2532_p2[0:0] == 1'b1) ? select_ln42_103_fu_2525_p3 : add_ln42_23_reg_3414);

assign select_ln42_105_fu_1417_p3 = ((and_ln42_187_fu_1373_p2[0:0] == 1'b1) ? icmp_ln42_107_fu_1405_p2 : icmp_ln42_108_fu_1411_p2);

assign select_ln42_106_fu_1445_p3 = ((and_ln42_187_fu_1373_p2[0:0] == 1'b1) ? and_ln42_188_fu_1439_p2 : icmp_ln42_107_fu_1405_p2);

assign select_ln42_107_fu_2564_p3 = ((and_ln42_190_reg_3460[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_108_fu_2576_p3 = ((or_ln42_80_fu_2571_p2[0:0] == 1'b1) ? select_ln42_107_fu_2564_p3 : add_ln42_24_reg_3445);

assign select_ln42_109_fu_1686_p3 = ((and_ln42_194_fu_1642_p2[0:0] == 1'b1) ? icmp_ln42_111_fu_1674_p2 : icmp_ln42_112_fu_1680_p2);

assign select_ln42_110_fu_1714_p3 = ((and_ln42_194_fu_1642_p2[0:0] == 1'b1) ? and_ln42_195_fu_1708_p2 : icmp_ln42_111_fu_1674_p2);

assign select_ln42_111_fu_2603_p3 = ((and_ln42_197_reg_3491[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_112_fu_2615_p3 = ((or_ln42_83_fu_2610_p2[0:0] == 1'b1) ? select_ln42_111_fu_2603_p3 : add_ln42_25_reg_3476);

assign select_ln42_113_fu_1889_p3 = ((and_ln42_201_fu_1845_p2[0:0] == 1'b1) ? icmp_ln42_115_fu_1877_p2 : icmp_ln42_116_fu_1883_p2);

assign select_ln42_114_fu_1917_p3 = ((and_ln42_201_fu_1845_p2[0:0] == 1'b1) ? and_ln42_202_fu_1911_p2 : icmp_ln42_115_fu_1877_p2);

assign select_ln42_115_fu_2642_p3 = ((and_ln42_204_reg_3522[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_116_fu_2654_p3 = ((or_ln42_86_fu_2649_p2[0:0] == 1'b1) ? select_ln42_115_fu_2642_p3 : add_ln42_26_reg_3507);

assign select_ln42_117_fu_2158_p3 = ((and_ln42_208_fu_2114_p2[0:0] == 1'b1) ? icmp_ln42_119_fu_2146_p2 : icmp_ln42_120_fu_2152_p2);

assign select_ln42_118_fu_2186_p3 = ((and_ln42_208_fu_2114_p2[0:0] == 1'b1) ? and_ln42_209_fu_2180_p2 : icmp_ln42_119_fu_2146_p2);

assign select_ln42_119_fu_2681_p3 = ((and_ln42_211_reg_3553[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_120_fu_2693_p3 = ((or_ln42_89_fu_2688_p2[0:0] == 1'b1) ? select_ln42_119_fu_2681_p3 : add_ln42_27_reg_3538);

assign select_ln42_121_fu_2361_p3 = ((and_ln42_215_fu_2317_p2[0:0] == 1'b1) ? icmp_ln42_123_fu_2349_p2 : icmp_ln42_124_fu_2355_p2);

assign select_ln42_122_fu_2389_p3 = ((and_ln42_215_fu_2317_p2[0:0] == 1'b1) ? and_ln42_216_fu_2383_p2 : icmp_ln42_123_fu_2349_p2);

assign select_ln42_123_fu_2720_p3 = ((and_ln42_218_reg_3584[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_124_fu_2732_p3 = ((or_ln42_92_fu_2727_p2[0:0] == 1'b1) ? select_ln42_123_fu_2720_p3 : add_ln42_28_reg_3569);

assign select_ln42_94_fu_770_p3 = ((and_ln42_166_fu_698_p2[0:0] == 1'b1) ? and_ln42_167_fu_764_p2 : icmp_ln42_95_fu_730_p2);

assign select_ln42_95_fu_2447_p3 = ((and_ln42_169_reg_3367[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_96_fu_2459_p3 = ((or_ln42_71_fu_2454_p2[0:0] == 1'b1) ? select_ln42_95_fu_2447_p3 : add_ln42_reg_3352);

assign select_ln42_97_fu_945_p3 = ((and_ln42_173_fu_901_p2[0:0] == 1'b1) ? icmp_ln42_99_fu_933_p2 : icmp_ln42_100_fu_939_p2);

assign select_ln42_98_fu_973_p3 = ((and_ln42_173_fu_901_p2[0:0] == 1'b1) ? and_ln42_174_fu_967_p2 : icmp_ln42_99_fu_933_p2);

assign select_ln42_99_fu_2486_p3 = ((and_ln42_176_reg_3398[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_fu_742_p3 = ((and_ln42_166_fu_698_p2[0:0] == 1'b1) ? icmp_ln42_95_fu_730_p2 : icmp_ln42_96_fu_736_p2);

assign select_ln58_52_fu_2825_p3 = ((and_ln58_34_fu_2793_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_24_fu_2747_p2);

assign select_ln58_53_fu_2833_p3 = ((or_ln58_fu_2811_p2[0:0] == 1'b1) ? select_ln58_fu_2817_p3 : select_ln58_52_fu_2825_p3);

assign select_ln58_54_fu_2919_p3 = ((xor_ln58_75_fu_2901_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_25_fu_2849_p2);

assign select_ln58_55_fu_2927_p3 = ((and_ln58_36_fu_2895_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_25_fu_2849_p2);

assign select_ln58_56_fu_2935_p3 = ((or_ln58_16_fu_2913_p2[0:0] == 1'b1) ? select_ln58_54_fu_2919_p3 : select_ln58_55_fu_2927_p3);

assign select_ln58_57_fu_3021_p3 = ((xor_ln58_79_fu_3003_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_26_fu_2951_p2);

assign select_ln58_58_fu_3029_p3 = ((and_ln58_38_fu_2997_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_26_fu_2951_p2);

assign select_ln58_59_fu_3037_p3 = ((or_ln58_17_fu_3015_p2[0:0] == 1'b1) ? select_ln58_57_fu_3021_p3 : select_ln58_58_fu_3029_p3);

assign select_ln58_60_fu_3123_p3 = ((xor_ln58_83_fu_3105_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_27_fu_3053_p2);

assign select_ln58_61_fu_3131_p3 = ((and_ln58_40_fu_3099_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_27_fu_3053_p2);

assign select_ln58_62_fu_3139_p3 = ((or_ln58_18_fu_3117_p2[0:0] == 1'b1) ? select_ln58_60_fu_3123_p3 : select_ln58_61_fu_3131_p3);

assign select_ln58_63_fu_3255_p3 = ((xor_ln58_87_fu_3239_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_28_reg_3595);

assign select_ln58_64_fu_3262_p3 = ((and_ln58_42_fu_3234_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_28_reg_3595);

assign select_ln58_65_fu_3269_p3 = ((or_ln58_19_fu_3249_p2[0:0] == 1'b1) ? select_ln58_63_fu_3255_p3 : select_ln58_64_fu_3262_p3);

assign select_ln58_66_fu_3313_p3 = ((xor_ln58_91_fu_3297_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_29_reg_3615);

assign select_ln58_67_fu_3320_p3 = ((and_ln58_44_fu_3292_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_29_reg_3615);

assign select_ln58_68_fu_3327_p3 = ((or_ln58_20_fu_3307_p2[0:0] == 1'b1) ? select_ln58_66_fu_3313_p3 : select_ln58_67_fu_3320_p3);

assign select_ln58_fu_2817_p3 = ((xor_ln58_71_fu_2799_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_24_fu_2747_p2);

assign sext_ln58_34_fu_2743_p1 = select_ln42_104_fu_2537_p3;

assign sext_ln58_35_fu_2841_p1 = select_ln42_100_fu_2498_p3;

assign sext_ln58_36_fu_2845_p1 = select_ln42_108_fu_2576_p3;

assign sext_ln58_37_fu_2943_p1 = select_ln58_53_fu_2833_p3;

assign sext_ln58_38_fu_2947_p1 = select_ln42_112_fu_2615_p3;

assign sext_ln58_39_fu_3045_p1 = select_ln58_56_fu_2935_p3;

assign sext_ln58_40_fu_3049_p1 = select_ln42_116_fu_2654_p3;

assign sext_ln58_41_fu_3147_p1 = select_ln58_59_fu_3037_p3;

assign sext_ln58_42_fu_3151_p1 = select_ln42_120_fu_2693_p3;

assign sext_ln58_43_fu_3183_p1 = select_ln58_62_fu_3139_p3;

assign sext_ln58_44_fu_3187_p1 = select_ln42_124_fu_2732_p3;

assign sext_ln58_fu_2739_p1 = select_ln42_96_fu_2459_p3;

assign sext_ln73_36_fu_1071_p1 = $signed(a_10_fu_1011_p29);

assign sext_ln73_39_fu_1543_p1 = $signed(a_11_fu_1483_p29);

assign sext_ln73_42_fu_2015_p1 = $signed(a_12_fu_1955_p29);

assign sext_ln73_fu_599_p1 = $signed(a_fu_539_p29);

assign tmp_1343_fu_907_p4 = {{mul_ln73_22_fu_294_p2[25:23]}};

assign tmp_1344_fu_923_p4 = {{mul_ln73_22_fu_294_p2[25:22]}};

assign tmp_1345_fu_1176_p4 = {{mul_ln73_23_fu_296_p2[25:23]}};

assign tmp_1346_fu_1192_p4 = {{mul_ln73_23_fu_296_p2[25:22]}};

assign tmp_1347_fu_1379_p4 = {{mul_ln73_24_fu_290_p2[25:23]}};

assign tmp_1348_fu_1395_p4 = {{mul_ln73_24_fu_290_p2[25:22]}};

assign tmp_1349_fu_1648_p4 = {{mul_ln73_25_fu_295_p2[25:23]}};

assign tmp_1350_fu_1664_p4 = {{mul_ln73_25_fu_295_p2[25:22]}};

assign tmp_1351_fu_1851_p4 = {{mul_ln73_26_fu_292_p2[25:23]}};

assign tmp_1352_fu_1867_p4 = {{mul_ln73_26_fu_292_p2[25:22]}};

assign tmp_1353_fu_2120_p4 = {{mul_ln73_27_fu_293_p2[25:23]}};

assign tmp_1354_fu_2136_p4 = {{mul_ln73_27_fu_293_p2[25:22]}};

assign tmp_1355_fu_2323_p4 = {{mul_ln73_28_fu_291_p2[25:23]}};

assign tmp_1356_fu_2339_p4 = {{mul_ln73_28_fu_291_p2[25:22]}};

assign tmp_3584_fu_628_p3 = mul_ln73_fu_297_p2[32'd9];

assign tmp_3585_fu_636_p3 = mul_ln73_fu_297_p2[32'd8];

assign tmp_3586_fu_654_p3 = mul_ln73_fu_297_p2[32'd21];

assign tmp_3587_fu_684_p3 = add_ln42_fu_678_p2[32'd12];

assign tmp_3588_fu_750_p3 = mul_ln73_fu_297_p2[32'd22];

assign tmp_3589_fu_813_p3 = mul_ln73_22_fu_294_p2[32'd25];

assign tmp_3590_fu_831_p3 = mul_ln73_22_fu_294_p2[32'd9];

assign tmp_3591_fu_839_p3 = mul_ln73_22_fu_294_p2[32'd8];

assign tmp_3592_fu_857_p3 = mul_ln73_22_fu_294_p2[32'd21];

assign tmp_3593_fu_887_p3 = add_ln42_22_fu_881_p2[32'd12];

assign tmp_3594_fu_953_p3 = mul_ln73_22_fu_294_p2[32'd22];

assign tmp_3595_fu_1082_p3 = mul_ln73_23_fu_296_p2[32'd25];

assign tmp_3596_fu_1100_p3 = mul_ln73_23_fu_296_p2[32'd9];

assign tmp_3597_fu_1108_p3 = mul_ln73_23_fu_296_p2[32'd8];

assign tmp_3598_fu_1126_p3 = mul_ln73_23_fu_296_p2[32'd21];

assign tmp_3599_fu_1156_p3 = add_ln42_23_fu_1150_p2[32'd12];

assign tmp_3600_fu_1222_p3 = mul_ln73_23_fu_296_p2[32'd22];

assign tmp_3601_fu_1285_p3 = mul_ln73_24_fu_290_p2[32'd25];

assign tmp_3602_fu_1303_p3 = mul_ln73_24_fu_290_p2[32'd9];

assign tmp_3603_fu_1311_p3 = mul_ln73_24_fu_290_p2[32'd8];

assign tmp_3604_fu_1329_p3 = mul_ln73_24_fu_290_p2[32'd21];

assign tmp_3605_fu_1359_p3 = add_ln42_24_fu_1353_p2[32'd12];

assign tmp_3606_fu_1425_p3 = mul_ln73_24_fu_290_p2[32'd22];

assign tmp_3607_fu_1554_p3 = mul_ln73_25_fu_295_p2[32'd25];

assign tmp_3608_fu_1572_p3 = mul_ln73_25_fu_295_p2[32'd9];

assign tmp_3609_fu_1580_p3 = mul_ln73_25_fu_295_p2[32'd8];

assign tmp_3610_fu_1598_p3 = mul_ln73_25_fu_295_p2[32'd21];

assign tmp_3611_fu_1628_p3 = add_ln42_25_fu_1622_p2[32'd12];

assign tmp_3612_fu_1694_p3 = mul_ln73_25_fu_295_p2[32'd22];

assign tmp_3613_fu_1757_p3 = mul_ln73_26_fu_292_p2[32'd25];

assign tmp_3614_fu_1775_p3 = mul_ln73_26_fu_292_p2[32'd9];

assign tmp_3615_fu_1783_p3 = mul_ln73_26_fu_292_p2[32'd8];

assign tmp_3616_fu_1801_p3 = mul_ln73_26_fu_292_p2[32'd21];

assign tmp_3617_fu_1831_p3 = add_ln42_26_fu_1825_p2[32'd12];

assign tmp_3618_fu_1897_p3 = mul_ln73_26_fu_292_p2[32'd22];

assign tmp_3619_fu_2026_p3 = mul_ln73_27_fu_293_p2[32'd25];

assign tmp_3620_fu_2044_p3 = mul_ln73_27_fu_293_p2[32'd9];

assign tmp_3621_fu_2052_p3 = mul_ln73_27_fu_293_p2[32'd8];

assign tmp_3622_fu_2070_p3 = mul_ln73_27_fu_293_p2[32'd21];

assign tmp_3623_fu_2100_p3 = add_ln42_27_fu_2094_p2[32'd12];

assign tmp_3624_fu_2166_p3 = mul_ln73_27_fu_293_p2[32'd22];

assign tmp_3625_fu_2229_p3 = mul_ln73_28_fu_291_p2[32'd25];

assign tmp_3626_fu_2247_p3 = mul_ln73_28_fu_291_p2[32'd9];

assign tmp_3627_fu_2255_p3 = mul_ln73_28_fu_291_p2[32'd8];

assign tmp_3628_fu_2273_p3 = mul_ln73_28_fu_291_p2[32'd21];

assign tmp_3629_fu_2303_p3 = add_ln42_28_fu_2297_p2[32'd12];

assign tmp_3630_fu_2369_p3 = mul_ln73_28_fu_291_p2[32'd22];

assign tmp_3631_fu_2759_p3 = add_ln58_fu_2753_p2[32'd13];

assign tmp_3632_fu_2767_p3 = add_ln58_24_fu_2747_p2[32'd12];

assign tmp_3633_fu_2861_p3 = add_ln58_16_fu_2855_p2[32'd13];

assign tmp_3634_fu_2869_p3 = add_ln58_25_fu_2849_p2[32'd12];

assign tmp_3635_fu_2963_p3 = add_ln58_17_fu_2957_p2[32'd13];

assign tmp_3636_fu_2971_p3 = add_ln58_26_fu_2951_p2[32'd12];

assign tmp_3637_fu_3065_p3 = add_ln58_18_fu_3059_p2[32'd13];

assign tmp_3638_fu_3073_p3 = add_ln58_27_fu_3053_p2[32'd12];

assign tmp_8_fu_704_p4 = {{mul_ln73_fu_297_p2[25:23]}};

assign tmp_fu_610_p3 = mul_ln73_fu_297_p2[32'd25];

assign tmp_s_fu_720_p4 = {{mul_ln73_fu_297_p2[25:22]}};

assign trunc_ln42_11_fu_1090_p4 = {{mul_ln73_23_fu_296_p2[21:9]}};

assign trunc_ln42_12_fu_1293_p4 = {{mul_ln73_24_fu_290_p2[21:9]}};

assign trunc_ln42_13_fu_1562_p4 = {{mul_ln73_25_fu_295_p2[21:9]}};

assign trunc_ln42_14_fu_1765_p4 = {{mul_ln73_26_fu_292_p2[21:9]}};

assign trunc_ln42_15_fu_2034_p4 = {{mul_ln73_27_fu_293_p2[21:9]}};

assign trunc_ln42_16_fu_2237_p4 = {{mul_ln73_28_fu_291_p2[21:9]}};

assign trunc_ln42_29_fu_847_p1 = mul_ln73_22_fu_294_p2[7:0];

assign trunc_ln42_30_fu_1116_p1 = mul_ln73_23_fu_296_p2[7:0];

assign trunc_ln42_31_fu_1319_p1 = mul_ln73_24_fu_290_p2[7:0];

assign trunc_ln42_32_fu_1588_p1 = mul_ln73_25_fu_295_p2[7:0];

assign trunc_ln42_33_fu_1791_p1 = mul_ln73_26_fu_292_p2[7:0];

assign trunc_ln42_34_fu_2060_p1 = mul_ln73_27_fu_293_p2[7:0];

assign trunc_ln42_35_fu_2263_p1 = mul_ln73_28_fu_291_p2[7:0];

assign trunc_ln42_fu_644_p1 = mul_ln73_fu_297_p2[7:0];

assign trunc_ln42_s_fu_821_p4 = {{mul_ln73_22_fu_294_p2[21:9]}};

assign trunc_ln_fu_618_p4 = {{mul_ln73_fu_297_p2[21:9]}};

assign xor_ln42_100_fu_2475_p2 = (or_ln42_94_fu_2470_p2 ^ 1'd1);

assign xor_ln42_101_fu_1164_p2 = (tmp_3599_fu_1156_p3 ^ 1'd1);

assign xor_ln42_102_fu_1250_p2 = (select_ln42_101_fu_1214_p3 ^ 1'd1);

assign xor_ln42_103_fu_1262_p2 = (tmp_3595_fu_1082_p3 ^ 1'd1);

assign xor_ln42_104_fu_2514_p2 = (or_ln42_95_fu_2509_p2 ^ 1'd1);

assign xor_ln42_105_fu_1367_p2 = (tmp_3605_fu_1359_p3 ^ 1'd1);

assign xor_ln42_106_fu_1453_p2 = (select_ln42_105_fu_1417_p3 ^ 1'd1);

assign xor_ln42_107_fu_1465_p2 = (tmp_3601_fu_1285_p3 ^ 1'd1);

assign xor_ln42_108_fu_2553_p2 = (or_ln42_96_fu_2548_p2 ^ 1'd1);

assign xor_ln42_109_fu_1636_p2 = (tmp_3611_fu_1628_p3 ^ 1'd1);

assign xor_ln42_110_fu_1722_p2 = (select_ln42_109_fu_1686_p3 ^ 1'd1);

assign xor_ln42_111_fu_1734_p2 = (tmp_3607_fu_1554_p3 ^ 1'd1);

assign xor_ln42_112_fu_2592_p2 = (or_ln42_97_fu_2587_p2 ^ 1'd1);

assign xor_ln42_113_fu_1839_p2 = (tmp_3617_fu_1831_p3 ^ 1'd1);

assign xor_ln42_114_fu_1925_p2 = (select_ln42_113_fu_1889_p3 ^ 1'd1);

assign xor_ln42_115_fu_1937_p2 = (tmp_3613_fu_1757_p3 ^ 1'd1);

assign xor_ln42_116_fu_2631_p2 = (or_ln42_98_fu_2626_p2 ^ 1'd1);

assign xor_ln42_117_fu_2108_p2 = (tmp_3623_fu_2100_p3 ^ 1'd1);

assign xor_ln42_118_fu_2194_p2 = (select_ln42_117_fu_2158_p3 ^ 1'd1);

assign xor_ln42_119_fu_2206_p2 = (tmp_3619_fu_2026_p3 ^ 1'd1);

assign xor_ln42_120_fu_2670_p2 = (or_ln42_99_fu_2665_p2 ^ 1'd1);

assign xor_ln42_121_fu_2311_p2 = (tmp_3629_fu_2303_p3 ^ 1'd1);

assign xor_ln42_122_fu_2397_p2 = (select_ln42_121_fu_2361_p3 ^ 1'd1);

assign xor_ln42_123_fu_2409_p2 = (tmp_3625_fu_2229_p3 ^ 1'd1);

assign xor_ln42_124_fu_2709_p2 = (or_ln42_100_fu_2704_p2 ^ 1'd1);

assign xor_ln42_125_fu_758_p2 = (tmp_3588_fu_750_p3 ^ 1'd1);

assign xor_ln42_126_fu_961_p2 = (tmp_3594_fu_953_p3 ^ 1'd1);

assign xor_ln42_127_fu_1230_p2 = (tmp_3600_fu_1222_p3 ^ 1'd1);

assign xor_ln42_128_fu_1433_p2 = (tmp_3606_fu_1425_p3 ^ 1'd1);

assign xor_ln42_129_fu_1702_p2 = (tmp_3612_fu_1694_p3 ^ 1'd1);

assign xor_ln42_130_fu_1905_p2 = (tmp_3618_fu_1897_p3 ^ 1'd1);

assign xor_ln42_131_fu_2174_p2 = (tmp_3624_fu_2166_p3 ^ 1'd1);

assign xor_ln42_132_fu_2377_p2 = (tmp_3630_fu_2369_p3 ^ 1'd1);

assign xor_ln42_94_fu_778_p2 = (select_ln42_fu_742_p3 ^ 1'd1);

assign xor_ln42_95_fu_790_p2 = (tmp_fu_610_p3 ^ 1'd1);

assign xor_ln42_96_fu_2436_p2 = (or_ln42_93_fu_2431_p2 ^ 1'd1);

assign xor_ln42_97_fu_895_p2 = (tmp_3593_fu_887_p3 ^ 1'd1);

assign xor_ln42_98_fu_981_p2 = (select_ln42_97_fu_945_p3 ^ 1'd1);

assign xor_ln42_99_fu_993_p2 = (tmp_3589_fu_813_p3 ^ 1'd1);

assign xor_ln42_fu_692_p2 = (tmp_3587_fu_684_p3 ^ 1'd1);

assign xor_ln58_70_fu_2787_p2 = (tmp_3632_fu_2767_p3 ^ 1'd1);

assign xor_ln58_71_fu_2799_p2 = (tmp_3632_fu_2767_p3 ^ tmp_3631_fu_2759_p3);

assign xor_ln58_72_fu_2805_p2 = (xor_ln58_71_fu_2799_p2 ^ 1'd1);

assign xor_ln58_73_fu_2877_p2 = (tmp_3633_fu_2861_p3 ^ 1'd1);

assign xor_ln58_74_fu_2889_p2 = (tmp_3634_fu_2869_p3 ^ 1'd1);

assign xor_ln58_75_fu_2901_p2 = (tmp_3634_fu_2869_p3 ^ tmp_3633_fu_2861_p3);

assign xor_ln58_76_fu_2907_p2 = (xor_ln58_75_fu_2901_p2 ^ 1'd1);

assign xor_ln58_77_fu_2979_p2 = (tmp_3635_fu_2963_p3 ^ 1'd1);

assign xor_ln58_78_fu_2991_p2 = (tmp_3636_fu_2971_p3 ^ 1'd1);

assign xor_ln58_79_fu_3003_p2 = (tmp_3636_fu_2971_p3 ^ tmp_3635_fu_2963_p3);

assign xor_ln58_80_fu_3009_p2 = (xor_ln58_79_fu_3003_p2 ^ 1'd1);

assign xor_ln58_81_fu_3081_p2 = (tmp_3637_fu_3065_p3 ^ 1'd1);

assign xor_ln58_82_fu_3093_p2 = (tmp_3638_fu_3073_p3 ^ 1'd1);

assign xor_ln58_83_fu_3105_p2 = (tmp_3638_fu_3073_p3 ^ tmp_3637_fu_3065_p3);

assign xor_ln58_84_fu_3111_p2 = (xor_ln58_83_fu_3105_p2 ^ 1'd1);

assign xor_ln58_85_fu_3219_p2 = (tmp_3639_reg_3601 ^ 1'd1);

assign xor_ln58_86_fu_3229_p2 = (tmp_3640_reg_3608 ^ 1'd1);

assign xor_ln58_87_fu_3239_p2 = (tmp_3640_reg_3608 ^ tmp_3639_reg_3601);

assign xor_ln58_88_fu_3243_p2 = (xor_ln58_87_fu_3239_p2 ^ 1'd1);

assign xor_ln58_89_fu_3277_p2 = (tmp_3641_reg_3621 ^ 1'd1);

assign xor_ln58_90_fu_3287_p2 = (tmp_3642_reg_3628 ^ 1'd1);

assign xor_ln58_91_fu_3297_p2 = (tmp_3642_reg_3628 ^ tmp_3641_reg_3621);

assign xor_ln58_92_fu_3301_p2 = (xor_ln58_91_fu_3297_p2 ^ 1'd1);

assign xor_ln58_fu_2775_p2 = (tmp_3631_fu_2759_p3 ^ 1'd1);

assign zext_ln42_22_fu_877_p1 = and_ln42_172_fu_871_p2;

assign zext_ln42_23_fu_1146_p1 = and_ln42_179_fu_1140_p2;

assign zext_ln42_24_fu_1349_p1 = and_ln42_186_fu_1343_p2;

assign zext_ln42_25_fu_1618_p1 = and_ln42_193_fu_1612_p2;

assign zext_ln42_26_fu_1821_p1 = and_ln42_200_fu_1815_p2;

assign zext_ln42_27_fu_2090_p1 = and_ln42_207_fu_2084_p2;

assign zext_ln42_28_fu_2293_p1 = and_ln42_214_fu_2287_p2;

assign zext_ln42_fu_674_p1 = and_ln42_fu_668_p2;

endmodule //myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s
