Analysis & Synthesis report for skeleton
Fri Apr 14 10:45:51 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated
 12. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
 15. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
 16. altpll Parameter Settings by Entity Instance
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "vga_controller:vga_ins|img_index:img_index_inst"
 19. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 20. Port Connectivity Checks: "pll:div"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 14 10:45:51 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 74                                          ;
;     Total combinational functions  ; 71                                          ;
;     Dedicated logic registers      ; 48                                          ;
; Total registers                    ; 48                                          ;
; Total pins                         ; 186                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; skeleton           ; skeleton           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File       ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/VGA_Audio_PLL.v              ;         ;
; index.mif                        ; yes             ; User Memory Initialization File  ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/index.mif                    ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/pll.v                        ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/img_index.v                  ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File            ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vga_controller.v             ;         ;
; skeleton.v                       ; yes             ; User Verilog HDL File            ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v                   ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File            ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/Reset_Delay.v                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/pll_altpll.v              ;         ;
; video_sync_generator.v           ; yes             ; Auto-Found Verilog HDL File      ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/video_sync_generator.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_oob1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf       ;         ;
+----------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                  ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Estimated Total logic elements              ; 74                                             ;
;                                             ;                                                ;
; Total combinational functions               ; 71                                             ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 20                                             ;
;     -- 3 input functions                    ; 10                                             ;
;     -- <=2 input functions                  ; 41                                             ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 34                                             ;
;     -- arithmetic mode                      ; 37                                             ;
;                                             ;                                                ;
; Total registers                             ; 48                                             ;
;     -- Dedicated logic registers            ; 48                                             ;
;     -- I/O registers                        ; 0                                              ;
;                                             ;                                                ;
; I/O pins                                    ; 186                                            ;
;                                             ;                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                              ;
;                                             ;                                                ;
; Total PLLs                                  ; 1                                              ;
;     -- PLLs                                 ; 1                                              ;
;                                             ;                                                ;
; Maximum fan-out node                        ; VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 29                                             ;
; Total fan-out                               ; 530                                            ;
; Average fan-out                             ; 1.07                                           ;
+---------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                           ; Entity Name          ; Library Name ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+----------------------+--------------+
; |skeleton                            ; 71 (0)              ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 186  ; 0            ; |skeleton                                                     ; skeleton             ; work         ;
;    |Reset_Delay:r0|                  ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                      ; Reset_Delay          ; work         ;
;    |VGA_Audio_PLL:p1|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                    ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component            ; altpll               ; work         ;
;    |vga_controller:vga_ins|          ; 44 (0)              ; 27 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                              ; vga_controller       ; work         ;
;       |video_sync_generator:LTM_ins| ; 44 (44)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins ; video_sync_generator ; work         ;
+--------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |skeleton|pll:div ; pll.v           ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; vga_controller:vga_ins|bgr_data[0..23] ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 24 ;                                      ;
+----------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 29    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; NONE                  ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 6                     ; Untyped              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; index.mif            ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_oob1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                               ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ins|img_index:img_index_inst" ;
+---------+-------+----------+------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                        ;
+---------+-------+----------+------------------------------------------------+
; address ; Input ; Info     ; Stuck at GND                                   ;
+---------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:div"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 186                         ;
; cycloneiii_ff         ; 48                          ;
;     CLR               ; 11                          ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 10                          ;
;     plain             ; 8                           ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 72                          ;
;     arith             ; 37                          ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 35                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 20                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Apr 14 10:45:27 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/VGA_Audio_PLL.v Line: 39
Warning (10463): Verilog HDL Declaration warning at CP4_processor_sj166.v(822): "final" is SystemVerilog-2005 keyword File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 822
Info (12021): Found 36 design units, including 36 entities, in source file cp4_processor_sj166.v
    Info (12023): Found entity 1: CP4_processor_sj166 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1
    Info (12023): Found entity 2: register File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 460
    Info (12023): Found entity 3: multdiv File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 478
    Info (12023): Found entity 4: counter16 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 518
    Info (12023): Found entity 5: counter32 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 559
    Info (12023): Found entity 6: div File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 618
    Info (12023): Found entity 7: mult File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 723
    Info (12023): Found entity 8: preslicer File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 827
    Info (12023): Found entity 9: reg_16 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 868
    Info (12023): Found entity 10: reg_32_writable File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 908
    Info (12023): Found entity 11: shiftregister File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 939
    Info (12023): Found entity 12: SLL_1_ctrl File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 979
    Info (12023): Found entity 13: tristate File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 993
    Info (12023): Found entity 14: XM File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1002
    Info (12023): Found entity 15: regfile_mod File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1034
    Info (12023): Found entity 16: MW File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1109
    Info (12023): Found entity 17: mux_21 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1140
    Info (12023): Found entity 18: DX File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1149
    Info (12023): Found entity 19: decoder File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1212
    Info (12023): Found entity 20: ALU File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1268
    Info (12023): Found entity 21: adder_32 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1343
    Info (12023): Found entity 22: adder_block_8bit File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1386
    Info (12023): Found entity 23: full_adder File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1486
    Info (12023): Found entity 24: SL File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1501
    Info (12023): Found entity 25: SLL_16 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1570
    Info (12023): Found entity 26: SLL_8 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1581
    Info (12023): Found entity 27: SLL_4 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1592
    Info (12023): Found entity 28: SLL_2 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1603
    Info (12023): Found entity 29: SLL_1 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1614
    Info (12023): Found entity 30: SRA File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1625
    Info (12023): Found entity 31: SRA_16 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1689
    Info (12023): Found entity 32: SRA_8 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1708
    Info (12023): Found entity 33: SRA_4 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1725
    Info (12023): Found entity 34: SRA_2 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1742
    Info (12023): Found entity 35: SRA_1 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1759
    Info (12023): Found entity 36: counter33 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 1770
Info (12021): Found 1 design units, including 1 entities, in source file imem.v
    Info (12023): Found entity 1: imem File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lcd.sv
    Info (12023): Found entity 1: lcd File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/lcd.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/img_index.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file vgamem.v
    Info (12023): Found entity 1: vgamem File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vgamem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file skeleton.v
    Info (12023): Found entity 1: skeleton File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/Reset_Delay.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(346): created implicit net for "sw_VGA" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 346
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(466): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 466
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(884): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 884
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(917): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 917
Warning (10236): Verilog HDL Implicit Net warning at CP4_processor_sj166.v(945): created implicit net for "async_ctrl" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/CP4_processor_sj166.v Line: 945
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(50): created implicit net for "inclock" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(85): created implicit net for "DLY_RST" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(86): created implicit net for "VGA_CTRL_CLK" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at skeleton.v(86): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 86
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at skeleton.v(42): object "clock" assigned a value but never read File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 42
Warning (10034): Output port "debug_data_in" at skeleton.v(35) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
Warning (10034): Output port "debug_addr" at skeleton.v(36) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
Warning (10034): Output port "leds" at skeleton.v(33) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
Warning (10034): Output port "dmem_out" at skeleton.v(35) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
Warning (10034): Output port "lcd_data" at skeleton.v(33) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
Warning (10034): Output port "seg1" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "seg2" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "seg3" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "seg4" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "seg5" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "seg6" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "seg7" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "seg8" at skeleton.v(34) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
Warning (10034): Output port "lcd_rw" at skeleton.v(32) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
Warning (10034): Output port "lcd_en" at skeleton.v(32) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
Warning (10034): Output port "lcd_rs" at skeleton.v(32) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
Warning (10034): Output port "lcd_on" at skeleton.v(32) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
Warning (10034): Output port "lcd_blon" at skeleton.v(32) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
Warning (10034): Output port "VGA_SYNC" at skeleton.v(21) has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 21
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 50
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/pll.v Line: 90
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 85
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 86
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 94
Warning (10858): Verilog HDL warning at vga_controller.v(22): object VGA_CLK_n used but never assigned File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vga_controller.v Line: 22
Warning (10230): Verilog HDL assignment warning at vga_controller.v(43): truncated value with size 32 to match size of target (19) File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vga_controller.v Line: 43
Warning (10030): Net "VGA_CLK_n" at vga_controller.v(22) has no driver or initial value, using a default initial value '0' File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vga_controller.v Line: 22
Warning (12125): Using design file video_sync_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/video_sync_generator.v Line: 1
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vga_controller.v Line: 32
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/vga_controller.v Line: 63
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/img_index.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/img_index.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/img_index.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oob1.tdf
    Info (12023): Found entity 1: altsyncram_oob1 File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_oob1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[0]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 35
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[1]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 56
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[2]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 77
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[3]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 98
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[4]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 119
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[5]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 140
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[6]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 161
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[7]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 182
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[8]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 203
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[9]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 224
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[10]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 245
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[11]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 266
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[12]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 287
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[13]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 308
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[14]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 329
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[15]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 350
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[16]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 371
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[17]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 392
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[18]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 413
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[19]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 434
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[20]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 455
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[21]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 476
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[22]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 497
        Warning (14320): Synthesized away node "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_oob1:auto_generated|q_a[23]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/altsyncram_oob1.tdf Line: 518
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/db/pll_altpll.v Line: 78
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ps2_clock" has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 29
    Warning (13040): bidirectional pin "ps2_data" has no driver File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "debug_data_in[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[8]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[9]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[10]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[11]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[12]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[13]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[14]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[15]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[16]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[17]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[18]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[19]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[20]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[21]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[22]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[23]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[24]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[25]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[26]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[27]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[28]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[29]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[30]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_data_in[31]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "debug_addr[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[8]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[9]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[10]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "debug_addr[11]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 36
    Warning (13410): Pin "leds[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "leds[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "leds[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "leds[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "leds[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "leds[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "leds[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "leds[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "dmem_out[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[8]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[9]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[10]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[11]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[12]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[13]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[14]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[15]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[16]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[17]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[18]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[19]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[20]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[21]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[22]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[23]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[24]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[25]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[26]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[27]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[28]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[29]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[30]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "dmem_out[31]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 35
    Warning (13410): Pin "lcd_data[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_data[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 33
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
    Warning (13410): Pin "lcd_en" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
    Warning (13410): Pin "lcd_rs" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
    Warning (13410): Pin "lcd_on" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
    Warning (13410): Pin "lcd_blon" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 32
    Warning (13410): Pin "seg1[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg1[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg1[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg1[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg1[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg1[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg1[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg2[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg2[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg2[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg2[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg2[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg2[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg2[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg3[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg4[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg5[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg6[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg7[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg8[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg8[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg8[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg8[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg8[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg8[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "seg8[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 34
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 21
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 22
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 23
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Saumya/Desktop/ece350_finalProject/CP4/output_files/skeleton.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 921
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "resetn" File: C:/Users/Saumya/Desktop/ece350_finalProject/CP4/skeleton.v Line: 28
Info (21057): Implemented 262 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 182 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 75 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 253 warnings
    Info: Peak virtual memory: 678 megabytes
    Info: Processing ended: Fri Apr 14 10:45:51 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Saumya/Desktop/ece350_finalProject/CP4/output_files/skeleton.map.smsg.


