// Seed: 2984036336
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = ~id_1;
  id_6(
      -1 <-> 1'b0, id_5, id_5
  );
  wire id_7;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    id_4
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2;
  always
    if (-1) id_1 = id_1;
    else disable id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_3, id_4;
endmodule
