# Basic HDL
Description of basic digital circuits using HDL.
The development is generated by means of free software tools until the moment where punctual synthesis tools are required for a certain platform.

## Free sw packages used:
* [Teros HDL](https://terostechnology.github.io/terosHDLdoc/) (vscode framework)
* [GHDL + Yosys](https://github.com/YosysHQ/fpga-toolchain#installation) (simulation and synthesis)
* [Netlistsvg](https://github.com/nturley/netlistsvg) (Alternative schematic viewer)