*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: D:\Home\DV\verification\axi_verification
INFO: Auto-config - VLOG: D:\Home\DV\verification\axi_verification
INFO: Auto-config - Wrote:
    .dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  D:\Home\DV\verification\axi_verification\.dvt\default.build
    -f D:\Home\DV\verification\axi_verification\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in D:\Home\DV\verification\axi_verification\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [131 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_pkg.sv ...
Loading (2) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh ...
Loading (3) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_version_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_version_defines.svh [152 ms, 151 lines, SystemVerilog_2012] ...
Loading (4) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_global_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_global_defines.svh [1 ms, 61 lines, SystemVerilog_2012] ...
Loading (5) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_message_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_message_defines.svh [0 ms, 539 lines, SystemVerilog_2012] ...
Loading (6) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_phase_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_phase_defines.svh [0 ms, 130 lines, SystemVerilog_2012] ...
Loading (7) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_object_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_object_defines.svh [0 ms, 3815 lines, SystemVerilog_2012] ...
Loading (8) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_printer_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_printer_defines.svh [0 ms, 423 lines, SystemVerilog_2012] ...
Loading (9) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_tlm_defines.svh ...
Loading (10) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_tlm_defines.svh [0 ms, 617 lines, SystemVerilog_2012] ...
Loading (11) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_sequence_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_sequence_defines.svh [0 ms, 456 lines, SystemVerilog_2012] ...
Loading (12) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_callback_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_callback_defines.svh [0 ms, 301 lines, SystemVerilog_2012] ...
Loading (13) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_reg_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_reg_defines.svh [0 ms, 69 lines, SystemVerilog_2012] ...
Loading (14) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_deprecated_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\macros\uvm_deprecated_defines.svh [0 ms, 252 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Loading (15) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_dpi.svh ...
Loading (16) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_hdl.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_hdl.svh [69 ms, 164 lines, SystemVerilog_2012] ...
Loading (17) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_svcmd_dpi.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_svcmd_dpi.svh [2 ms, 66 lines, SystemVerilog_2012] ...
Loading (18) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_regex.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_regex.svh [1 ms, 89 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dpi\uvm_dpi.svh [0 ms, 44 lines, SystemVerilog_2012] ...
Loading (19) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_base.svh ...
Loading (20) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_coreservice.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_coreservice.svh [18 ms, 224 lines, SystemVerilog_2012] ...
Loading (21) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_version.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_version.svh [1 ms, 39 lines, SystemVerilog_2012] ...
Loading (22) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_object_globals.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_object_globals.svh [14 ms, 658 lines, SystemVerilog_2012] ...
Loading (23) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_misc.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_misc.svh [59 ms, 754 lines, SystemVerilog_2012] ...
Loading (24) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_object.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_object.svh [34 ms, 1331 lines, SystemVerilog_2012] ...
Loading (25) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_pool.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_pool.svh [13 ms, 348 lines, SystemVerilog_2012] ...
Loading (26) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_queue.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_queue.svh [7 ms, 204 lines, SystemVerilog_2012] ...
Loading (27) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_factory.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_factory.svh [56 ms, 1790 lines, SystemVerilog_2012] ...
Loading (28) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_registry.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_registry.svh [8 ms, 381 lines, SystemVerilog_2012] ...
Loading (29) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_spell_chkr.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_spell_chkr.svh [8 ms, 204 lines, SystemVerilog_2012] ...
Loading (30) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_resource.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_resource.svh [37 ms, 1695 lines, SystemVerilog_2012] ...
Loading (31) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_specializations.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_specializations.svh [12 ms, 171 lines, SystemVerilog_2012] ...
Loading (32) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_db.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_resource_db.svh [12 ms, 400 lines, SystemVerilog_2012] ...
Loading (33) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_config_db.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_config_db.svh [13 ms, 411 lines, SystemVerilog_2012] ...
Loading (34) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_printer.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_printer.svh [27 ms, 1232 lines, SystemVerilog_2012] ...
Loading (35) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_comparer.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_comparer.svh [9 ms, 423 lines, SystemVerilog_2012] ...
Loading (36) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_packer.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_packer.svh [19 ms, 1038 lines, SystemVerilog_2012] ...
Loading (37) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_links.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_links.svh [7 ms, 371 lines, SystemVerilog_2012] ...
Loading (38) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_database.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_database.svh [9 ms, 433 lines, SystemVerilog_2012] ...
Loading (39) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_stream.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_stream.svh [8 ms, 592 lines, SystemVerilog_2012] ...
Loading (40) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_recorder.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_recorder.svh [16 ms, 1141 lines, SystemVerilog_2012] ...
Loading (41) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_event_callback.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_event_callback.svh [1 ms, 91 lines, SystemVerilog_2012] ...
Loading (42) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_event.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_event.svh [3 ms, 395 lines, SystemVerilog_2012] ...
Loading (43) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh [2 ms, 210 lines, SystemVerilog_2012] ...
Loading (44) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_callback.svh ...
Loading (45) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_callback.svh [20 ms, 1199 lines, SystemVerilog_2012] ...
Loading (46) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_message.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_message.svh [13 ms, 940 lines, SystemVerilog_2012] ...
Loading (47) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_catcher.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_catcher.svh [15 ms, 713 lines, SystemVerilog_2012] ...
Loading (48) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_server.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_server.svh [16 ms, 923 lines, SystemVerilog_2012] ...
Loading (49) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_handler.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_handler.svh [18 ms, 801 lines, SystemVerilog_2012] ...
Loading (50) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_object.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_object.svh [5 ms, 660 lines, SystemVerilog_2012] ...
Loading (51) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh [7 ms, 781 lines, SystemVerilog_2012] ...
Loading (52) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_phase.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_phase.svh [44 ms, 2254 lines, SystemVerilog_2012] ...
Loading (53) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_domain.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_domain.svh [6 ms, 219 lines, SystemVerilog_2012] ...
Loading (54) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_bottomup_phase.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_bottomup_phase.svh [4 ms, 113 lines, SystemVerilog_2012] ...
Loading (55) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_topdown_phase.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_topdown_phase.svh [4 ms, 115 lines, SystemVerilog_2012] ...
Loading (56) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_task_phase.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_task_phase.svh [4 ms, 162 lines, SystemVerilog_2012] ...
Loading (57) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_common_phases.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_common_phases.svh [3 ms, 452 lines, SystemVerilog_2012] ...
Loading (58) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_runtime_phases.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_runtime_phases.svh [5 ms, 556 lines, SystemVerilog_2012] ...
Loading (59) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh ...
Loading (60) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_root.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_root.svh [24 ms, 1073 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh [34 ms, 3639 lines, SystemVerilog_2012] ...
Loading (61) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_objection.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_objection.svh [20 ms, 1454 lines, SystemVerilog_2012] ...
Loading (62) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_heartbeat.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_heartbeat.svh [6 ms, 342 lines, SystemVerilog_2012] ...
Loading (63) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_globals.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_globals.svh [6 ms, 565 lines, SystemVerilog_2012] ...
Loading (64) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_cmdline_processor.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_cmdline_processor.svh [4 ms, 462 lines, SystemVerilog_2012] ...
Loading (65) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_traversal.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_traversal.svh [4 ms, 289 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_base.svh [0 ms, 113 lines, SystemVerilog_2012] ...
Loading (66) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_dap.svh ...
Loading (67) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_get_dap_base.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_get_dap_base.svh [0 ms, 84 lines, SystemVerilog_2012] ...
Loading (68) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_simple_lock_dap.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_simple_lock_dap.svh [3 ms, 179 lines, SystemVerilog_2012] ...
Loading (69) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_get_to_lock_dap.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_get_to_lock_dap.svh [2 ms, 155 lines, SystemVerilog_2012] ...
Loading (70) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_before_get_dap.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_before_get_dap.svh [2 ms, 185 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_dap.svh [0 ms, 35 lines, SystemVerilog_2012] ...
Loading (71) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm.svh ...
Loading (72) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_ifs.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_ifs.svh [1 ms, 219 lines, SystemVerilog_2012] ...
Loading (73) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_ifs.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_ifs.svh [2 ms, 253 lines, SystemVerilog_2012] ...
Loading (74) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_port_base.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_port_base.svh [13 ms, 793 lines, SystemVerilog_2012] ...
Loading (75) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_imps.svh [0 ms, 229 lines, SystemVerilog_2012] ...
Loading (76) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_imps.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_imps.svh [10 ms, 317 lines, SystemVerilog_2012] ...
Loading (77) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_ports.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_ports.svh [8 ms, 263 lines, SystemVerilog_2012] ...
Loading (78) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_exports.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_exports.svh [8 ms, 260 lines, SystemVerilog_2012] ...
Loading (79) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_analysis_port.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_analysis_port.svh [2 ms, 156 lines, SystemVerilog_2012] ...
Loading (80) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifo_base.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifo_base.svh [1 ms, 253 lines, SystemVerilog_2012] ...
Loading (81) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifos.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_fifos.svh [2 ms, 239 lines, SystemVerilog_2012] ...
Loading (82) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_req_rsp.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm_req_rsp.svh [1 ms, 349 lines, SystemVerilog_2012] ...
Loading (83) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_connections.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_sqr_connections.svh [3 ms, 84 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm1\uvm_tlm.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (84) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_comps.svh ...
Loading (85) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_pair.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_pair.svh [3 ms, 171 lines, SystemVerilog_2012] ...
Loading (86) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_policies.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_policies.svh [1 ms, 142 lines, SystemVerilog_2012] ...
Loading (87) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_in_order_comparator.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_in_order_comparator.svh [1 ms, 260 lines, SystemVerilog_2012] ...
Loading (88) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_algorithmic_comparator.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_algorithmic_comparator.svh [2 ms, 135 lines, SystemVerilog_2012] ...
Loading (89) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_random_stimulus.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_random_stimulus.svh [3 ms, 132 lines, SystemVerilog_2012] ...
Loading (90) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_subscriber.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_subscriber.svh [0 ms, 68 lines, SystemVerilog_2012] ...
Loading (91) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_monitor.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_monitor.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (92) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_driver.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_driver.svh [1 ms, 89 lines, SystemVerilog_2012] ...
Loading (93) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_push_driver.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_push_driver.svh [0 ms, 97 lines, SystemVerilog_2012] ...
Loading (94) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_scoreboard.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_scoreboard.svh [0 ms, 56 lines, SystemVerilog_2012] ...
Loading (95) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_agent.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_agent.svh [2 ms, 136 lines, SystemVerilog_2012] ...
Loading (96) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_env.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_env.svh [0 ms, 54 lines, SystemVerilog_2012] ...
Loading (97) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_test.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_test.svh [0 ms, 82 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\comps\uvm_comps.svh [0 ms, 37 lines, SystemVerilog_2012] ...
Loading (98) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_seq.svh ...
Loading (99) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_item.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_item.svh [4 ms, 498 lines, SystemVerilog_2012] ...
Loading (100) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_base.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_base.svh [20 ms, 1775 lines, SystemVerilog_2012] ...
Loading (101) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_analysis_fifo.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_analysis_fifo.svh [0 ms, 39 lines, SystemVerilog_2012] ...
Loading (102) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_param_base.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_param_base.svh [5 ms, 460 lines, SystemVerilog_2012] ...
Loading (103) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer.svh [2 ms, 347 lines, SystemVerilog_2012] ...
Loading (104) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_push_sequencer.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_push_sequencer.svh [0 ms, 85 lines, SystemVerilog_2012] ...
Loading (105) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_base.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_base.svh [14 ms, 1405 lines, SystemVerilog_2012] ...
Loading (106) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence.svh [2 ms, 148 lines, SystemVerilog_2012] ...
Loading (107) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh [12 ms, 813 lines, SystemVerilog_2012] ...
Loading (108) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh [4 ms, 301 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_seq.svh [0 ms, 40 lines, SystemVerilog_2012] ...
Loading (109) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2.svh ...
Loading (110) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_defines.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_defines.svh [0 ms, 45 lines, SystemVerilog_2012] ...
Loading (111) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_time.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_time.svh [3 ms, 333 lines, SystemVerilog_2012] ...
Loading (112) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh [13 ms, 1053 lines, SystemVerilog_2012] ...
Loading (113) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ifs.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ifs.svh [1 ms, 178 lines, SystemVerilog_2012] ...
Loading (114) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_imps.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_imps.svh [1 ms, 203 lines, SystemVerilog_2012] ...
Loading (115) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ports.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_ports.svh [2 ms, 75 lines, SystemVerilog_2012] ...
Loading (116) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_exports.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_exports.svh [3 ms, 65 lines, SystemVerilog_2012] ...
Loading (117) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets_base.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets_base.svh [3 ms, 195 lines, SystemVerilog_2012] ...
Loading (118) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_sockets.svh [4 ms, 435 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2.svh [0 ms, 30 lines, SystemVerilog_2012] ...
Loading (119) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_model.svh ...
Loading (120) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_item.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_item.svh [5 ms, 316 lines, SystemVerilog_2012] ...
Loading (121) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_adapter.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_adapter.svh [2 ms, 254 lines, SystemVerilog_2012] ...
Loading (122) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_predictor.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_predictor.svh [2 ms, 265 lines, SystemVerilog_2012] ...
Loading (123) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_sequence.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_sequence.svh [6 ms, 548 lines, SystemVerilog_2012] ...
Loading (124) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_cbs.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_cbs.svh [2 ms, 530 lines, SystemVerilog_2012] ...
Loading (125) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_backdoor.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_backdoor.svh [4 ms, 348 lines, SystemVerilog_2012] ...
Loading (126) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh [22 ms, 2013 lines, SystemVerilog_2012] ...
Loading (127) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg_field.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg_field.svh [10 ms, 1005 lines, SystemVerilog_2012] ...
Loading (128) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh [36 ms, 3102 lines, SystemVerilog_2012] ...
Loading (129) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh [6 ms, 330 lines, SystemVerilog_2012] ...
Loading (130) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_fifo.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_fifo.svh [2 ms, 311 lines, SystemVerilog_2012] ...
Loading (131) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_file.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_file.svh [5 ms, 501 lines, SystemVerilog_2012] ...
Loading (132) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem_mam.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem_mam.svh [14 ms, 1019 lines, SystemVerilog_2012] ...
Loading (133) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg.svh [27 ms, 1554 lines, SystemVerilog_2012] ...
Loading (134) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh [21 ms, 2410 lines, SystemVerilog_2012] ...
Loading (135) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh [28 ms, 2225 lines, SystemVerilog_2012] ...
Loading (136) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_block.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_block.svh [20 ms, 2272 lines, SystemVerilog_2012] ...
Loading (137) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_hw_reset_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_hw_reset_seq.svh [1 ms, 172 lines, SystemVerilog_2012] ...
Loading (138) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_bit_bash_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_bit_bash_seq.svh [5 ms, 303 lines, SystemVerilog_2012] ...
Loading (139) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_walk_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_walk_seq.svh [4 ms, 300 lines, SystemVerilog_2012] ...
Loading (140) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh [6 ms, 308 lines, SystemVerilog_2012] ...
Loading (141) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_access_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_access_seq.svh [6 ms, 366 lines, SystemVerilog_2012] ...
Loading (142) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh [9 ms, 486 lines, SystemVerilog_2012] ...
Loading (143) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_built_in_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_built_in_seq.svh [3 ms, 139 lines, SystemVerilog_2012] ...
Loading (144) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh [6 ms, 175 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_model.svh [0 ms, 444 lines, SystemVerilog_2012] ...
Done C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_pkg.sv [0 ms, 43 lines, SystemVerilog_2012] ...
Loading (145) D:\Home\DV\verification\axi_verification\src\axi_if.sv ...
Done D:\Home\DV\verification\axi_verification\src\axi_if.sv [8 ms, 115 lines, SystemVerilog_2012] ...
Loading (146) D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv [17 ms, 719 lines, SystemVerilog_2012] ...
Loading (147) D:\Home\DV\verification\axi_verification\src\axicb_mst_switch.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_mst_switch.sv [3 ms, 173 lines, SystemVerilog_2012] ...
Loading (148) D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv [3 ms, 164 lines, SystemVerilog_2012] ...
Loading (149) D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_wr.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_wr.sv [2 ms, 217 lines, SystemVerilog_2012] ...
Loading (150) D:\Home\DV\verification\axi_verification\src\axicb_pipeline.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_pipeline.sv [1 ms, 104 lines, SystemVerilog_2012] ...
Loading (151) D:\Home\DV\verification\axi_verification\src\axicb_round_robin.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_round_robin.sv [3 ms, 175 lines, SystemVerilog_2012] ...
Loading (152) D:\Home\DV\verification\axi_verification\src\axicb_round_robin_core.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_round_robin_core.sv [1 ms, 227 lines, SystemVerilog_2012] ...
Loading (153) D:\Home\DV\verification\axi_verification\src\axicb_scfifo.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_scfifo.sv [1 ms, 153 lines, SystemVerilog_2012] ...
Loading (154) D:\Home\DV\verification\axi_verification\src\axicb_scfifo_ram.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_scfifo_ram.sv [2 ms, 42 lines, SystemVerilog_2012] ...
Loading (155) D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv [8 ms, 707 lines, SystemVerilog_2012] ...
Loading (156) D:\Home\DV\verification\axi_verification\src\axicb_slv_switch.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_slv_switch.sv [0 ms, 183 lines, SystemVerilog_2012] ...
Loading (157) D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv [2 ms, 318 lines, SystemVerilog_2012] ...
Loading (158) D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv [3 ms, 308 lines, SystemVerilog_2012] ...
Loading (159) D:\Home\DV\verification\axi_verification\src\axicb_switch_top.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_switch_top.sv [6 ms, 554 lines, SystemVerilog_2012] ...
Loading (160) D:\Home\DV\verification\axi_verification\test\packages\axi_globals_pkg.sv ...
Done D:\Home\DV\verification\axi_verification\test\packages\axi_globals_pkg.sv [0 ms, 82 lines, SystemVerilog_2012] ...
Loading (161) D:\Home\DV\verification\axi_verification\test\packages\axi_stimulus_pkg.sv ...
Optimizing (162) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh ...
Loading (163) D:\Home\DV\verification\axi_verification\test\axi_mst_txn.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_mst_txn.sv [13 ms, 468 lines, SystemVerilog_2012] ...
Loading (164) D:\Home\DV\verification\axi_verification\test\axi_slv_txn.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_slv_txn.sv [4 ms, 251 lines, SystemVerilog_2012] ...
Loading (165) D:\Home\DV\verification\axi_verification\test\axi_virtual_sequencer.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_virtual_sequencer.sv [3 ms, 14 lines, SystemVerilog_2012] ...
Loading (166) D:\Home\DV\verification\axi_verification\test\axi_base_sequence.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_base_sequence.sv [9 ms, 279 lines, SystemVerilog_2012] ...
Done D:\Home\DV\verification\axi_verification\test\packages\axi_stimulus_pkg.sv [0 ms, 20 lines, SystemVerilog_2012] ...
Loading (167) D:\Home\DV\verification\axi_verification\test\packages\axi_env_pkg.sv ...
Optimizing (168) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh ...
Loading (169) D:\Home\DV\verification\axi_verification\test\axi_master_driver.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_master_driver.sv [6 ms, 285 lines, SystemVerilog_2012] ...
Loading (170) D:\Home\DV\verification\axi_verification\test\axi_master_monitor.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_master_monitor.sv [3 ms, 192 lines, SystemVerilog_2012] ...
Loading (171) D:\Home\DV\verification\axi_verification\test\axi_master_agent.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_master_agent.sv [1 ms, 54 lines, SystemVerilog_2012] ...
Loading (172) D:\Home\DV\verification\axi_verification\test\axi_slave_driver.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_slave_driver.sv [5 ms, 172 lines, SystemVerilog_2012] ...
Loading (173) D:\Home\DV\verification\axi_verification\test\axi_slave_monitor.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_slave_monitor.sv [4 ms, 128 lines, SystemVerilog_2012] ...
Loading (174) D:\Home\DV\verification\axi_verification\test\axi_slave_agent.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_slave_agent.sv [2 ms, 45 lines, SystemVerilog_2012] ...
Loading (175) D:\Home\DV\verification\axi_verification\test\axi_ms_scoreboard.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_ms_scoreboard.sv [3 ms, 180 lines, SystemVerilog_2012] ...
Loading (176) D:\Home\DV\verification\axi_verification\test\axi_env.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_env.sv [3 ms, 46 lines, SystemVerilog_2012] ...
Done D:\Home\DV\verification\axi_verification\test\packages\axi_env_pkg.sv [0 ms, 24 lines, SystemVerilog_2012] ...
Loading (177) D:\Home\DV\verification\axi_verification\test\packages\axi_test_pkg.sv ...
Optimizing (178) C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\uvm_macros.svh ...
Loading (179) D:\Home\DV\verification\axi_verification\test\axi_base_test.sv ...
Done D:\Home\DV\verification\axi_verification\test\axi_base_test.sv [3 ms, 111 lines, SystemVerilog_2012] ...
Done D:\Home\DV\verification\axi_verification\test\packages\axi_test_pkg.sv [0 ms, 10 lines, SystemVerilog_2012] ...
Loading (180) D:\Home\DV\verification\axi_verification\test\tb_top.sv ...
Done D:\Home\DV\verification\axi_verification\test\tb_top.sv [6 ms, 467 lines, SystemVerilog_2012] ...
Loading (181) D:\Home\DV\verification\axi_verification\src\axicb_crossbar_lite_top.sv ...
Loading (182) D:\Home\DV\verification\axi_verification\src\axicb_checker.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_checker.sv [0 ms, 11 lines, SystemVerilog_2012] ...
Done D:\Home\DV\verification\axi_verification\src\axicb_crossbar_lite_top.sv [7 ms, 950 lines, SystemVerilog_2012] ...
Loading (183) D:\Home\DV\verification\axi_verification\src\axicb_crossbar_top.sv ...
Loading (184) D:\Home\DV\verification\axi_verification\src\axicb_checker.sv ...
Done D:\Home\DV\verification\axi_verification\src\axicb_checker.sv [0 ms, 11 lines, SystemVerilog_2012] ...
Done D:\Home\DV\verification\axi_verification\src\axicb_crossbar_top.sv [12 ms, 1601 lines, SystemVerilog_2012] ...
*** Done invocation #1 [1309 ms] ***
*** Total number of lines [85 359] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [3 ms] ...
Performing post full build step 2 (RI) [12 ms] ...
Performing post full build step 3 (RCP) [197 ms] ...
*** Warning: SYSTEM_VERILOG_2012: Expecting `endif label 'UVM_CMDLINE_PROCESSOR_SV' found 'UVM_CMDLINE_PROC_PKG_SV'
    at line 460 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_cmdline_processor.svh:460 [compile index 1][invocation 1]

*** Files summary [184 total, 178 unique, 3 optimized] ***
*** Done SystemVerilog build [1s.687ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [9 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file

*** Top design candidates: work.tb_top, work.axicb_crossbar_lite_top
Performing mixed post full build step (MIXED - ELAB) [1951 ms] ...
Performing mixed post full build step (MIXED - UNEL) [58 ms] ...
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'report_ok' of '1-bit' type from 'uvm_report_catcher::process_al...' of '32-bit' type
    at line 588 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_report_server.svh:588 [compile index 48]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'replace' of '1-bit' type from 'replace' of '32-bit' type
    at line 789 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_root.svh:789 [compile index 60]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'verbosity' of '32-bit' type from 'UVM_INFO' of '2-bit' type
    at line 3146 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3146 [compile index 59]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'verbosity' of '32-bit' type from 'UVM_INFO' of '2-bit' type
    at line 3272 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3272 [compile index 59]

*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_LOW' of signed type
    at line 3320 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3320 [compile index 59]

*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_MEDIUM' of signed type
    at line 3322 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3322 [compile index 59]

*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_HIGH' of signed type
    at line 3324 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3324 [compile index 59]

*** Warning: CASE_ITEM_SIGNING_MISMATCH: Comparison between case expression 'recording_detail' of unsigned type and item expression 'UVM_FULL' of signed type
    at line 3326 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3326 [compile index 59]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'recording_detail' of '32-bit' type
    at line 3328 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3328 [compile index 59]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'enable_stop_interrupt' of '32-bit' type
    at line 3334 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3334 [compile index 59]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'recording_detail' of '32-bit' type from 'value' of '4096-bit' type
    at line 3353 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3353 [compile index 59]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'args[4].atoi()' of '32-bit' type
    at line 3409 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_component.svh:3409 [compile index 59]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'q.size()' of '32-bit' type for function of '1-bit' return type
    at line 193 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_database.svh:193 [compile index 38]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'lhs' of '64-bit' type from 'lhs' of '4096-bit' type
    at line 151 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_comparer.svh:151 [compile index 35]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'rhs' of '64-bit' type from 'rhs' of '4096-bit' type
    at line 151 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_comparer.svh:151 [compile index 35]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'mask' of '64-bit' type from '- 1' of '32-bit' type
    at line 210 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_comparer.svh:210 [compile index 35]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'is_non_null' of '8-bit' type from 'm_bits[count +: 4]' of '4-bit' type
    at line 842 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_packer.svh:842 [compile index 36]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'threshold' of '32-bit' type
    at line 189 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh:189 [compile index 43]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'num_waiters' of '32-bit' type
    at line 190 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh:190 [compile index 43]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'at_threshold' of '1-bit' type
    at line 191 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh:191 [compile index 43]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'auto_reset' of '1-bit' type
    at line 192 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_barrier.svh:192 [compile index 43]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'q.size()' of '32-bit' type for function of '1-bit' return type
    at line 378 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_tr_stream.svh:378 [compile index 39]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_set' of '1-bit' type
    at line 175 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_set_before_get_dap.svh:175 [compile index 70]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'v' of '32-bit' type
    at line 876 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_recorder.svh:876 [compile index 40]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'value' of '4096-bit' type from 'uvm_string_to_bits()' of '115200-bit' type
    at line 934 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_recorder.svh:934 [compile index 40]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'num_waiters' of '32-bit' type
    at line 216 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_event.svh:216 [compile index 42]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'on' of '1-bit' type
    at line 217 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_event.svh:217 [compile index 42]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning '$cast()' of '32-bit' type for function of '1-bit' return type
    at line 204 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_callback.svh:204 [compile index 44]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'warned' of '1-bit' type from 'm_cb_find_name()' of '32-bit' type
    at line 253 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_callback.svh:253 [compile index 44]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning '$cast()' of '32-bit' type for function of '1-bit' return type
    at line 569 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_callback.svh:569 [compile index 44]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'begin_time' of '64-bit' type from '- 1' of '32-bit' type
    at line 462 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh:462 [compile index 51]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'end_time' of '64-bit' type from '- 1' of '32-bit' type
    at line 463 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh:463 [compile index 51]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'accept_time' of '64-bit' type from '- 1' of '32-bit' type
    at line 464 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh:464 [compile index 51]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'end_time' of '64-bit' type from '- 1' of '32-bit' type
    at line 719 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh:719 [compile index 51]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'end_time' of '64-bit' type from '- 1' of '32-bit' type
    at line 742 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\base\uvm_transaction.svh:742 [compile index 51]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'depth' of '32-bit' type
    at line 452 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_item.svh:452 [compile index 99]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_locked' of '1-bit' type
    at line 145 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\dap\uvm_get_to_lock_dap.svh:145 [compile index 69]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_num_last_reqs' of '32-bit' type
    at line 241 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_param_base.svh:241 [compile index 102]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_num_last_rsps' of '32-bit' type
    at line 242 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequencer_param_base.svh:242 [compile index 102]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'min_random_count' of '32-bit' type
    at line 790 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh:790 [compile index 107]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'max_random_count' of '32-bit' type
    at line 791 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh:791 [compile index 107]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'sequence_count' of '32-bit' type
    at line 793 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh:793 [compile index 107]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'seqs_distrib[typ]' of '32-bit' type
    at line 807 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh:807 [compile index 107]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'scope_separator' of '8-bit' type from 'UVM_DEC' of '32-bit' type
    at line 807 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_library.svh:807 [compile index 107]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'lhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 120 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:120 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'rhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 120 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:120 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 125 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:125 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 129 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:129 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'req_kind' of '32-bit' type from 'l_kind' of '10-bit' type
    at line 201 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:201 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'lhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 221 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:221 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'rhs' of '64-bit' type from 'l_count' of '32-bit' type
    at line 221 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:221 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 226 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:226 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'l_count' of '32-bit' type
    at line 230 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\seq\uvm_sequence_builtin.svh:230 [compile index 108]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_streaming_width' of '32-bit' type
    at line 393 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:393 [compile index 112]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'm_data[i]' of '8-bit' type from '__var' of '32-bit' type
    at line 549 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:549 [compile index 112]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'm_byte_enable[i]' of '8-bit' type from '__var' of '32-bit' type
    at line 555 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:555 [compile index 112]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_length' of '32-bit' type
    at line 569 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:569 [compile index 112]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_byte_enable_length' of '32-bit' type
    at line 570 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:570 [compile index 112]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_streaming_width' of '32-bit' type
    at line 572 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:572 [compile index 112]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_data[i]' of '8-bit' type
    at line 575 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:575 [compile index 112]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'm_byte_enable[i]' of '8-bit' type
    at line 578 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\tlm2\uvm_tlm2_generic_payload.svh:578 [compile index 112]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 662 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh:662 [compile index 126]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 689 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh:689 [compile index 126]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 1089 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh:1089 [compile index 126]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 1110 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_field.svh:1110 [compile index 126]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 633 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:633 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 682 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:682 [compile index 128]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from '- 1' of '32-bit' type
    at line 1296 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:1296 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'm_hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 1418 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:1418 [compile index 128]

*** Warning: WIDTH_MISMATCH_PADDING: Returning '- 1' of '32-bit' type for function of '64-bit' return type
    at line 1720 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:1720 [compile index 128]

*** Warning: WIDTH_MISMATCH_PADDING: Returning '- 1' of '32-bit' type for function of '64-bit' return type
    at line 1728 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:1728 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 1941 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:1941 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 1962 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:1962 [compile index 128]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'byte_en' of '64-bit' type from '- 1' of '32-bit' type
    at line 2287 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:2287 [compile index 128]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'byte_en' of '64-bit' type from '- 1' of '32-bit' type
    at line 2545 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:2545 [compile index 128]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'rw.value[0]' of '64-bit' type
    at line 2688 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:2688 [compile index 128]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'slice' of '64-bit' type
    at line 2695 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:2695 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'val' of '64-bit' type from 'value' of '1024-bit' type
    at line 2725 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:2725 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'slice' of '64-bit' type from 'value' of '1024-bit' type
    at line 2732 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:2732 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'parent_map.get_submap_offset()' of '64-bit' type
    at line 3020 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:3020 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'this_map.get_base_addr()' of '64-bit' type
    at line 3020 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg.svh:3020 [compile index 128]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 309 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_file.svh:309 [compile index 131]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'size' of '64-bit' type for function of '32-bit' return type
    at line 1099 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_vreg.svh:1099 [compile index 133]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 2006 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_block.svh:2006 [compile index 136]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'root_hdl_paths.exists()' of '32-bit' type for function of '1-bit' return type
    at line 2123 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_block.svh:2123 [compile index 136]

*** Warning: WIDTH_MISMATCH_PADDING: Returning '- 1' of '32-bit' type for function of '64-bit' return type
    at line 1218 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:1218 [compile index 134]

*** Warning: WIDTH_MISMATCH_PADDING: Returning '- 1' of '32-bit' type for function of '64-bit' return type
    at line 1226 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:1226 [compile index 134]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'slice' of '64-bit' type from 'value' of '1024-bit' type
    at line 2074 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2074 [compile index 134]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'rw.value[mem_idx]' of '64-bit' type from 'val' of '1024-bit' type
    at line 2085 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2085 [compile index 134]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'rw.value[mem_idx]' of '64-bit' type
    at line 2128 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2128 [compile index 134]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '1024-bit' type from 'slice' of '64-bit' type
    at line 2135 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2135 [compile index 134]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Returning 'm_hdl_paths_pool.exists()' of '32-bit' type for function of '1-bit' return type
    at line 2204 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2204 [compile index 134]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'parent_map.get_submap_offset()' of '64-bit' type
    at line 2325 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2325 [compile index 134]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'offset' of '32-bit' type from 'this_map.get_base_addr()' of '64-bit' type
    at line 2325 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2325 [compile index 134]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'value' of '64-bit' type from 'get_n_bits()' of '32-bit' type
    at line 2353 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_mem.svh:2353 [compile index 134]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from '- 1' of '32-bit' type
    at line 840 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:840 [compile index 135]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from '- 1' of '32-bit' type
    at line 973 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:973 [compile index 135]

*** Warning: WIDTH_MISMATCH_PADDING: Returning '- 1' of '32-bit' type for function of '64-bit' return type
    at line 1531 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:1531 [compile index 135]

*** Warning: WIDTH_MISMATCH_PADDING: Returning '- 1' of '32-bit' type for function of '64-bit' return type
    at line 1536 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:1536 [compile index 135]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'byte_en' of '8-bit' type from '- 1' of '32-bit' type
    at line 1842 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:1842 [compile index 135]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'byte_en' of '8-bit' type from '- 1' of '32-bit' type
    at line 1986 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:1986 [compile index 135]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'data' of '64-bit' type from 'curr_byte' of '32-bit' type
    at line 2045 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:2045 [compile index 135]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'curr_byte_' of '32-bit' type from 'data' of '64-bit' type
    at line 2066 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_map.svh:2066 [compile index 135]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from '- 1' of '32-bit' type
    at line 110 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh:110 [compile index 129]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 116 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh:116 [compile index 129]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'idx' of '32-bit' type from 'm_idx.get()' of '64-bit' type
    at line 125 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh:125 [compile index 129]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'idx' of '32-bit' type from 'm_idx.get_mirrored_value()' of '64-bit' type
    at line 156 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh:156 [compile index 129]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'rw.value[0]' of '64-bit' type from 'm_idx' of '32-bit' type
    at line 303 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_indirect.svh:303 [compile index 129]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'rw.byte_en[i]' of '1-bit' type from 'gp.m_byte_enable[i]' of '8-bit' type
    at line 241 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_adapter.svh:241 [compile index 121]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'byte_en' of '8-bit' type from '- 1' of '32-bit' type
    at line 149 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_predictor.svh:149 [compile index 122]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'byte_en' of '64-bit' type from 'byte_en' of '8-bit' type
    at line 207 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_predictor.svh:207 [compile index 122]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'reset' of '64-bit' type from '32'h0' of '32-bit' type
    at line 79 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_fifo.svh:79 [compile index 130]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'be' of '8-bit' type from '- 1' of '32-bit' type
    at line 228 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\uvm_reg_fifo.svh:228 [compile index 130]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'dc_mask[next_lsb]' of '1-bit' type from 'dc' of '32-bit' type
    at line 120 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_bit_bash_seq.svh:120 [compile index 138]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 127 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_walk_seq.svh:127 [compile index 139]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 157 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_walk_seq.svh:157 [compile index 139]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 116 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh:116 [compile index 140]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 124 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh:124 [compile index 140]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 132 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh:132 [compile index 140]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 145 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh:145 [compile index 140]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'k' of '32-bit' type
    at line 151 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_mem_access_seq.svh:151 [compile index 140]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 274 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh:274 [compile index 142]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 281 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh:281 [compile index 142]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 293 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh:293 [compile index 142]

*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'offset' of '64-bit' type from 'offset' of '32-bit' type
    at line 303 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_shared_access_seq.svh:303 [compile index 142]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'd' of '64-bit' type from 'value' of '1024-bit' type
    at line 138 in C:\Users\Lenovo\.vscode\extensions\amiq.dvt-24.1.5\dvt_home\common\predefined_projects\libs\uvm-1.2\src\reg\sequences\uvm_reg_mem_hdl_paths_seq.svh:138 [compile index 144]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'sa' of '2-bit' type from 'master_id' of '32-bit' type
    at line 85 in D:\Home\DV\verification\axi_verification\test\axi_master_monitor.sv:85 [compile index 170]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'sa' of '2-bit' type from 'master_id' of '32-bit' type
    at line 152 in D:\Home\DV\verification\axi_verification\test\axi_master_monitor.sv:152 [compile index 170]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'sa' of '2-bit' type from '$clog2()' of '32-bit' type
    at line 63 in D:\Home\DV\verification\axi_verification\test\axi_slave_monitor.sv:63 [compile index 173]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'da' of '2-bit' type from 'slave_id' of '32-bit' type
    at line 64 in D:\Home\DV\verification\axi_verification\test\axi_slave_monitor.sv:64 [compile index 173]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'sa' of '2-bit' type from '$clog2()' of '32-bit' type
    at line 105 in D:\Home\DV\verification\axi_verification\test\axi_slave_monitor.sv:105 [compile index 173]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'da' of '2-bit' type from 'slave_id' of '32-bit' type
    at line 106 in D:\Home\DV\verification\axi_verification\test\axi_slave_monitor.sv:106 [compile index 173]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'MST0_ID_MASK' of '8-bit' type from 'MST0_ID_MASK' of '32-bit' type
    at line 44 in D:\Home\DV\verification\axi_verification\test\tb_top.sv:44 [compile index 180]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'MST1_ID_MASK' of '8-bit' type from 'MST1_ID_MASK' of '32-bit' type
    at line 45 in D:\Home\DV\verification\axi_verification\test\tb_top.sv:45 [compile index 180]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'MST2_ID_MASK' of '8-bit' type from 'MST2_ID_MASK' of '32-bit' type
    at line 46 in D:\Home\DV\verification\axi_verification\test\tb_top.sv:46 [compile index 180]

*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'MST3_ID_MASK' of '8-bit' type from 'MST3_ID_MASK' of '32-bit' type
    at line 47 in D:\Home\DV\verification\axi_verification\test\tb_top.sv:47 [compile index 180]

Performing mixed post full build step (VLOG - RD) [30 ms] ...
Performing mixed post full build step (VLOG - US) [123 ms] ...
*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_awvalid' to 'o_awvalid'
    at line 543 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:543 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_awready' to 'i_awready'
    at line 544 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:544 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_wvalid' to 'o_wvalid'
    at line 547 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:547 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_wready' to 'i_wready'
    at line 548 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:548 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_wlast' to 'o_wlast'
    at line 549 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:549 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_bvalid' to 'i_bvalid'
    at line 553 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:553 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_bready' to 'o_bready'
    at line 554 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:554 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_arvalid' to 'o_arvalid'
    at line 557 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:557 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_arready' to 'i_arready'
    at line 558 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:558 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_rvalid' to 'i_rvalid'
    at line 561 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:561 [compile index 146]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_rready' to 'o_rready'
    at line 562 in D:\Home\DV\verification\axi_verification\src\axicb_mst_if.sv:562 [compile index 146]

*** Warning: PARAMETER_NEVER_USED: Parameter 'AXI_DATA_W' is never used
    at line 13 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv:13 [compile index 148]

*** Warning: PARAMETER_NEVER_USED: Parameter 'TIMEOUT_ENABLE' is never used
    at line 19 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv:19 [compile index 148]

*** Warning: PARAMETER_NEVER_USED: Parameter 'AWCH_W' is never used
    at line 34 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv:34 [compile index 148]

*** Warning: PARAMETER_NEVER_USED: Parameter 'WCH_W' is never used
    at line 35 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv:35 [compile index 148]

*** Warning: PARAMETER_NEVER_USED: Parameter 'BCH_W' is never used
    at line 36 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv:36 [compile index 148]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_rch' to 'i_rch'
    at line 159 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_rd.sv:159 [compile index 148]

*** Warning: PARAMETER_NEVER_USED: Parameter 'AXI_DATA_W' is never used
    at line 13 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_wr.sv:13 [compile index 149]

*** Warning: PARAMETER_NEVER_USED: Parameter 'TIMEOUT_ENABLE' is never used
    at line 19 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_wr.sv:19 [compile index 149]

*** Warning: PARAMETER_NEVER_USED: Parameter 'ARCH_W' is never used
    at line 37 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_wr.sv:37 [compile index 149]

*** Warning: PARAMETER_NEVER_USED: Parameter 'RCH_W' is never used
    at line 38 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_wr.sv:38 [compile index 149]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_bch' to 'i_bch'
    at line 212 in D:\Home\DV\verification\axi_verification\src\axicb_mst_switch_wr.sv:212 [compile index 149]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_valid' to 'o_valid'
    at line 30 in D:\Home\DV\verification\axi_verification\src\axicb_pipeline.sv:30 [compile index 150]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_data' to 'o_data'
    at line 31 in D:\Home\DV\verification\axi_verification\src\axicb_pipeline.sv:31 [compile index 150]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_ready' to 'i_ready'
    at line 32 in D:\Home\DV\verification\axi_verification\src\axicb_pipeline.sv:32 [compile index 150]

*** Warning: SIGNAL_NEVER_READ: Signal 'p0' is never read
    at line 47 in D:\Home\DV\verification\axi_verification\src\axicb_round_robin.sv:47 [compile index 151]

*** Warning: SIGNAL_NEVER_READ: Signal 'p1' is never read
    at line 48 in D:\Home\DV\verification\axi_verification\src\axicb_round_robin.sv:48 [compile index 151]

*** Warning: SIGNAL_NEVER_READ: Signal 'p2' is never read
    at line 49 in D:\Home\DV\verification\axi_verification\src\axicb_round_robin.sv:49 [compile index 151]

*** Warning: SIGNAL_NEVER_READ: Signal 'p3' is never read
    at line 50 in D:\Home\DV\verification\axi_verification\src\axicb_round_robin.sv:50 [compile index 151]

*** Warning: PARAMETER_NEVER_USED: Parameter 'SLV_NB' is never used
    at line 18 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:18 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_awvalid' to 'o_awvalid'
    at line 673 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:673 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_awready' to 'i_awready'
    at line 674 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:674 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_wvalid' to 'o_wvalid'
    at line 678 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:678 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_wready' to 'i_wready'
    at line 679 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:679 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_bvalid' to 'i_bvalid'
    at line 684 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:684 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_bready' to 'o_bready'
    at line 685 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:685 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_arvalid' to 'o_arvalid'
    at line 689 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:689 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_arready' to 'i_arready'
    at line 690 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:690 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_rvalid' to 'i_rvalid'
    at line 694 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:694 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_rready' to 'o_rready'
    at line 695 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:695 [compile index 155]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'o_rlast' to 'i_rlast'
    at line 696 in D:\Home\DV\verification\axi_verification\src\axicb_slv_if.sv:696 [compile index 155]

*** Warning: PARAMETER_NEVER_USED: Parameter 'TIMEOUT_ENABLE' is never used
    at line 24 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv:24 [compile index 157]

*** Warning: PARAMETER_NEVER_USED: Parameter 'AWCH_W' is never used
    at line 40 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv:40 [compile index 157]

*** Warning: PARAMETER_NEVER_USED: Parameter 'WCH_W' is never used
    at line 41 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv:41 [compile index 157]

*** Warning: PARAMETER_NEVER_USED: Parameter 'BCH_W' is never used
    at line 42 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv:42 [compile index 157]

*** Warning: SIGNAL_NEVER_READ: Signal 'routes' is never read
    at line 102 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv:102 [compile index 157]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_arch' to 'o_arch'
    at line 155 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_rd.sv:155 [compile index 157]

*** Warning: PARAMETER_NEVER_USED: Parameter 'AXI_SIGNALING' is never used
    at line 18 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv:18 [compile index 158]

*** Warning: PARAMETER_NEVER_USED: Parameter 'TIMEOUT_ENABLE' is never used
    at line 24 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv:24 [compile index 158]

*** Warning: PARAMETER_NEVER_USED: Parameter 'ARCH_W' is never used
    at line 43 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv:43 [compile index 158]

*** Warning: PARAMETER_NEVER_USED: Parameter 'RCH_W' is never used
    at line 44 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv:44 [compile index 158]

*** Warning: SIGNAL_NEVER_READ: Signal 'routes' is never read
    at line 106 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv:106 [compile index 158]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_awch' to 'o_awch'
    at line 159 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv:159 [compile index 158]

*** Warning: FEEDTHROUGH_DETECTED: Feedthrough from 'i_wch' to 'o_wch'
    at line 223 in D:\Home\DV\verification\axi_verification\src\axicb_slv_switch_wr.sv:223 [compile index 158]

*** Warning: PARAMETER_NEVER_USED: Parameter 'TIMEOUT_VALUE' is never used
    at line 54 in D:\Home\DV\verification\axi_verification\src\axicb_crossbar_top.sv:54 [compile index 183]

*** Warning: PARAMETER_NEVER_USED: Parameter 'MST0_RW' is never used
    at line 102 in D:\Home\DV\verification\axi_verification\src\axicb_crossbar_top.sv:102 [compile index 183]

*** Warning: PARAMETER_NEVER_USED: Parameter 'MST1_RW' is never used
    at line 114 in D:\Home\DV\verification\axi_verification\src\axicb_crossbar_top.sv:114 [compile index 183]

*** Warning: PARAMETER_NEVER_USED: Parameter 'MST2_RW' is never used
    at line 126 in D:\Home\DV\verification\axi_verification\src\axicb_crossbar_top.sv:126 [compile index 183]

*** Warning: PARAMETER_NEVER_USED: Parameter 'MST3_RW' is never used
    at line 138 in D:\Home\DV\verification\axi_verification\src\axicb_crossbar_top.sv:138 [compile index 183]

*** Done mixed mode extension build [2s.181ms] ***
*** Total build time [4s.337ms] ***
