Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jul 30 14:00:25 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                  148        0.239        0.000                      0                  148        3.000        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.079        0.000                      0                  148        0.239        0.000                      0                  148        3.000        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 incr0/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 3.111ns (45.300%)  route 3.757ns (54.700%))
  Logic Levels:           6  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr0/clk
    DSP48_X2Y20          DSP48E1                                      r  incr0/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     1.407 f  incr0/out__0/P[20]
                         net (fo=2, routed)           1.164     2.571    incr0/P[20]
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  incr0/i__i_7/O
                         net (fo=1, routed)           0.665     3.360    incr0/i__i_7_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.484 f  incr0/i__i_4/O
                         net (fo=3, routed)           0.446     3.930    incr0/i__i_4_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.054 f  incr0/out__0_i_7/O
                         net (fo=7, routed)           0.469     4.523    incr1/out__0_5
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.647 r  incr1/out__0_i_1__0/O
                         net (fo=1, routed)           0.393     5.039    add1/B[0]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      2.057     7.096 r  add1/out__0/P[3]
                         net (fo=1, routed)           0.620     7.717    fsm2/P[3]
    SLICE_X35Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.841 r  fsm2/out[3]_i_3/O
                         net (fo=1, routed)           0.000     7.841    i0/out_reg[3]_0
    SLICE_X35Y55         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    i0/clk
    SLICE_X35Y55         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.031     7.920    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 incr0/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 3.111ns (45.365%)  route 3.747ns (54.635%))
  Logic Levels:           6  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr0/clk
    DSP48_X2Y20          DSP48E1                                      r  incr0/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     1.407 f  incr0/out__0/P[20]
                         net (fo=2, routed)           1.164     2.571    incr0/P[20]
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  incr0/i__i_7/O
                         net (fo=1, routed)           0.665     3.360    incr0/i__i_7_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.484 f  incr0/i__i_4/O
                         net (fo=3, routed)           0.446     3.930    incr0/i__i_4_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.054 f  incr0/out__0_i_7/O
                         net (fo=7, routed)           0.469     4.523    incr1/out__0_5
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.647 r  incr1/out__0_i_1__0/O
                         net (fo=1, routed)           0.393     5.039    add1/B[0]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      2.057     7.096 r  add1/out__0/P[0]
                         net (fo=1, routed)           0.610     7.707    fsm2/P[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.831 r  fsm2/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.831    i0/out_reg[0]_1
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    i0/clk
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.079     7.968    i0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 incr0/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.111ns (46.118%)  route 3.635ns (53.882%))
  Logic Levels:           6  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr0/clk
    DSP48_X2Y20          DSP48E1                                      r  incr0/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     1.407 f  incr0/out__0/P[20]
                         net (fo=2, routed)           1.164     2.571    incr0/P[20]
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  incr0/i__i_7/O
                         net (fo=1, routed)           0.665     3.360    incr0/i__i_7_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.484 f  incr0/i__i_4/O
                         net (fo=3, routed)           0.446     3.930    incr0/i__i_4_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.054 f  incr0/out__0_i_7/O
                         net (fo=7, routed)           0.469     4.523    incr1/out__0_5
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.647 r  incr1/out__0_i_1__0/O
                         net (fo=1, routed)           0.393     5.039    add1/B[0]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[2])
                                                      2.057     7.096 r  add1/out__0/P[2]
                         net (fo=1, routed)           0.498     7.595    fsm2/P[2]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.719 r  fsm2/out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.719    i0/out_reg[2]_0
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    i0/clk
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.079     7.968    i0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 incr0/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 3.111ns (46.180%)  route 3.626ns (53.820%))
  Logic Levels:           6  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr0/clk
    DSP48_X2Y20          DSP48E1                                      r  incr0/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[20])
                                                      0.434     1.407 f  incr0/out__0/P[20]
                         net (fo=2, routed)           1.164     2.571    incr0/P[20]
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     2.695 f  incr0/i__i_7/O
                         net (fo=1, routed)           0.665     3.360    incr0/i__i_7_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I0_O)        0.124     3.484 f  incr0/i__i_4/O
                         net (fo=3, routed)           0.446     3.930    incr0/i__i_4_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I0_O)        0.124     4.054 f  incr0/out__0_i_7/O
                         net (fo=7, routed)           0.469     4.523    incr1/out__0_5
    SLICE_X34Y54         LUT4 (Prop_lut4_I2_O)        0.124     4.647 r  incr1/out__0_i_1__0/O
                         net (fo=1, routed)           0.393     5.039    add1/B[0]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      2.057     7.096 r  add1/out__0/P[1]
                         net (fo=1, routed)           0.489     7.586    fsm2/P[1]
    SLICE_X34Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.710 r  fsm2/out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.710    i0/out_reg[1]_0
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    i0/clk
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.081     7.970    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 incr1/i__i_3__0_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0_i_38_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 3.216ns (49.242%)  route 3.315ns (50.758%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr1/clk
    SLICE_X34Y51         FDRE                                         r  incr1/i__i_3__0_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  incr1/i__i_3__0_psdsp_2/Q
                         net (fo=4, routed)           0.467     1.958    incr1/fsm1_out[4]
    SLICE_X35Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.082 r  incr1/i__i_3__0/O
                         net (fo=4, routed)           0.605     2.687    incr1/i__i_3__0_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.811 f  incr1/out__0_i_7__1/O
                         net (fo=5, routed)           0.609     3.419    incr1/out__0_i_7__1_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  incr1/i__i_2__0/O
                         net (fo=45, routed)          0.672     4.215    incr1/out__0_i_3__1_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[30])
                                                      2.326     6.541 r  incr1/out__0/P[30]
                         net (fo=1, routed)           0.963     7.504    incr1/out__0_i_38_psdsp_n_1
    SLICE_X35Y52         FDRE                                         r  incr1/out__0_i_38_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    incr1/clk
    SLICE_X35Y52         FDRE                                         r  incr1/out__0_i_38_psdsp_1/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.058     7.831    incr1/out__0_i_38_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 incr1/i__i_3__0_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0_i_39_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 3.216ns (49.341%)  route 3.302ns (50.659%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr1/clk
    SLICE_X34Y51         FDRE                                         r  incr1/i__i_3__0_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  incr1/i__i_3__0_psdsp_2/Q
                         net (fo=4, routed)           0.467     1.958    incr1/fsm1_out[4]
    SLICE_X35Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.082 r  incr1/i__i_3__0/O
                         net (fo=4, routed)           0.605     2.687    incr1/i__i_3__0_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.811 f  incr1/out__0_i_7__1/O
                         net (fo=5, routed)           0.609     3.419    incr1/out__0_i_7__1_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  incr1/i__i_2__0/O
                         net (fo=45, routed)          0.672     4.215    incr1/out__0_i_3__1_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[26])
                                                      2.326     6.541 r  incr1/out__0/P[26]
                         net (fo=1, routed)           0.950     7.491    incr1/out__0_i_39_psdsp_n_1
    SLICE_X35Y52         FDRE                                         r  incr1/out__0_i_39_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    incr1/clk
    SLICE_X35Y52         FDRE                                         r  incr1/out__0_i_39_psdsp_1/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.067     7.822    incr1/out__0_i_39_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 incr1/i__i_3__0_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0_i_6__1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 3.216ns (49.283%)  route 3.310ns (50.717%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr1/clk
    SLICE_X34Y51         FDRE                                         r  incr1/i__i_3__0_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  incr1/i__i_3__0_psdsp_2/Q
                         net (fo=4, routed)           0.467     1.958    incr1/fsm1_out[4]
    SLICE_X35Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.082 r  incr1/i__i_3__0/O
                         net (fo=4, routed)           0.605     2.687    incr1/i__i_3__0_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.811 f  incr1/out__0_i_7__1/O
                         net (fo=5, routed)           0.609     3.419    incr1/out__0_i_7__1_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  incr1/i__i_2__0/O
                         net (fo=45, routed)          0.672     4.215    incr1/out__0_i_3__1_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[20])
                                                      2.326     6.541 r  incr1/out__0/P[20]
                         net (fo=1, routed)           0.958     7.499    incr1/out__0_i_6__1_psdsp_n_1
    SLICE_X38Y52         FDRE                                         r  incr1/out__0_i_6__1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    incr1/clk
    SLICE_X38Y52         FDRE                                         r  incr1/out__0_i_6__1_psdsp_1/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.045     7.844    incr1/out__0_i_6__1_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.844    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 incr1/i__i_3__0_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0_i_38_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 3.216ns (49.338%)  route 3.302ns (50.662%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr1/clk
    SLICE_X34Y51         FDRE                                         r  incr1/i__i_3__0_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  incr1/i__i_3__0_psdsp_2/Q
                         net (fo=4, routed)           0.467     1.958    incr1/fsm1_out[4]
    SLICE_X35Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.082 r  incr1/i__i_3__0/O
                         net (fo=4, routed)           0.605     2.687    incr1/i__i_3__0_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.811 f  incr1/out__0_i_7__1/O
                         net (fo=5, routed)           0.609     3.419    incr1/out__0_i_7__1_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  incr1/i__i_2__0/O
                         net (fo=45, routed)          0.672     4.215    incr1/out__0_i_3__1_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[29])
                                                      2.326     6.541 r  incr1/out__0/P[29]
                         net (fo=1, routed)           0.950     7.491    incr1/out__0_i_38_psdsp_n_2
    SLICE_X34Y52         FDRE                                         r  incr1/out__0_i_38_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    incr1/clk
    SLICE_X34Y52         FDRE                                         r  incr1/out__0_i_38_psdsp_2/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)       -0.028     7.861    incr1/out__0_i_38_psdsp_2
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 incr1/i__i_3__0_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0_i_9__0_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 3.216ns (50.425%)  route 3.162ns (49.575%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr1/clk
    SLICE_X34Y51         FDRE                                         r  incr1/i__i_3__0_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  incr1/i__i_3__0_psdsp_2/Q
                         net (fo=4, routed)           0.467     1.958    incr1/fsm1_out[4]
    SLICE_X35Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.082 r  incr1/i__i_3__0/O
                         net (fo=4, routed)           0.605     2.687    incr1/i__i_3__0_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.811 f  incr1/out__0_i_7__1/O
                         net (fo=5, routed)           0.609     3.419    incr1/out__0_i_7__1_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  incr1/i__i_2__0/O
                         net (fo=45, routed)          0.672     4.215    incr1/out__0_i_3__1_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[3])
                                                      2.326     6.541 r  incr1/out__0/P[3]
                         net (fo=1, routed)           0.810     7.351    incr1/out__0_i_9__0_psdsp_n_1
    SLICE_X33Y52         FDRE                                         r  incr1/out__0_i_9__0_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    incr1/clk
    SLICE_X33Y52         FDRE                                         r  incr1/out__0_i_9__0_psdsp_1/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X33Y52         FDRE (Setup_fdre_C_D)       -0.081     7.808    incr1/out__0_i_9__0_psdsp_1
  -------------------------------------------------------------------
                         required time                          7.808    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 incr1/i__i_3__0_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0_i_41_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 3.216ns (50.324%)  route 3.175ns (49.676%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.973     0.973    incr1/clk
    SLICE_X34Y51         FDRE                                         r  incr1/i__i_3__0_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  incr1/i__i_3__0_psdsp_2/Q
                         net (fo=4, routed)           0.467     1.958    incr1/fsm1_out[4]
    SLICE_X35Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.082 r  incr1/i__i_3__0/O
                         net (fo=4, routed)           0.605     2.687    incr1/i__i_3__0_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.811 f  incr1/out__0_i_7__1/O
                         net (fo=5, routed)           0.609     3.419    incr1/out__0_i_7__1_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I1_O)        0.124     3.543 r  incr1/i__i_2__0/O
                         net (fo=45, routed)          0.672     4.215    incr1/out__0_i_3__1_n_0
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[22])
                                                      2.326     6.541 r  incr1/out__0/P[22]
                         net (fo=1, routed)           0.823     7.364    incr1/out__0_i_41_psdsp_n
    SLICE_X37Y52         FDRE                                         r  incr1/out__0_i_41_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=42, unset)           0.924     7.924    incr1/clk
    SLICE_X37Y52         FDRE                                         r  incr1/out__0_i_41_psdsp/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)       -0.067     7.822    incr1/out__0_i_41_psdsp
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                  0.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.692%)  route 0.196ns (51.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    fsm2/clk
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm2/out_reg[0]/Q
                         net (fo=10, routed)          0.196     0.747    fsm2/fsm2_out[0]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.792 r  fsm2/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.792    i0/out_reg[2]_0
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    i0/clk
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    i0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    cond_stored0/clk
    SLICE_X32Y52         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  cond_stored0/out_reg[0]/Q
                         net (fo=7, routed)           0.174     0.748    incr1/cond_stored0_out
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.045     0.793 r  incr1/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.793    cond_stored0/out_reg[0]_1
    SLICE_X32Y52         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    cond_stored0/clk
    SLICE_X32Y52         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y52         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm2/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.063%)  route 0.218ns (53.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    fsm2/clk
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm2/out_reg[1]/Q
                         net (fo=10, routed)          0.218     0.769    fsm2/fsm2_out[1]
    SLICE_X34Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.814 r  fsm2/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.814    i0/out_reg[1]_0
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    i0/clk
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    i0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dot0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.964%)  route 0.171ns (45.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    dot0/clk
    SLICE_X36Y54         FDRE                                         r  dot0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  dot0/done_reg/Q
                         net (fo=2, routed)           0.171     0.745    fsm2/dot0_done
    SLICE_X35Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.790 r  fsm2/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    fsm2/out[0]_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    fsm2/clk
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    fsm2/clk
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm2/out_reg[0]/Q
                         net (fo=10, routed)          0.205     0.756    fsm2/fsm2_out[0]
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.045     0.801 r  fsm2/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.801    fsm2/out[1]_i_1__0_n_0
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    fsm2/clk
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.246ns (50.566%)  route 0.240ns (49.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    i0/clk
    SLICE_X36Y54         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  i0/done_reg/Q
                         net (fo=7, routed)           0.240     0.799    fsm2/i0_done
    SLICE_X34Y55         LUT5 (Prop_lut5_I4_O)        0.098     0.897 r  fsm2/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.897    i0/out_reg[0]_1
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    i0/clk
    SLICE_X34Y55         FDRE                                         r  i0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    i0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.617%)  route 0.272ns (59.383%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    fsm2/clk
    SLICE_X35Y54         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm2/out_reg[0]/Q
                         net (fo=10, routed)          0.272     0.823    fsm2/fsm2_out[0]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.868 r  fsm2/out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.868    i0/out_reg[3]_0
    SLICE_X35Y55         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    i0/clk
    SLICE_X35Y55         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092     0.524    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 incr0/out__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dot0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.171ns (27.038%)  route 0.461ns (72.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    incr0/clk
    DSP48_X2Y20          DSP48E1                                      r  incr0/out__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     0.536 f  incr0/out__0/P[1]
                         net (fo=4, routed)           0.461     0.998    incr0/P[1]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.043 r  incr0/done_i_1/O
                         net (fo=1, routed)           0.000     1.043    dot0/dot0_write_en
    SLICE_X36Y54         FDRE                                         r  dot0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    dot0/clk
    SLICE_X36Y54         FDRE                                         r  dot0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.120     0.552    dot0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 fsm1/out_reg/i__psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg/i__psdsp_1/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.376%)  route 0.493ns (72.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    fsm1/clk
    SLICE_X33Y51         FDRE                                         r  fsm1/out_reg/i__psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg/i__psdsp/Q
                         net (fo=7, routed)           0.264     0.815    fsm1/P[2]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.860 r  fsm1/out_reg/i_/O
                         net (fo=33, routed)          0.230     1.090    fsm1/out__0_3_alias
    SLICE_X34Y52         FDRE                                         r  fsm1/out_reg/i__psdsp_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    fsm1/clk
    SLICE_X34Y52         FDRE                                         r  fsm1/out_reg/i__psdsp_1/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y52         FDRE (Hold_fdre_C_R)         0.009     0.441    fsm1/out_reg/i__psdsp_1
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 fsm1/out_reg/i__psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            incr1/out__0_i_38_psdsp_2/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.376%)  route 0.493ns (72.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.410     0.410    fsm1/clk
    SLICE_X33Y51         FDRE                                         r  fsm1/out_reg/i__psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm1/out_reg/i__psdsp/Q
                         net (fo=7, routed)           0.264     0.815    fsm1/P[2]
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.045     0.860 r  fsm1/out_reg/i_/O
                         net (fo=33, routed)          0.230     1.090    incr1/out__0_3
    SLICE_X34Y52         FDRE                                         r  incr1/out__0_i_38_psdsp_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=42, unset)           0.432     0.432    incr1/clk
    SLICE_X34Y52         FDRE                                         r  incr1/out__0_i_38_psdsp_2/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y52         FDRE (Hold_fdre_C_R)         0.009     0.441    incr1/out__0_i_38_psdsp_2
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.649    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y20   incr0/out__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y50  cond_stored0/out__0_i_4__1_psdsp/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X32Y52  cond_stored0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X36Y54  dot0/done_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y51  fsm1/out_reg/i__psdsp/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y52  fsm1/out_reg/i__psdsp_1/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y54  fsm2/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y51  incr1/i__i_3__0_psdsp/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y51  incr1/i__i_3__0_psdsp_1/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y51  incr1/i__i_3__0_psdsp_2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y50  cond_stored0/out__0_i_4__1_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y52  cond_stored0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  dot0/done_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y51  fsm1/out_reg/i__psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  fsm1/out_reg/i__psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y54  fsm2/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y51  incr1/i__i_3__0_psdsp/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y51  incr1/i__i_3__0_psdsp_1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y51  incr1/i__i_3__0_psdsp_2/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y54  fsm2/out_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y50  cond_stored0/out__0_i_4__1_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y52  cond_stored0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X36Y54  dot0/done_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y51  fsm1/out_reg/i__psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  fsm1/out_reg/i__psdsp_1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y54  fsm2/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y51  incr1/i__i_3__0_psdsp/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y51  incr1/i__i_3__0_psdsp_1/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y51  incr1/i__i_3__0_psdsp_2/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y54  fsm2/out_reg[1]/C



