

================================================================
== Synthesis Summary Report of 'model'
================================================================
+ General Information: 
    * Date:           Fri Dec 23 13:42:57 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        AAHLS_MNIST_GAN
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+-----------+-------------+-------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |           |           |             |             |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+-----------+-------------+-------------+-----+
    |+ model*                             |     -|  0.00|   402170|  4.022e+06|         -|   401956|       -|  dataflow|  278 (99%)|  109 (49%)|  27158 (25%)|  45403 (85%)|    -|
    | + entry_proc                        |     -|  3.71|        0|      0.000|         -|        0|       -|        no|          -|          -|      3 (~0%)|     29 (~0%)|    -|
    | + ReadFromMem                       |     -|  0.00|      111|  1.110e+03|         -|      111|       -|        no|          -|          -|     32 (~0%)|    305 (~0%)|    -|
    |  + ReadFromMem_Pipeline_read_noise  |     -|  0.00|      103|  1.030e+03|         -|      103|       -|        no|          -|          -|     20 (~0%)|     82 (~0%)|    -|
    |   o read_noise                      |     -|  7.30|      101|  1.010e+03|         3|        1|     100|       yes|          -|          -|            -|            -|    -|
    | + FC1                               |     -|  0.00|    25809|  2.581e+05|         -|    25809|       -|        no|     6 (2%)|   28 (12%)|    3589 (3%)|   7523 (14%)|    -|
    |  + FC1_Pipeline_load_data           |     -|  3.65|      102|  1.020e+03|         -|      102|       -|        no|          -|          -|    817 (~0%)|     73 (~0%)|    -|
    |   o load_data                       |     -|  7.30|      100|  1.000e+03|         2|        1|     100|       yes|          -|          -|            -|            -|    -|
    |  + FC1_Pipeline_calculate_sum       |     -|  0.00|    25703|  2.570e+05|         -|    25703|       -|        no|     6 (2%)|   28 (12%)|    2763 (2%)|   7381 (13%)|    -|
    |   o calculate_sum                   |     -|  7.30|    25701|  2.570e+05|       103|        1|   25600|       yes|          -|          -|            -|            -|    -|
    | + FC2                               |     -|  0.00|   131433|  1.314e+06|         -|   131433|       -|        no|     5 (1%)|   26 (11%)|    4759 (4%)|  21557 (40%)|    -|
    |  + FC2_Pipeline_load_data           |     -|  3.76|      258|  2.580e+03|         -|      258|       -|        no|          -|          -|    2068 (1%)|     74 (~0%)|    -|
    |   o load_data                       |     -|  7.30|      256|  2.560e+03|         2|        1|     256|       yes|          -|          -|            -|            -|    -|
    |  + FC2_Pipeline_calculate_sum       |     -|  0.00|   131171|  1.312e+06|         -|   131171|       -|        no|     5 (1%)|   26 (11%)|    2682 (2%)|  21414 (40%)|    -|
    |   o calculate_sum                   |     -|  7.30|   131169|  1.312e+06|        99|        1|  131072|       yes|          -|          -|            -|            -|    -|
    | + FC3                               |     -|  0.58|   401955|  4.020e+06|         -|   401955|       -|        no|  258 (92%)|   23 (10%)|    5499 (5%)|    4339 (8%)|    -|
    |  + FC3_Pipeline_load_data           |     -|  3.68|      514|  5.140e+03|         -|      514|       -|        no|          -|          -|    4118 (3%)|     73 (~0%)|    -|
    |   o load_data                       |     -|  7.30|      512|  5.120e+03|         2|        1|     512|       yes|          -|          -|            -|            -|    -|
    |  + FC3_Pipeline_calculate_sum       |     -|  0.58|   401437|  4.014e+06|         -|   401437|       -|        no|  258 (92%)|   23 (10%)|    1373 (1%)|    4206 (7%)|    -|
    |   o calculate_sum                   |     -|  7.30|   401435|  4.014e+06|        29|        1|  401408|       yes|          -|          -|            -|            -|    -|
    | + WriteToMem                        |     -|  0.00|      868|  8.680e+03|         -|      868|       -|        no|     5 (1%)|   32 (14%)|  10943 (10%)|   8072 (15%)|    -|
    |  + WriteToMem_Pipeline_write_data   |     -|  0.00|      860|  8.600e+03|         -|      860|       -|        no|     5 (1%)|   32 (14%)|  10870 (10%)|   7826 (14%)|    -|
    |   o write_data                      |     -|  7.30|      858|  8.580e+03|        76|        1|     784|       yes|          -|          -|            -|            -|    -|
    |    + generic_tanh_float_s           |    II|  0.00|       72|    720.000|         -|        1|       -|       yes|     5 (1%)|   32 (14%)|   10579 (9%)|   7708 (14%)|    -|
    |     + exp_generic_double_s          |    II|  0.22|       28|    280.000|         -|        1|       -|       yes|     5 (1%)|    16 (7%)|    3668 (3%)|    3506 (6%)|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_in_r  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_out_r | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | data_in_noise_1 | 0x10   | 32    | W      | Data signal of data_in_noise     |                                                                      |
| s_axi_control | data_in_noise_2 | 0x14   | 32    | W      | Data signal of data_in_noise     |                                                                      |
| s_axi_control | data_out_1      | 0x1c   | 32    | W      | Data signal of data_out          |                                                                      |
| s_axi_control | data_out_2      | 0x20   | 32    | W      | Data signal of data_out          |                                                                      |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+--------------+
| Argument      | Direction | Datatype     |
+---------------+-----------+--------------+
| data_in_noise | in        | signed char* |
| data_out      | out       | float*       |
+---------------+-----------+--------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+----------+-------------------------------------------+
| Argument      | HW Interface  | HW Type   | HW Usage | HW Info                                   |
+---------------+---------------+-----------+----------+-------------------------------------------+
| data_in_noise | m_axi_in_r    | interface |          |                                           |
| data_in_noise | s_axi_control | register  | offset   | name=data_in_noise_1 offset=0x10 range=32 |
| data_in_noise | s_axi_control | register  | offset   | name=data_in_noise_2 offset=0x14 range=32 |
| data_out      | m_axi_out_r   | interface |          |                                           |
| data_out      | s_axi_control | register  | offset   | name=data_out_1 offset=0x1c range=32      |
| data_out      | s_axi_control | register  | offset   | name=data_out_2 offset=0x20 range=32      |
+---------------+---------------+-----------+----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------+-----------+--------+-------+-------------------------------------+
| HW Interface | Loop       | Direction | Length | Width | Location                            |
+--------------+------------+-----------+--------+-------+-------------------------------------+
| m_axi_in_r   | read_noise | read      | 100    | 8     | AAHLS_MNIST_GAN/src/model.cpp:8:14  |
| m_axi_out_r  | write_data | write     | 784    | 32    | AAHLS_MNIST_GAN/src/model.cpp:92:14 |
+--------------+------------+-----------+--------+-------+-------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------+
| HW Interface | Variable   | Loop       | Problem                                                                                                 | Resolution | Location                            |
+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------+
| m_axi_in     | data_noise | read_noise | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0    | 214-353    | AAHLS_MNIST_GAN/src/model.cpp:8:14  |
| m_axi_out    | data_out   | write_data | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | AAHLS_MNIST_GAN/src/model.cpp:92:14 |
+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+------------+-------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+-----------------+------+---------+---------+
| Name                                        | DSP | Pragma | Variable        | Op   | Impl    | Latency |
+---------------------------------------------+-----+--------+-----------------+------+---------+---------+
| + model                                     | 109 |        |                 |      |         |         |
|  + ReadFromMem                              | 0   |        |                 |      |         |         |
|   + ReadFromMem_Pipeline_read_noise         | 0   |        |                 |      |         |         |
|     add_ln8_fu_94_p2                        | -   |        | add_ln8         | add  | fabric  | 0       |
|  + FC1                                      | 28  |        |                 |      |         |         |
|   + FC1_Pipeline_load_data                  | 0   |        |                 |      |         |         |
|     add_ln22_fu_1552_p2                     | -   |        | add_ln22        | add  | fabric  | 0       |
|   + FC1_Pipeline_calculate_sum              | 28  |        |                 |      |         |         |
|     add_ln27_1_fu_1093_p2                   | -   |        | add_ln27_1      | add  | fabric  | 0       |
|     add_ln27_fu_1105_p2                     | -   |        | add_ln27        | add  | fabric  | 0       |
|     mac_muladd_9ns_7ns_7ns_15_4_1_U118      | 1   |        | mul_ln29        | mul  | dsp48   | 3       |
|     mac_muladd_9ns_7ns_7ns_15_4_1_U118      | 1   |        | add_ln31        | add  | dsp48   | 3       |
|     mac_muladd_8s_8s_22s_22_4_1_U119        | 1   |        | mul_ln31        | mul  | dsp48   | 3       |
|     mac_muladd_8s_8s_22s_22_4_1_U119        | 1   |        | sum_3           | add  | dsp48   | 3       |
|     add_ln29_fu_1137_p2                     | -   |        | add_ln29        | add  | fabric  | 0       |
|     mac_muladd_11s_7s_22s_22_4_1_U120       | 1   |        | mul_ln33        | mul  | dsp48   | 3       |
|     mac_muladd_11s_7s_22s_22_4_1_U120       | 1   |        | add_ln33        | add  | dsp48   | 3       |
|     dmul_64ns_64ns_64_7_max_dsp_1_U113      | 11  |        | mul5            | dmul | maxdsp  | 6       |
|     dmul_64ns_64ns_64_7_max_dsp_1_U114      | 11  |        | mul6            | dmul | maxdsp  | 6       |
|     ddiv_64ns_64ns_64_59_no_dsp_1_U115      | -   |        | div             | ddiv | fabric  | 58      |
|     dadd_64ns_64ns_64_7_full_dsp_1_U112     | 3   |        | dc              | dadd | fulldsp | 6       |
|     data_V_4_fu_1369_p2                     | -   |        | data_V_4        | add  | fabric  | 0       |
|     add_ln346_fu_1465_p2                    | -   |        | add_ln346       | add  | fabric  | 0       |
|     sub_ln1512_fu_1479_p2                   | -   |        | sub_ln1512      | sub  | fabric  | 0       |
|     result_V_4_fu_1556_p2                   | -   |        | result_V_4      | sub  | fabric  | 0       |
|  + FC2                                      | 26  |        |                 |      |         |         |
|   + FC2_Pipeline_load_data                  | 0   |        |                 |      |         |         |
|     add_ln48_fu_3896_p2                     | -   |        | add_ln48        | add  | fabric  | 0       |
|   + FC2_Pipeline_calculate_sum              | 26  |        |                 |      |         |         |
|     add_ln53_1_fu_2324_p2                   | -   |        | add_ln53_1      | add  | fabric  | 0       |
|     add_ln53_fu_2336_p2                     | -   |        | add_ln53        | add  | fabric  | 0       |
|     add_ln57_fu_2380_p2                     | -   |        | add_ln57        | add  | fabric  | 0       |
|     mac_muladd_8s_8s_24s_24_4_1_U504        | 1   |        | mul_ln57        | mul  | dsp48   | 3       |
|     mac_muladd_8s_8s_24s_24_4_1_U504        | 1   |        | sum_2           | add  | dsp48   | 3       |
|     add_ln55_fu_2391_p2                     | -   |        | add_ln55        | add  | fabric  | 0       |
|     dmul_64ns_64ns_64_7_max_dsp_1_U499      | 11  |        | mul3            | dmul | maxdsp  | 6       |
|     dmul_64ns_64ns_64_7_max_dsp_1_U500      | 11  |        | mul4            | dmul | maxdsp  | 6       |
|     ddiv_64ns_64ns_64_59_no_dsp_1_U501      | -   |        | div             | ddiv | fabric  | 58      |
|     dadd_64ns_64ns_64_7_full_dsp_1_U498     | 3   |        | dc              | dadd | fulldsp | 6       |
|     data_V_2_fu_2768_p2                     | -   |        | data_V_2        | add  | fabric  | 0       |
|     add_ln346_fu_2864_p2                    | -   |        | add_ln346       | add  | fabric  | 0       |
|     sub_ln1512_fu_2878_p2                   | -   |        | sub_ln1512      | sub  | fabric  | 0       |
|     result_V_2_fu_2955_p2                   | -   |        | result_V_2      | sub  | fabric  | 0       |
|  + FC3                                      | 23  |        |                 |      |         |         |
|   + FC3_Pipeline_load_data                  | 0   |        |                 |      |         |         |
|     add_ln74_fu_7736_p2                     | -   |        | add_ln74        | add  | fabric  | 0       |
|   + FC3_Pipeline_calculate_sum              | 23  |        |                 |      |         |         |
|     add_ln79_1_fu_4258_p2                   | -   |        | add_ln79_1      | add  | fabric  | 0       |
|     add_ln79_fu_4270_p2                     | -   |        | add_ln79        | add  | fabric  | 0       |
|     add_ln83_fu_4335_p2                     | -   |        | add_ln83        | add  | fabric  | 0       |
|     mac_muladd_8s_8s_25s_25_4_1_U1287       | 1   |        | mul_ln83        | mul  | dsp48   | 3       |
|     mac_muladd_8s_8s_25s_25_4_1_U1287       | 1   |        | sum_1           | add  | dsp48   | 3       |
|     add_ln81_fu_4298_p2                     | -   |        | add_ln81        | add  | fabric  | 0       |
|     dmul_64ns_64ns_64_7_max_dsp_1_U1283     | 11  |        | mul1            | dmul | maxdsp  | 6       |
|     dmul_64ns_64ns_64_7_max_dsp_1_U1284     | 11  |        | mul2            | dmul | maxdsp  | 6       |
|  + WriteToMem                               | 32  |        |                 |      |         |         |
|   + WriteToMem_Pipeline_write_data          | 32  |        |                 |      |         |         |
|     add_ln92_fu_115_p2                      | -   |        | add_ln92        | add  | fabric  | 0       |
|    + generic_tanh_float_s                   | 32  |        |                 |      |         |         |
|      fsub_32ns_32ns_32_5_full_dsp_1_U1822   | 2   |        | x               | fsub | fulldsp | 4       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1823   | 2   |        | x_1             | fadd | fulldsp | 4       |
|      dadd_64ns_64ns_64_7_full_dsp_1_x_U1831 | 3   |        | sub_i           | dadd | fulldsp | 6       |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1824   | 2   |        | add2            | fadd | fulldsp | 4       |
|      fdiv_32ns_32ns_32_16_no_dsp_1_U1827    | -   |        | div             | fdiv | fabric  | 15      |
|      fsub_32ns_32ns_32_5_full_dsp_1_U1825   | 2   |        | resultf_2       | fsub | fulldsp | 4       |
|      fdiv_32ns_32ns_32_16_no_dsp_1_U1827    | -   |        | resultf_1       | fdiv | fabric  | 15      |
|      fadd_32ns_32ns_32_5_full_dsp_1_U1821   | 2   |        | add             | fadd | fulldsp | 4       |
|      fmul_32ns_32ns_32_4_max_dsp_1_U1826    | 3   |        | resultf         | fmul | maxdsp  | 3       |
|     + exp_generic_double_s                  | 16  |        |                 |      |         |         |
|       m_exp_fu_301_p2                       | -   |        | m_exp           | add  | fabric  | 0       |
|       e_frac_V_1_fu_323_p2                  | -   |        | e_frac_V_1      | sub  | fabric  | 0       |
|       sub_ln1512_fu_345_p2                  | -   |        | sub_ln1512      | sub  | fabric  | 0       |
|       mac_muladd_16s_15ns_19s_31_4_1_U1811  | 1   |        | r_V_14          | mul  | dsp48   | 3       |
|       mac_muladd_16s_15ns_19s_31_4_1_U1811  | 1   |        | ret_V_7         | add  | dsp48   | 3       |
|       ret_V_fu_511_p2                       | -   |        | ret_V           | add  | fabric  | 0       |
|       mul_13s_71s_71_5_1_U1807              | 3   |        | r_V_8           | mul  | auto    | 4       |
|       m_diff_V_fu_559_p2                    | -   |        | m_diff_V        | sub  | fabric  | 0       |
|       ret_V_9_fu_635_p2                     | -   |        | ret_V_9         | add  | fabric  | 0       |
|       mul_43ns_36ns_79_3_1_U1808            | 4   |        | r_V_10          | mul  | auto    | 2       |
|       add_ln813_fu_682_p2                   | -   |        | add_ln813       | add  | fabric  | 0       |
|       exp_Z2P_m_1_V_fu_691_p2               | -   |        | exp_Z2P_m_1_V   | add  | fabric  | 0       |
|       mul_49ns_44ns_93_5_1_U1809            | 4   |        | r_V_11          | mul  | auto    | 4       |
|       add_ln813_2_fu_759_p2                 | -   |        | add_ln813_2     | add  | fabric  | 0       |
|       exp_Z1P_m_1_l_V_fu_768_p2             | -   |        | exp_Z1P_m_1_l_V | add  | fabric  | 0       |
|       ret_V_11_fu_806_p2                    | -   |        | ret_V_11        | add  | fabric  | 0       |
|       mul_50ns_50ns_100_5_1_U1810           | 4   |        | r_V_15          | mul  | auto    | 4       |
|       ret_V_6_fu_849_p2                     | -   |        | ret_V_6         | add  | fabric  | 0       |
|       add_ln1347_1_fu_855_p2                | -   |        | add_ln1347_1    | add  | fabric  | 0       |
|       add_ln1347_2_fu_861_p2                | -   |        | add_ln1347_2    | add  | fabric  | 0       |
|       r_exp_V_fu_875_p2                     | -   |        | r_exp_V         | add  | fabric  | 0       |
|       out_exp_V_fu_978_p2                   | -   |        | out_exp_V       | add  | fabric  | 0       |
+---------------------------------------------+-----+--------+-----------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------------------------------------+------+------+--------+---------------------------------------------------------------+---------+--------+---------+
| Name                                                                  | BRAM | URAM | Pragma | Variable                                                      | Storage | Impl   | Latency |
+-----------------------------------------------------------------------+------+------+--------+---------------------------------------------------------------+---------+--------+---------+
| + model                                                               | 278  | 0    |        |                                                               |         |        |         |
|   data_out_c_U                                                        | -    | -    |        | data_out_c                                                    | fifo    | srl    | 0       |
|   input_noise_stream_U                                                | -    | -    |        | input_noise_stream                                            | fifo    | srl    | 0       |
|   fc1_output_stream_U                                                 | 1    | -    |        | fc1_output_stream                                             | fifo    | memory | 0       |
|   fc2_output_stream_U                                                 | 1    | -    |        | fc2_output_stream                                             | fifo    | memory | 0       |
|   output_stream_U                                                     | 2    | -    |        | output_stream                                                 | fifo    | memory | 0       |
|  + FC1                                                                | 6    | 0    |        |                                                               |         |        |         |
|   + FC1_Pipeline_calculate_sum                                        | 6    | 0    |        |                                                               |         |        |         |
|     fc1_weight_U                                                      | -    | -    | pragma | fc1_weight                                                    | rom_1p  | lutram | 1       |
|     fc1_sum_U                                                         | 1    | -    |        | fc1_sum                                                       | rom_1p  | auto   | 1       |
|     fc1_scale_U                                                       | 1    | -    |        | fc1_scale                                                     | rom_1p  | auto   | 1       |
|     mask_table_U                                                      | 2    | -    |        | mask_table                                                    | rom_1p  | auto   | 1       |
|     one_half_table_U                                                  | 2    | -    |        | one_half_table                                                | rom_1p  | auto   | 1       |
|  + FC2                                                                | 5    | 0    |        |                                                               |         |        |         |
|   + FC2_Pipeline_calculate_sum                                        | 5    | 0    |        |                                                               |         |        |         |
|     fc2_weight_U                                                      | -    | -    | pragma | fc2_weight                                                    | rom_1p  | lutram | 1       |
|     fc2_scale_U                                                       | 1    | -    |        | fc2_scale                                                     | rom_1p  | auto   | 1       |
|     mask_table1_U                                                     | 2    | -    |        | mask_table1                                                   | rom_1p  | auto   | 1       |
|     one_half_table2_U                                                 | 2    | -    |        | one_half_table2                                               | rom_1p  | auto   | 1       |
|  + FC3                                                                | 258  | 0    |        |                                                               |         |        |         |
|   + FC3_Pipeline_calculate_sum                                        | 258  | 0    |        |                                                               |         |        |         |
|     fc3_weight_U                                                      | 256  | -    | pragma | fc3_weight                                                    | rom_1p  | bram   | 1       |
|     fc3_scale_U                                                       | 2    | -    |        | fc3_scale                                                     | rom_1p  | auto   | 1       |
|  + WriteToMem                                                         | 5    | 0    |        |                                                               |         |        |         |
|   + WriteToMem_Pipeline_write_data                                    | 5    | 0    |        |                                                               |         |        |         |
|    + generic_tanh_float_s                                             | 5    | 0    |        |                                                               |         |        |         |
|     + exp_generic_double_s                                            | 5    | 0    |        |                                                               |         |        |         |
|       table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U | 2    | -    |        | table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | rom_1p  | auto   | 1       |
|       table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U   | 1    | -    |        | table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V   | rom_2p  | auto   | 1       |
|       table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U   | 2    | -    |        | table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V   | rom_1p  | auto   | 1       |
+-----------------------------------------------------------------------+------+------+--------+---------------------------------------------------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------------------+----------------------------------------------------------------+
| Type            | Options                                                   | Location                                                       |
+-----------------+-----------------------------------------------------------+----------------------------------------------------------------+
| array_partition | variable=data dim=1 complete                              | AAHLS_MNIST_GAN/src/model.cpp:18 in fc1, data                  |
| bind_storage    | variable=const_weight type=ROM_1P impl=LUTRAM             | AAHLS_MNIST_GAN/src/model.cpp:19 in fc1, const_weight          |
| pipeline        | II=1                                                      | AAHLS_MNIST_GAN/src/model.cpp:23 in fc1                        |
| pipeline        | II=1                                                      | AAHLS_MNIST_GAN/src/model.cpp:30 in fc1                        |
| array_partition | variable=data dim=1 complete                              | AAHLS_MNIST_GAN/src/model.cpp:44 in fc2, data                  |
| bind_storage    | variable=const_weight type=ROM_1P impl=LUTRAM             | AAHLS_MNIST_GAN/src/model.cpp:45 in fc2, const_weight          |
| pipeline        | II=1                                                      | AAHLS_MNIST_GAN/src/model.cpp:49 in fc2                        |
| pipeline        | II=1                                                      | AAHLS_MNIST_GAN/src/model.cpp:56 in fc2                        |
| array_partition | variable=data dim=1 complete                              | AAHLS_MNIST_GAN/src/model.cpp:70 in fc3, data                  |
| bind_storage    | variable=const_weight type=ROM_1P impl=BRAM               | AAHLS_MNIST_GAN/src/model.cpp:71 in fc3, const_weight          |
| pipeline        | II=1                                                      | AAHLS_MNIST_GAN/src/model.cpp:75 in fc3                        |
| pipeline        | II=1                                                      | AAHLS_MNIST_GAN/src/model.cpp:82 in fc3                        |
| interface       | m_axi port=data_in_noise bundle=in offset=slave depth=100 | AAHLS_MNIST_GAN/src/model.cpp:101 in model, data_in_noise      |
| interface       | m_axi port=data_out bundle=out offset=slave depth=784     | AAHLS_MNIST_GAN/src/model.cpp:102 in model, data_out           |
| interface       | s_axilite port=data_in_noise bundle=control               | AAHLS_MNIST_GAN/src/model.cpp:103 in model, data_in_noise      |
| interface       | s_axilite port=data_out bundle=control                    | AAHLS_MNIST_GAN/src/model.cpp:104 in model, data_out           |
| interface       | s_axilite port=return bundle=control                      | AAHLS_MNIST_GAN/src/model.cpp:105 in model, return             |
| dataflow        |                                                           | AAHLS_MNIST_GAN/src/model.cpp:108 in model                     |
| stream          | variable=input_noise_stream depth=100                     | AAHLS_MNIST_GAN/src/model.cpp:115 in model, input_noise_stream |
| stream          | variable=fc1_output_stream depth=256                      | AAHLS_MNIST_GAN/src/model.cpp:116 in model, fc1_output_stream  |
| stream          | variable=fc2_output_stream depth=512                      | AAHLS_MNIST_GAN/src/model.cpp:117 in model, fc2_output_stream  |
| stream          | variable=output_stream depth=784                          | AAHLS_MNIST_GAN/src/model.cpp:118 in model, output_stream      |
+-----------------+-----------------------------------------------------------+----------------------------------------------------------------+


