verilog work "mem_sin_new.v"
