problem. Because power issue has led to signal 
integrity, reliability and heat related problems. 3D 
structure will produce more serious interferences and 
voltage drop problems than traditional 2D chips . 
These two problems both cause  circuit delay time 
increases, not only lead the chip performance 
declined, but also make the chip can abnormal 
function,  affect the reliability of the chip 
seriously. In order to accurately assess the power 
problems in 3D IC, in this paper, we design a multi-
voltage, low-power design techniques for 3D IC, which 
include voltage quality measurements and the power 
management system. These new mechanisms can 
effectively reduce the designed circuit power 
consumption and solve the heat and voltage drop in 3D 
chip structure.  
This design includes two parts, the voltage level and 
frequency stabilization mechanisms. The circuit 
voltage levels are sensed by the Built in Voltage 
Measurement circuit (BIVM), from the voltage level 
measurement (every 32 clock cycles) result, the 
feedback control circuit can decide the turned on 
PSM. The more PSM are turned and the voltage levels 
are raised. However, the frequency supply to the 
circuit need to degrade in this situation, prevent 
the supplied voltage level do no continually 
degraded. If the lighter circuit loadings allow the 
feedback mechanism to turn on less PSM and maintain 
the voltage level stabilization. This mechanism 
allows the multi-core design stable operation, with 
regardless to the new circuit loading added to the 
system dynamically. The digitalized voltage and 
frequency stabilization mechanism are applied for 
multi-core or 3D staking design. 
 
英文關鍵詞： low power , 3D design 
 
 1
 
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                    日期： 100 年 7 月 11 日 
計畫編號 99-2221-E-035-097- 
計畫名稱 3-D MOD：網路立體視訊播放系統--子計畫五：低功率/高效能立體視訊播放晶片之設計(I) 
出國人員
姓名 鄭經華 
服務機構
及職稱 逢甲大學電子系副教授 
會議時間 99 年 6 月 27 日至 99 年 6 月 30 日 會議地點 香港 
會議名稱 (中文)  IEEE 可靠度系統與網路 
(英文) IEEE Dependable System and Network 
發表論文
題目 
(中文) 一個低價格低功率多電源三維設計的數位管理機制 
(英文) A Digitalized Management Mechanism for Low-cost Low-Power 
Multiple-Voltage 3D Designs 
附件四 
國科會補助計畫衍生研發成果推廣資料表
日期:2011/12/16
國科會補助計畫
計畫名稱: 子計畫五：低功率/高效能立體視訊播放晶片之設計(I)
計畫主持人: 鄭經華
計畫編號: 99-2221-E-035-097- 學門領域: 積體電路及系統設計
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
二、 獲獎情形 
(1) 2011 年參與執行「Media-To-Go：遠端多媒體資訊系統」計畫榮獲國科會
NSoC 目標導向型研究計畫評選-獲績優計畫特優獎。 
(2) 2011年與中正大學團隊實作雙模式H.264/SVC 視訊解碼晶片設計獲得2011 
ASPDAC University LSI Design Contest 之 Best Design Award。 
(3) 2011 年指導學生許勝偉獲得旺宏金矽奬優勝獎（共 315 隊參賽）。 
(4) 指導學生陳正傑與彭俊翔獲得 99 學年度大學校院積體電路設計競賽第五
名。 
(5) 指導學生楊翔仁與洪聖評獲得 2011 Electronic Technology Symposium 特
優海報獎 
(6) 指導學生柯門均與蕭安泰獲得 2011 Electronic Technology Symposium 佳
作海報獎 
(7) 個人獲得 2011 Electronic Technology Symposium 論文報告佳作獎 
 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
