#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jul 16 08:35:34 2021
# Process ID: 1833812
# Current directory: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1
# Command line: vivado -log ps_block_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ps_block_wrapper.tcl -notrace
# Log file: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper.vdi
# Journal file: /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ps_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/clkTestProj/elmClkTest/clkTestElmwovio/clkTestElm'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/software/xilinx/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2143.512 ; gain = 0.000 ; free physical = 3075 ; free virtual = 38794
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.527 ; gain = 16.016 ; free physical = 3057 ; free virtual = 38776
Command: link_design -top ps_block_wrapper -part xczu4cg-sfvc784-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu4cg-sfvc784-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2605.027 ; gain = 0.000 ; free physical = 2345 ; free virtual = 38062
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.922 ; gain = 0.000 ; free physical = 2243 ; free virtual = 37960
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_zynq_ultra_ps_e_0_0/ps_block_zynq_ultra_ps_e_0_0.xdc] for cell 'ps_block_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0_board.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0_board.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_axi_gpio_0_0/ps_block_axi_gpio_0_0.xdc] for cell 'ps_block_i/axi_gpio_0/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0_board.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0_board.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/sources_1/bd/ps_block/ip/ps_block_rst_ps8_0_96M_0/ps_block_rst_ps8_0_96M_0.xdc] for cell 'ps_block_i/rst_ps8_0_96M/U0'
Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/constrs_1/new/elmXdc.xdc]
Finished Parsing XDC File [/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.srcs/constrs_1/new/elmXdc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.938 ; gain = 0.000 ; free physical = 2241 ; free virtual = 37959
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2628.938 ; gain = 469.410 ; free physical = 2241 ; free virtual = 37959
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2644.938 ; gain = 16.000 ; free physical = 2234 ; free virtual = 37946

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fe2a14c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2801.383 ; gain = 156.445 ; free physical = 2056 ; free virtual = 37768

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 16 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 183c8274e

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 37611
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 270 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cd09f478

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 37611
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e6d61b4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 37611
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 551 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: e6d61b4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1905 ; free virtual = 37611
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e6d61b4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e6d61b4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             270  |                                              0  |
|  Constant propagation         |               0  |              21  |                                              0  |
|  Sweep                        |               0  |             551  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610
Ending Logic Optimization Task | Checksum: 191478345

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 191478345

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 191478345

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610
Ending Netlist Obfuscation Task | Checksum: 191478345

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2970.258 ; gain = 0.000 ; free physical = 1904 ; free virtual = 37610
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 2970.258 ; gain = 341.320 ; free physical = 1904 ; free virtual = 37610
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps_block_wrapper_drc_opted.rpt -pb ps_block_wrapper_drc_opted.pb -rpx ps_block_wrapper_drc_opted.rpx
Command: report_drc -file ps_block_wrapper_drc_opted.rpt -pb ps_block_wrapper_drc_opted.pb -rpx ps_block_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3019.184 ; gain = 8.906 ; free physical = 1890 ; free virtual = 37598
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.184 ; gain = 0.000 ; free physical = 1894 ; free virtual = 37595
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ec62b7ae

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.184 ; gain = 0.000 ; free physical = 1894 ; free virtual = 37595
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.184 ; gain = 0.000 ; free physical = 1894 ; free virtual = 37595

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12b060cfe

Time (s): cpu = 00:01:03 ; elapsed = 00:01:43 . Memory (MB): peak = 4117.961 ; gain = 1098.777 ; free physical = 1105 ; free virtual = 36796

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18420045a

Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 4149.977 ; gain = 1130.793 ; free physical = 1057 ; free virtual = 36744

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18420045a

Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 4149.977 ; gain = 1130.793 ; free physical = 1057 ; free virtual = 36744
Phase 1 Placer Initialization | Checksum: 18420045a

Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 4149.977 ; gain = 1130.793 ; free physical = 1056 ; free virtual = 36744

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 20c1a9624

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 4149.977 ; gain = 1130.793 ; free physical = 1050 ; free virtual = 36739

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 20c1a9624

Time (s): cpu = 00:01:08 ; elapsed = 00:01:49 . Memory (MB): peak = 4149.977 ; gain = 1130.793 ; free physical = 1048 ; free virtual = 36737

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 20c1a9624

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4152.988 ; gain = 1133.805 ; free physical = 1043 ; free virtual = 36731

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16d2568f8

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4152.988 ; gain = 1133.805 ; free physical = 1042 ; free virtual = 36731

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16d2568f8

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4152.988 ; gain = 1133.805 ; free physical = 1042 ; free virtual = 36731
Phase 2.1.1 Partition Driven Placement | Checksum: 16d2568f8

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4152.988 ; gain = 1133.805 ; free physical = 1043 ; free virtual = 36732
Phase 2.1 Floorplanning | Checksum: 21194c4ee

Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 4152.988 ; gain = 1133.805 ; free physical = 1043 ; free virtual = 36732

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 26 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1035 ; free virtual = 36727

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1cc68a43e

Time (s): cpu = 00:01:14 ; elapsed = 00:01:54 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1036 ; free virtual = 36728
Phase 2.2 Global Placement Core | Checksum: 279fe5804

Time (s): cpu = 00:01:15 ; elapsed = 00:01:55 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1035 ; free virtual = 36727
Phase 2 Global Placement | Checksum: 279fe5804

Time (s): cpu = 00:01:15 ; elapsed = 00:01:55 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1035 ; free virtual = 36727

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 224b699b7

Time (s): cpu = 00:01:16 ; elapsed = 00:01:55 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1035 ; free virtual = 36727

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17df5b1ba

Time (s): cpu = 00:01:16 ; elapsed = 00:01:55 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1035 ; free virtual = 36727

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 139bdbf00

Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1035 ; free virtual = 36726

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1e4fdb948

Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1031 ; free virtual = 36723

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 192a6a006

Time (s): cpu = 00:01:17 ; elapsed = 00:01:57 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1030 ; free virtual = 36722

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1ac44327e

Time (s): cpu = 00:01:18 ; elapsed = 00:01:57 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1019 ; free virtual = 36710
Phase 3.4 Small Shape DP | Checksum: 23a91b8e7

Time (s): cpu = 00:01:19 ; elapsed = 00:01:58 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1029 ; free virtual = 36720

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1f3737a69

Time (s): cpu = 00:01:19 ; elapsed = 00:01:58 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1028 ; free virtual = 36720

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1fa2eefde

Time (s): cpu = 00:01:19 ; elapsed = 00:01:58 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1028 ; free virtual = 36720
Phase 3 Detail Placement | Checksum: 1fa2eefde

Time (s): cpu = 00:01:19 ; elapsed = 00:01:58 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1028 ; free virtual = 36720

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15999bc21

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.293 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1987bdbf4

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1026 ; free virtual = 36718
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16057d25c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1026 ; free virtual = 36718
Phase 4.1.1.1 BUFG Insertion | Checksum: 15999bc21

Time (s): cpu = 00:01:21 ; elapsed = 00:02:00 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1028 ; free virtual = 36719
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.293. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16c551886

Time (s): cpu = 00:01:21 ; elapsed = 00:02:00 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1028 ; free virtual = 36719
Phase 4.1 Post Commit Optimization | Checksum: 16c551886

Time (s): cpu = 00:01:21 ; elapsed = 00:02:00 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1028 ; free virtual = 36719

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16c551886

Time (s): cpu = 00:01:21 ; elapsed = 00:02:00 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1030 ; free virtual = 36722
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1017 ; free virtual = 36709

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19c88d796

Time (s): cpu = 00:01:26 ; elapsed = 00:02:05 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1017 ; free virtual = 36709

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1017 ; free virtual = 36709
Phase 4.4 Final Placement Cleanup | Checksum: 1d310d9b2

Time (s): cpu = 00:01:26 ; elapsed = 00:02:05 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1017 ; free virtual = 36709
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d310d9b2

Time (s): cpu = 00:01:26 ; elapsed = 00:02:05 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1017 ; free virtual = 36709
Ending Placer Task | Checksum: 1222ec7f1

Time (s): cpu = 00:01:26 ; elapsed = 00:02:05 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1017 ; free virtual = 36709
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:32 ; elapsed = 00:02:11 . Memory (MB): peak = 4156.000 ; gain = 1136.816 ; free physical = 1052 ; free virtual = 36743
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1041 ; free virtual = 36738
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ps_block_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1032 ; free virtual = 36726
INFO: [runtcl-4] Executing : report_utilization -file ps_block_wrapper_utilization_placed.rpt -pb ps_block_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ps_block_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1050 ; free virtual = 36744
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 1019 ; free virtual = 36719
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 6602abc4 ConstDB: 0 ShapeSum: 8bf85d1d RouteDB: 3033bf10

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 884 ; free virtual = 36584
Phase 1 Build RT Design | Checksum: f19d4c55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 883 ; free virtual = 36583
Post Restoration Checksum: NetGraph: c95907e8 NumContArr: e6d88657 Constraints: da017c25 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 28a330a64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 886 ; free virtual = 36585

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 28a330a64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 861 ; free virtual = 36560

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 28a330a64

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 861 ; free virtual = 36560

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b7a69e5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 852 ; free virtual = 36552

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 231caede6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 851 ; free virtual = 36551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.323  | TNS=0.000  | WHS=-0.030 | THS=-0.036 |

Phase 2 Router Initialization | Checksum: 1ff054487

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 850 ; free virtual = 36550

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1437
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1284
  Number of Partially Routed Nets     = 153
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2dc3d316b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 837 ; free virtual = 36537

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.028  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 397c7694c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 842 ; free virtual = 36541

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 335e98291

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 842 ; free virtual = 36541
Phase 4 Rip-up And Reroute | Checksum: 335e98291

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 842 ; free virtual = 36541

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 335e98291

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 844 ; free virtual = 36544

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 335e98291

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 844 ; free virtual = 36544
Phase 5 Delay and Skew Optimization | Checksum: 335e98291

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 844 ; free virtual = 36544

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d1cc5f94

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 843 ; free virtual = 36543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.028  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 395fec7b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 843 ; free virtual = 36543
Phase 6 Post Hold Fix | Checksum: 395fec7b5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 843 ; free virtual = 36543

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0767583 %
  Global Horizontal Routing Utilization  = 0.116061 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 32b705284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 842 ; free virtual = 36541

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 32b705284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 841 ; free virtual = 36541

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 32b705284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 841 ; free virtual = 36541

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.028  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 32b705284

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 843 ; free virtual = 36543
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 879 ; free virtual = 36579

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 879 ; free virtual = 36579
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 862 ; free virtual = 36569
INFO: [Common 17-1381] The checkpoint '/home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ps_block_wrapper_drc_routed.rpt -pb ps_block_wrapper_drc_routed.pb -rpx ps_block_wrapper_drc_routed.rpx
Command: report_drc -file ps_block_wrapper_drc_routed.rpt -pb ps_block_wrapper_drc_routed.pb -rpx ps_block_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 868 ; free virtual = 36570
INFO: [runtcl-4] Executing : report_methodology -file ps_block_wrapper_methodology_drc_routed.rpt -pb ps_block_wrapper_methodology_drc_routed.pb -rpx ps_block_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ps_block_wrapper_methodology_drc_routed.rpt -pb ps_block_wrapper_methodology_drc_routed.pb -rpx ps_block_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bhalerao/kushal/ELM_test_suites/vivadoProjects/elmGit/ELM_Bring_up_Petalinux/myproj/project_1.runs/impl_1/ps_block_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4156.000 ; gain = 0.000 ; free physical = 863 ; free virtual = 36565
INFO: [runtcl-4] Executing : report_power -file ps_block_wrapper_power_routed.rpt -pb ps_block_wrapper_power_summary_routed.pb -rpx ps_block_wrapper_power_routed.rpx
Command: report_power -file ps_block_wrapper_power_routed.rpt -pb ps_block_wrapper_power_summary_routed.pb -rpx ps_block_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ps_block_wrapper_route_status.rpt -pb ps_block_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ps_block_wrapper_timing_summary_routed.rpt -pb ps_block_wrapper_timing_summary_routed.pb -rpx ps_block_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ps_block_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ps_block_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ps_block_wrapper_bus_skew_routed.rpt -pb ps_block_wrapper_bus_skew_routed.pb -rpx ps_block_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force ps_block_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu4cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ps_block_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 4244.484 ; gain = 88.484 ; free physical = 828 ; free virtual = 36534
INFO: [Common 17-206] Exiting Vivado at Fri Jul 16 08:41:16 2021...
