/* Generated by Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/leodtr/Programs/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

/* top =  1  */
/* src = "SOC_flash.v:1.1-161.10" */
module SOC_flash(clk, resetn, spi_mosi, spi_miso, spi_cs_n, spi_clk, LEDS, RXD, TXD);
  /* hdlname = "CPU Bimm" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:75.14-75.18" */
  wire [31:0] \CPU.Bimm ;
  /* hdlname = "CPU Iimm" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:72.14-72.18" */
  wire [31:0] \CPU.Iimm ;
  /* hdlname = "CPU Jimm" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:76.14-76.18" */
  wire [31:0] \CPU.Jimm ;
  /* hdlname = "CPU LTU" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:133.16-133.19" */
  wire \CPU.LTU ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33" */
  wire [33:0] \CPU.LTU_CCU2C_S0_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 32 33" */
  wire [33:0] \CPU.LTU_CCU2C_S0_S1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.LTU_LUT4_B_1_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.LTU_LUT4_B_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.LTU_LUT4_B_Z_PFUMX_ALUT_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_B_Z_PFUMX_ALUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.LTU_LUT4_C_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_C_B_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.LTU_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_C_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_C_Z_LUT4_B_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.LTU_LUT4_D_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.LTU_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_D_Z_LUT4_Z_2_A ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.LTU_LUT4_D_Z_LUT4_Z_3_A ;
  /* hdlname = "CPU PC" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:196.26-196.28" */
  wire [23:0] \CPU.PC ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_10_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_10_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_11_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_11_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_12_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_12_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_13_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_13_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_14_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_14_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_15_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_15_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_16_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_16_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_17_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_17_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_18_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_19_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_19_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_1_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_1_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_20_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_20_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_21_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_21_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_22_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_23_CE ;
  wire \CPU.PC_TRELLIS_FF_Q_23_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_2_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_2_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_3_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_3_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_4_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_5_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_5_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_6_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_7_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_8_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_8_LSR ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_9_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  wire \CPU.PC_TRELLIS_FF_Q_9_LSR ;
  wire \CPU.PC_TRELLIS_FF_Q_CE ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:354.18-356.25" */
  wire \CPU.PC_TRELLIS_FF_Q_DI ;
  wire \CPU.PC_TRELLIS_FF_Q_LSR ;
  /* hdlname = "CPU PCplus4" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.26-200.33" */
  wire [23:0] \CPU.PCplus4 ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "2 4 6 8 10 12 14 16 18 20 21" */
  wire [21:0] \CPU.PCplus4_CCU2C_S0_4_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5 7 9 11 13 15 17 19 21" */
  wire [21:0] \CPU.PCplus4_CCU2C_S0_COUT ;
  /* hdlname = "CPU PCplusImm" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.26-205.35" */
  wire [23:0] \CPU.PCplusImm ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 22 23" */
  wire [23:0] \CPU.PCplusImm_CCU2C_S0_4_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 22 23" */
  wire [23:0] \CPU.PCplusImm_CCU2C_S0_4_S1 ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" */
  wire [23:0] \CPU.PCplusImm_CCU2C_S0_COUT ;
  /* hdlname = "CPU Simm" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:74.14-74.18" */
  wire [31:0] \CPU.Simm ;
  /* hdlname = "CPU Uimm" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:71.14-71.18" */
  wire [31:0] \CPU.Uimm ;
  /* hdlname = "CPU aluIn1" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:113.16-113.22" */
  wire [31:0] \CPU.aluIn1 ;
  /* hdlname = "CPU aluIn2" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:118.16-118.22" */
  wire [31:0] \CPU.aluIn2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_23_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:32.22-32.23" */
  wire [32:0] \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_24_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluIn2_LUT4_Z_24_D_PFUMX_C0_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_26_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_27_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluIn2_LUT4_Z_28_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluIn2_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluIn2_LUT4_Z_30_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.aluIn2_LUT4_Z_3_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_4_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_5_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_6_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_7_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluIn2_LUT4_Z_9_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluIn2_LUT4_Z_9_D_LUT4_A_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluIn2_LUT4_Z_9_D_PFUMX_C0_ALUT ;
  /* hdlname = "CPU aluMinus" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.16-131.24" */
  wire [32:0] \CPU.aluMinus ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" */
  wire [33:0] \CPU.aluMinus_CCU2C_S0_COUT ;
  /* hdlname = "CPU aluPlus" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.16-127.23" */
  wire [31:0] \CPU.aluPlus ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31" */
  wire [31:0] \CPU.aluPlus_CCU2C_S0_3_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" */
  wire [31:0] \CPU.aluPlus_CCU2C_S0_COUT ;
  /* hdlname = "CPU aluReg" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:120.16-120.22" */
  wire [31:0] \CPU.aluReg ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_10_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_11_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_12_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_13_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_14_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_15_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_16_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_17_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_18_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_19_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_1_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_20_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_21_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_22_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_23_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_24_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_25_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_26_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_27_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_28_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_29_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_2_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_30_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_31_DI ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_3_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_4_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_5_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_6_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_7_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_8_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_9_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ;
  wire \CPU.aluReg_TRELLIS_FF_Q_CE ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluReg_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_B ;
  /* hdlname = "CPU aluShamt" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:121.16-121.24" */
  wire [4:0] \CPU.aluShamt ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.aluShamt_LUT4_A_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.aluShamt_PFUMX_C0_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.aluShamt_PFUMX_C0_Z ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_1_DI ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_2_DI ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_3_DI ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_4_DI ;
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7" */
  wire \CPU.aluShamt_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [4:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5" */
  wire [5:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" */
  /* unused_bits = "1 3 4 5" */
  wire [5:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" */
  /* unused_bits = "1 3 4 5" */
  wire [5:0] \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_S1 ;
  /* hdlname = "CPU clk" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:38.12-38.15" */
  wire \CPU.clk ;
  /* hdlname = "CPU cycles" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:378.16-378.22" */
  wire [31:0] \CPU.cycles ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [31:0] \CPU.cycles_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31" */
  wire [31:0] \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" */
  wire [31:0] \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  /* hdlname = "CPU instr" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:197.16-197.21" */
  wire [31:2] \CPU.instr ;
  /* hdlname = "CPU isJAL" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:85.9-85.14" */
  wire \CPU.isJAL ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.isJAL_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.isJAL_LUT4_C_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.isJAL_LUT4_C_Z_PFUMX_C0_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.isJAL_LUT4_C_Z_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.isJAL_LUT4_D_1_Z ;
  /* hdlname = "CPU loadstore_addr" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.26-211.40" */
  wire [23:0] \CPU.loadstore_addr ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:32.22-32.23" */
  wire [23:0] \CPU.loadstore_addr_CCU2C_S0_3_B0 ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 23" */
  wire [23:0] \CPU.loadstore_addr_CCU2C_S0_4_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23" */
  wire [23:0] \CPU.loadstore_addr_CCU2C_S0_COUT ;
  /* hdlname = "CPU mem_addr" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:40.18-40.26" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" */
  wire [31:0] \CPU.mem_addr ;
  /* hdlname = "CPU mem_rdata" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:43.18-43.27" */
  /* unused_bits = "0 1" */
  wire [31:0] \CPU.mem_rdata ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_2_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_2_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_10_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_11_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_14_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_15_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.mem_rdata_LUT4_Z_17_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_19_C ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_A_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_20_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_21_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_2_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_3_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_4_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_LUT4_Z_5_C ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.mem_rdata_PFUMX_Z_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.mem_rdata_PFUMX_Z_BLUT ;
  /* hdlname = "CPU mem_wbusy" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:46.12-46.21" */
  wire \CPU.mem_wbusy ;
  /* hdlname = "CPU mem_wdata" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:41.18-41.27" */
  wire [31:0] \CPU.mem_wdata ;
  /* hdlname = "CPU rdId" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:63.13-63.17" */
  wire [4:0] \CPU.rdId ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.0_DO_3 ;
  wire [31:0] \CPU.registerFile.0.0.0_DO_LUT4_B_Z ;
  wire \CPU.registerFile.0.0.0_WRE ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.0.0.1_DO_3 ;
  wire [31:0] \CPU.registerFile.0.0.1_DO_LUT4_B_Z ;
  wire \CPU.registerFile.0.1.0_WRE ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \CPU.registerFile.0.1.0_WRE_LUT4_Z_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.0_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.1.0.1_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.0_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.2.0.1_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.0_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.3.0.1_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.0_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.4.0.1_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.0_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.5.0.1_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.0_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.6.0.1_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.0_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.0_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.0_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.0_DO_3 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.1_DO ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.1_DO_1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.1_DO_2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.registerFile.7.0.1_DO_3 ;
  /* hdlname = "CPU reset" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:48.12-48.17" */
  wire \CPU.reset ;
  /* hdlname = "CPU rs1" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:97.15-97.18" */
  wire [31:0] \CPU.rs1 ;
  /* hdlname = "CPU rs2" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:98.15-98.18" */
  wire [31:0] \CPU.rs2 ;
  /* hdlname = "CPU state" */
  /* onehot = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:307.24-307.29" */
  wire [3:0] \CPU.state ;
  wire \CPU.state_TRELLIS_FF_Q_1_LSR ;
  wire \CPU.state_TRELLIS_FF_Q_2_LSR ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:342.7-368.14|cores/cpu/femtorv32_quark.v:0.0-0.0|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:583.28-583.35" */
  /* unused_bits = "3 4 7 9" */
  wire [11:0] \CPU.state_TRELLIS_FF_Q_3_DI ;
  wire \CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ;
  wire \CPU.state_TRELLIS_FF_Q_3_LSR ;
  wire \CPU.state_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:342.7-368.14|cores/cpu/femtorv32_quark.v:0.0-0.0|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22" */
  /* unused_bits = "2" */
  wire [3:0] \CPU.state_TRELLIS_FF_Q_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \CPU.state_TRELLIS_FF_Q_LSR ;
  /* hdlname = "CPU writeBackData" */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:225.16-225.29" */
  wire [31:0] \CPU.writeBackData ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_10_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_10_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_1_SD ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_2_SD ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_3_SD ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_6_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_6_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_6_SD ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_7_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_7_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_L6MUX21_Z_7_SD ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_9_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_9_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_1_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_2_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_3_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_4_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_5_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_6_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_8_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_10_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_10_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_11_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_11_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_11_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_1_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_3_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_3_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_3_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_4_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_4_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_4_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.22-158.24" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.18-158.20" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.30-158.32" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.26-158.28" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.58-158.60" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.38-158.40" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.34-158.36" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.46-158.48" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:158.42-158.44" */
  wire \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_5_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_5_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_5_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_6_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_6_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_7_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_7_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_7_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:30.22-30.23" */
  wire [22:0] \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_8_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_8_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_8_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [6:0] \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_9_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_9_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:8.23-8.27" */
  output LEDS;
  /* src = "SOC_flash.v:32.16-32.25" */
  wire [31:0] RAM_rdata;
  /* src = "SOC_flash.v:9.16-9.19" */
  input RXD;
  /* src = "SOC_flash.v:10.17-10.20" */
  output TXD;
  /* src = "SOC_flash.v:73.16-73.28" */
  wire [31:0] bin2bcd_dout;
  /* src = "SOC_flash.v:2.16-2.19" */
  input clk;
  /* src = "SOC_flash.v:122.12-122.14" */
  /* unused_bits = "0 1 2 3 4 5 6" */
  wire [6:0] cs;
  /* src = "SOC_flash.v:72.16-72.24" */
  wire [31:0] div_dout;
  /* src = "SOC_flash.v:74.16-74.26" */
  wire [31:0] dpram_dout;
  /* src = "SOC_flash.v:70.16-70.25" */
  wire [31:0] gpio_dout;
  /* hdlname = "mapped_spi_flash CLK" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:12.24-12.27" */
  wire \mapped_spi_flash.CLK ;
  /* hdlname = "mapped_spi_flash CS_N" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:13.24-13.28" */
  wire \mapped_spi_flash.CS_N ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mapped_spi_flash.CS_N_LUT4_A_D ;
  wire \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI ;
  /* hdlname = "mapped_spi_flash MISO" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:15.24-15.28" */
  wire \mapped_spi_flash.MISO ;
  /* hdlname = "mapped_spi_flash MOSI" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:14.24-14.28" */
  wire \mapped_spi_flash.MOSI ;
  /* hdlname = "mapped_spi_flash clk" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:4.24-4.27" */
  wire \mapped_spi_flash.clk ;
  /* hdlname = "mapped_spi_flash cmd_addr" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:19.15-19.23" */
  wire [31:0] \mapped_spi_flash.cmd_addr ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [5:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI ;
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ;
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_BLUT ;
  /* hdlname = "mapped_spi_flash rcv_bitcount" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:20.15-20.27" */
  wire [5:0] \mapped_spi_flash.rcv_bitcount ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mapped_spi_flash.rcv_bitcount_LUT4_A_Z ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_1_LSR ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_2_LSR ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_3_LSR ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_4_LSR ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:49.22-49.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [5:0] \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:49.22-49.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5" */
  wire [5:0] \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:49.22-49.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "2 4 5" */
  wire [5:0] \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  wire \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mapped_spi_flash rcv_data" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:21.15-21.23" */
  wire [31:0] \mapped_spi_flash.rcv_data ;
  wire \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ;
  /* hdlname = "mapped_spi_flash rdata" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:8.24-8.29" */
  wire [31:0] \mapped_spi_flash.rdata ;
  /* hdlname = "mapped_spi_flash rstrb" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:5.24-5.29" */
  wire \mapped_spi_flash.rstrb ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mapped_spi_flash.rstrb_LUT4_Z_C ;
  wire \mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ;
  /* hdlname = "mapped_spi_flash sending" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:22.15-22.22" */
  wire \mapped_spi_flash.sending ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mapped_spi_flash.sending_LUT4_Z_D ;
  /* hdlname = "mapped_spi_flash snd_bitcount" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:18.15-18.27" */
  wire [5:0] \mapped_spi_flash.snd_bitcount ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mapped_spi_flash.snd_bitcount_LUT4_A_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mapped_spi_flash.snd_bitcount_PFUMX_C0_ALUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:45.22-45.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [5:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:45.22-45.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5" */
  wire [5:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:45.22-45.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "2 4 5" */
  wire [5:0] \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  /* hdlname = "mapped_spi_flash word_address" */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:6.24-6.36" */
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19" */
  wire [19:0] \mapped_spi_flash.word_address ;
  /* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" */
  wire [23:0] mem_addr;
  /* src = "SOC_flash.v:13.16-13.25" */
  /* unused_bits = "0 1" */
  wire [31:0] mem_rdata;
  /* src = "SOC_flash.v:15.16-15.25" */
  wire [31:0] mem_wdata;
  /* hdlname = "mult1 A" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:14.12-14.13" */
  wire [15:0] \mult1.A ;
  wire \mult1.A_TRELLIS_FF_Q_10_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_11_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_12_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_13_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_14_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_15_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_3_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_4_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_5_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_6_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_7_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_8_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_9_LSR ;
  wire \mult1.A_TRELLIS_FF_Q_CE ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ;
  wire \mult1.A_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 B" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:15.12-15.13" */
  wire [15:0] \mult1.B ;
  wire \mult1.B_TRELLIS_FF_Q_10_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_11_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_12_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_13_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_14_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_15_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_3_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_4_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_5_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_6_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_7_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_8_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_9_LSR ;
  wire \mult1.B_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 addr" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:7.16-7.20" */
  /* unused_bits = "0 1 2 3 4" */
  wire [4:0] \mult1.addr ;
  /* hdlname = "mult1 clk" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:3.9-3.12" */
  wire \mult1.clk ;
  /* hdlname = "mult1 cs" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:6.9-6.11" */
  /* unused_bits = "0" */
  wire \mult1.cs ;
  /* hdlname = "mult1 d_in" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:5.16-5.20" */
  wire [15:0] \mult1.d_in ;
  /* hdlname = "mult1 d_out" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:10.20-10.25" */
  wire [31:0] \mult1.d_out ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_10_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_10_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_11_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_11_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_12_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_12_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_13_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_13_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_14_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_14_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_15_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_15_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_16_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_16_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_17_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_17_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_18_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_18_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_19_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_19_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_1_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_1_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_20_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_20_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_21_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_21_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_22_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_22_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_23_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_23_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_24_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_24_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_25_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_25_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_26_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_26_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_27_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_27_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_28_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_28_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_29_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_29_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_2_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_2_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_30_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_30_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_31_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_31_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_3_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_3_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_4_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_4_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_5_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_5_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_6_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_6_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_7_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_7_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_8_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_8_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_9_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_9_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4" */
  wire \mult1.d_out_TRELLIS_FF_Q_DI ;
  wire \mult1.d_out_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 done" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:18.6-18.10" */
  wire \mult1.done ;
  /* hdlname = "mult1 init" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:16.5-16.9" */
  wire \mult1.init ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mult1.init_LUT4_D_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mult1.init_LUT4_D_Z_LUT4_A_1_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.init_LUT4_D_Z_LUT4_A_B ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:0.0-0.0|cores/mult/mult.v:39.3-89.10|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:575.21-575.22" */
  wire [2:0] \mult1.init_LUT4_D_Z_LUT4_A_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.init_LUT4_D_Z_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2_D ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \mult1.init_LUT4_D_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \mult1.init_LUT4_D_Z_PFUMX_Z_BLUT ;
  wire \mult1.init_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.34-142.36" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.22-142.24" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.18-142.20" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1 ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.30-142.32" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:142.26-142.28" */
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ;
  wire \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ;
  wire \mult1.init_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 A" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:21.12-21.13|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.A ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31" */
  wire [31:0] \mult1.mult1.A_CCU2C_A0_COUT ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_10_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_11_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_12_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_13_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_14_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_15_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_1_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_2_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_3_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_4_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_5_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_6_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_7_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_8_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.A_TRELLIS_FF_Q_9_DI ;
  wire \mult1.mult1.A_TRELLIS_FF_Q_CE ;
  wire \mult1.mult1.A_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 B" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:22.12-22.13|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.B ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_10_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_11_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_12_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_13_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_14_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_15_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_1_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_2_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_3_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_4_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_5_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_6_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_7_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_8_DI ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.B_TRELLIS_FF_Q_9_DI ;
  /* hdlname = "mult1 mult1 clk" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:3.21-3.24|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.clk ;
  /* hdlname = "mult1 mult1 count" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:30.12-30.17|cores/mult/perip_mult.v:70.6-78.3" */
  wire [4:0] \mult1.mult1.count ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [4:0] \mult1.mult1.count_TRELLIS_FF_Q_4_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5" */
  wire [5:0] \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.22-65.25" */
  /* unused_bits = "1 3 4 5" */
  wire [5:0] \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:65.27-65.29" */
  /* unused_bits = "1 3 4 5" */
  wire [5:0] \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_S1 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mult1.mult1.count_TRELLIS_FF_Q_CE ;
  wire \mult1.mult1.count_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 done" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:6.21-6.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.done ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [1:0] \mult1.mult1.done_LUT4_B_D ;
  wire \mult1.mult1.done_TRELLIS_FF_Q_CE ;
  wire \mult1.mult1.done_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 init" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:5.21-5.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.init ;
  /* hdlname = "mult1 mult1 op_A" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:9.21-9.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.op_A ;
  /* hdlname = "mult1 mult1 op_B" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:10.21-10.25|cores/mult/perip_mult.v:70.6-78.3" */
  wire [15:0] \mult1.mult1.op_B ;
  /* hdlname = "mult1 mult1 result" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:8.21-8.27|cores/mult/perip_mult.v:70.6-78.3" */
  wire [31:0] \mult1.mult1.result ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_10_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_10_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_11_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_11_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_12_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_12_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_13_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_13_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_14_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_14_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_15_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_15_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_16_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_16_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_17_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_17_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_18_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_18_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_19_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_19_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_1_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_1_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_20_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_20_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_21_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_21_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_22_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_22_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_23_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_23_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_24_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_24_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_25_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_25_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_26_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_26_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_27_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_27_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_28_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_28_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_29_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_29_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_2_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_2_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_30_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_30_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_31_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_31_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_3_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_3_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_4_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_4_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_5_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_5_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_6_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_6_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_7_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_7_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_8_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_8_LSR ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_9_DI ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_9_LSR ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_CE ;
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3" */
  wire \mult1.mult1.result_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [31:0] \mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 31" */
  wire [31:0] \mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT ;
  wire \mult1.mult1.result_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 mult1 state" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:20.12-20.17|cores/mult/perip_mult.v:70.6-78.3" */
  wire [2:0] \mult1.mult1.state ;
  wire \mult1.mult1.state_TRELLIS_FF_Q_1_LSR ;
  wire \mult1.mult1.state_TRELLIS_FF_Q_2_LSR ;
  wire \mult1.mult1.state_TRELLIS_FF_Q_LSR ;
  /* hdlname = "mult1 result" */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:17.13-17.19" */
  wire [31:0] \mult1.result ;
  /* src = "SOC_flash.v:71.16-71.25" */
  wire [31:0] mult_dout;
  /* hdlname = "per_uart addr" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:9.16-9.20" */
  /* unused_bits = "0 1 2 3 4" */
  wire [4:0] \per_uart.addr ;
  /* hdlname = "per_uart clk" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:5.11-5.14" */
  wire \per_uart.clk ;
  /* hdlname = "per_uart cs" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:8.11-8.13" */
  /* unused_bits = "0" */
  wire \per_uart.cs ;
  /* hdlname = "per_uart d_in" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:7.17-7.21" */
  wire [31:0] \per_uart.d_in ;
  /* hdlname = "per_uart d_in_uart" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:20.11-20.20" */
  wire [7:0] \per_uart.d_in_uart ;
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:39.15-39.24" */
  wire \per_uart.d_in_uart_TRELLIS_FF_Q_CE ;
  /* hdlname = "per_uart d_out" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:12.22-12.27" */
  wire [31:0] \per_uart.d_out ;
  wire \per_uart.d_out_TRELLIS_FF_Q_1_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_2_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_3_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_4_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_5_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_6_LSR ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:578.19-578.22" */
  wire [9:0] \per_uart.d_out_TRELLIS_FF_Q_7_DI ;
  wire \per_uart.d_out_TRELLIS_FF_Q_7_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_8_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_9_LSR ;
  wire \per_uart.d_out_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart ledout" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:15.16-15.22" */
  wire \per_uart.ledout ;
  wire \per_uart.ledout_TRELLIS_FF_Q_CE ;
  /* hdlname = "per_uart rx_avail" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:25.6-25.14" */
  wire \per_uart.rx_avail ;
  /* hdlname = "per_uart rx_data" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:22.12-22.19" */
  wire [7:0] \per_uart.rx_data ;
  /* hdlname = "per_uart rx_error" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:24.6-24.14" */
  wire \per_uart.rx_error ;
  /* hdlname = "per_uart tx_busy" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:23.6-23.13" */
  wire \per_uart.tx_busy ;
  /* hdlname = "per_uart uart0 clk" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:10.21-10.24|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.clk ;
  /* hdlname = "per_uart uart0 enable16_counter" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:29.12-29.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [15:0] \per_uart.uart0.enable16_counter ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27" */
  wire [15:0] \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:38.23-38.25" */
  /* unused_bits = "2 4 6 8 10 12 14 15" */
  wire [15:0] \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23" */
  /* unused_bits = "3 5 7 9 11 13 15" */
  wire [15:0] \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT ;
  /* hdlname = "per_uart uart0 rx_ack" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:18.21-18.27|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_ack ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.rx_ack_LUT4_C_A ;
  wire \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_D ;
  /* hdlname = "per_uart uart0 rx_avail" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:16.21-16.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_avail ;
  /* force_downto = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:46.2-50.9|cores/uart/perip_uart.v:0.0-0.0|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/techmap.v:583.28-583.35" */
  /* unused_bits = "7 17" */
  wire [19:0] \per_uart.uart0.rx_avail_LUT4_D_Z ;
  wire \per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI ;
  wire \per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_bitcount" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:63.11-63.22|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.rx_bitcount ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_busy" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:61.11-61.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_busy ;
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_count16" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:62.11-62.21|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.rx_count16 ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rx_data" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:15.21-15.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.rx_data ;
  /* hdlname = "per_uart uart0 rx_error" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:17.21-17.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.rx_error ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.rx_error_LUT4_C_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.rx_error_LUT4_D_Z ;
  wire \per_uart.uart0.rx_error_TRELLIS_FF_Q_DI ;
  wire \per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 rxd_reg" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:64.11-64.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.rxd_reg ;
  wire \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z_B ;
  /* hdlname = "per_uart uart0 tx_bitcount" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:118.11-118.22|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.tx_bitcount ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart0 tx_busy" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:21.21-21.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.tx_busy ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [2:0] \per_uart.uart0.tx_busy_LUT4_D_Z ;
  wire \per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI ;
  wire \per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 tx_count16" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:119.11-119.21|cores/uart/perip_uart.v:56.2-68.2" */
  wire [3:0] \per_uart.uart0.tx_count16 ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart0 tx_data" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:19.21-19.28|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.tx_data ;
  /* hdlname = "per_uart uart0 tx_wr" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:20.21-20.26|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.tx_wr ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.tx_wr_LUT4_D_1_Z ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.tx_wr_LUT4_D_A ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.tx_wr_LUT4_D_B ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z ;
  /* hdlname = "per_uart uart0 txd_reg" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:120.11-120.18|cores/uart/perip_uart.v:56.2-68.2" */
  wire [7:0] \per_uart.uart0.txd_reg ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI ;
  /* hdlname = "per_uart uart0 uart_rxd" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:12.21-12.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd ;
  /* hdlname = "per_uart uart0 uart_rxd1" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:49.5-49.14|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd1 ;
  /* hdlname = "per_uart uart0 uart_rxd2" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:50.5-50.14|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_rxd2 ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [4:0] \per_uart.uart0.uart_rxd2_LUT4_B_D ;
  wire \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ;
  /* force_downto = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24" */
  wire [3:0] \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A ;
  /* hdlname = "per_uart uart0 uart_txd" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:13.21-13.29|cores/uart/perip_uart.v:56.2-68.2" */
  wire \per_uart.uart0.uart_txd ;
  wire \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.22-134.24" */
  wire \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ;
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:134.18-134.20" */
  wire \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ;
  wire \per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR ;
  /* hdlname = "per_uart uart_ctrl" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:21.11-21.20" */
  wire [7:0] \per_uart.uart_ctrl ;
  /* hdlname = "per_uart uart_rx" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:14.12-14.19" */
  wire \per_uart.uart_rx ;
  /* hdlname = "per_uart uart_tx" */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:13.12-13.19" */
  wire \per_uart.uart_tx ;
  /* src = "SOC_flash.v:3.16-3.22" */
  input resetn;
  /* src = "SOC_flash.v:7.18-7.25" */
  output spi_clk;
  /* src = "SOC_flash.v:6.18-6.26" */
  output spi_cs_n;
  /* src = "SOC_flash.v:5.18-5.26" */
  input spi_miso;
  /* src = "SOC_flash.v:4.18-4.26" */
  output spi_mosi;
  /* src = "SOC_flash.v:69.16-69.25" */
  wire [31:0] uart_dout;
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.LTU_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [33]),
    .COUT(\CPU.LTU_CCU2C_S0_COUT [32]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.LTU ),
    .S1(\CPU.LTU_CCU2C_S0_S1 [32])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hbb0f)
  ) \CPU.LTU_LUT4_B  (
    .A(\CPU.instr [14]),
    .B(\CPU.LTU ),
    .C(\CPU.aluReg [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.LTU_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'he800)
  ) \CPU.LTU_LUT4_B_1  (
    .A(\CPU.LTU_LUT4_C_B [0]),
    .B(\CPU.LTU ),
    .C(\CPU.rs1 [31]),
    .D(\CPU.LTU_LUT4_B_1_D [4]),
    .Z(\CPU.LTU_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.LTU_LUT4_B_1_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [14]),
    .Z(\CPU.LTU_LUT4_B_1_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.LTU_LUT4_B_Z_PFUMX_ALUT  (
    .ALUT(\CPU.LTU_LUT4_B_Z ),
    .BLUT(\CPU.LTU_LUT4_B_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.instr [12]),
    .Z(\CPU.LTU_LUT4_B_Z_PFUMX_ALUT_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.LTU_LUT4_B_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_B_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h033f)
  ) \CPU.LTU_LUT4_C  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_C_B [0]),
    .C(\CPU.LTU ),
    .D(\CPU.rs1 [31]),
    .Z(\CPU.LTU_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.LTU_LUT4_C_B_L6MUX21_Z  (
    .D0(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0 ),
    .D1(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [31]),
    .Z(\CPU.LTU_LUT4_C_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [6]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfdff)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [31]),
    .B(\CPU.instr [2]),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [5]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hfdff)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [31]),
    .B(\CPU.instr [2]),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [5]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [6]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.rs2 [31]),
    .B(\CPU.instr [2]),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [5]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [4]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.rs2 [31]),
    .B(\CPU.instr [2]),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [5]),
    .Z(\CPU.LTU_LUT4_C_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.LTU_LUT4_C_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus [31]),
    .C(\CPU.aluPlus [31]),
    .D(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .Z(\CPU.LTU_LUT4_C_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.LTU_LUT4_C_B_LUT4_Z_D_LUT4_C  (
    .A(\CPU.aluMinus [12]),
    .B(\CPU.aluPlus [12]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.LTU_LUT4_D_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.LTU_LUT4_C_B_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [30]),
    .Z(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.LTU_LUT4_C_Z_LUT4_A  (
    .A(\CPU.LTU_LUT4_C_Z [0]),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [14]),
    .D(\CPU.instr [13]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.LTU_LUT4_C_Z_LUT4_A_Z_LUT4_Z  (
    .A(\CPU.aluMinus [0]),
    .B(\CPU.aluPlus [0]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hbf00)
  ) \CPU.LTU_LUT4_C_Z_LUT4_A_Z_LUT4_Z_1  (
    .A(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.rs1 [0]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.LTU_LUT4_B_Z_PFUMX_ALUT_Z [3]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.LTU_LUT4_C_Z_LUT4_A_Z_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [0]),
    .D(\CPU.rs1 [0]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_C_Z [0]),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.instr [14]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z  (
    .D0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.LTU_LUT4_D_Z [5]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_D_Z [4]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_D_Z [4]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h5333)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.LTU_LUT4_D_Z [0]),
    .B(\CPU.LTU_LUT4_D_Z [1]),
    .C(\CPU.LTU_LUT4_D_Z [2]),
    .D(\CPU.LTU_LUT4_D_Z [3]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h004f)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_B_Z [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z [1]),
    .C(\CPU.LTU_LUT4_C_Z_LUT4_B_Z [2]),
    .D(\CPU.isJAL ),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z  (
    .A(\CPU.instr [2]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [2]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0f33)
  ) \CPU.LTU_LUT4_D  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.LTU_LUT4_D_C [1]),
    .D(\CPU.LTU ),
    .Z(\CPU.LTU_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.LTU_LUT4_D_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [14]),
    .Z(\CPU.LTU_LUT4_D_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.LTU_LUT4_D_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [14]),
    .Z(\CPU.LTU_LUT4_D_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [12]),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [14]),
    .Z(\CPU.LTU_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [14]),
    .D(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.LTU_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [0]),
    .B(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [1]),
    .C(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [2]),
    .D(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [3]),
    .Z(\CPU.LTU_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_2_A_LUT4_Z  (
    .A(\CPU.aluMinus [8]),
    .B(\CPU.aluMinus [9]),
    .C(\CPU.aluMinus [10]),
    .D(\CPU.aluMinus [11]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_2_A_LUT4_Z_1  (
    .A(\CPU.aluMinus [12]),
    .B(\CPU.aluMinus [13]),
    .C(\CPU.aluMinus [14]),
    .D(\CPU.aluMinus [15]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_2_A_LUT4_Z_2  (
    .A(\CPU.aluMinus [0]),
    .B(\CPU.aluMinus [1]),
    .C(\CPU.aluMinus [2]),
    .D(\CPU.aluMinus [3]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_2_A_LUT4_Z_3  (
    .A(\CPU.aluMinus [4]),
    .B(\CPU.aluMinus [5]),
    .C(\CPU.aluMinus [6]),
    .D(\CPU.aluMinus [7]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_2_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_3  (
    .A(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [0]),
    .B(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [1]),
    .C(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [2]),
    .D(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [3]),
    .Z(\CPU.LTU_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_3_A_LUT4_Z  (
    .A(\CPU.aluMinus [24]),
    .B(\CPU.aluMinus [25]),
    .C(\CPU.aluMinus [26]),
    .D(\CPU.aluMinus [27]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_3_A_LUT4_Z_1  (
    .A(\CPU.aluMinus [28]),
    .B(\CPU.aluMinus [29]),
    .C(\CPU.aluMinus [30]),
    .D(\CPU.aluMinus [31]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_3_A_LUT4_Z_2  (
    .A(\CPU.aluMinus [16]),
    .B(\CPU.aluMinus [17]),
    .C(\CPU.aluMinus [18]),
    .D(\CPU.aluMinus [19]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.LTU_LUT4_D_Z_LUT4_Z_3_A_LUT4_Z_3  (
    .A(\CPU.aluMinus [20]),
    .B(\CPU.aluMinus [21]),
    .C(\CPU.aluMinus [22]),
    .D(\CPU.aluMinus [23]),
    .Z(\CPU.LTU_LUT4_D_Z_LUT4_Z_3_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q  (
    .CE(\CPU.PC_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_LSR ),
    .Q(\CPU.PC [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_1  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_1_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_1_LSR ),
    .Q(\CPU.PC [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_10  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_10_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_10_LSR ),
    .Q(\CPU.PC [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [14]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [14]),
    .C(\CPU.PCplusImm [14]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_11  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_11_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_11_LSR ),
    .Q(\CPU.PC [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [13]),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [13]),
    .C(\CPU.PCplusImm [13]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_12  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_12_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_12_LSR ),
    .Q(\CPU.PC [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [12]),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [12]),
    .C(\CPU.PCplusImm [12]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_13  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_13_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_13_LSR ),
    .Q(\CPU.PC [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [11]),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [11]),
    .C(\CPU.PCplusImm [11]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_14  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_14_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_14_LSR ),
    .Q(\CPU.PC [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [10]),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [10]),
    .C(\CPU.PCplusImm [10]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_15  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_15_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_15_LSR ),
    .Q(\CPU.PC [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [9]),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [9]),
    .C(\CPU.PCplusImm [9]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_16  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_16_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_16_LSR ),
    .Q(\CPU.PC [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [8]),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [8]),
    .C(\CPU.PCplusImm [8]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_16_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_16_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_17  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_17_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_17_LSR ),
    .Q(\CPU.PC [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [7]),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [7]),
    .C(\CPU.PCplusImm [7]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_17_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_17_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_18  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_18_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_18_LSR ),
    .Q(\CPU.PC [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [6]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [6]),
    .C(\CPU.PCplusImm [6]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_18_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_18_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_19  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_19_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_19_LSR ),
    .Q(\CPU.PC [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [5]),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [5]),
    .C(\CPU.PCplusImm [5]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_19_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_19_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [23]),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [23]),
    .C(\CPU.PCplusImm [23]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_2  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_2_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_2_LSR ),
    .Q(\CPU.PC [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_20  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_20_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_20_LSR ),
    .Q(\CPU.PC [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [4]),
    .C(\CPU.PCplusImm [4]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_20_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_20_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_21  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_21_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_21_LSR ),
    .Q(\CPU.PC [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [3]),
    .C(\CPU.PCplusImm [3]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_21_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_21_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_22  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_22_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_22_LSR ),
    .Q(\CPU.PC [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [2]),
    .C(\CPU.PCplusImm [2]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_22_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_22_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_23  (
    .CE(\CPU.PC_TRELLIS_FF_Q_23_CE ),
    .CLK(clk),
    .DI(1'h0),
    .LSR(\CPU.PC_TRELLIS_FF_Q_23_LSR ),
    .Q(\CPU.PC [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.PC_TRELLIS_FF_Q_23_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .D(\CPU.state [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_23_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_23_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_23_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [22]),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [22]),
    .C(\CPU.PCplusImm [22]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_3  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_3_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_3_LSR ),
    .Q(\CPU.PC [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [21]),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [21]),
    .C(\CPU.PCplusImm [21]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_4  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_4_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_4_LSR ),
    .Q(\CPU.PC [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [20]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [20]),
    .C(\CPU.PCplusImm [20]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_5  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_5_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_5_LSR ),
    .Q(\CPU.PC [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [19]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [19]),
    .C(\CPU.PCplusImm [19]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_6  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_6_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_6_LSR ),
    .Q(\CPU.PC [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [18]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [18]),
    .C(\CPU.PCplusImm [18]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_7  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_7_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_7_LSR ),
    .Q(\CPU.PC [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [17]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [17]),
    .C(\CPU.PCplusImm [17]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_8  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_8_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_8_LSR ),
    .Q(\CPU.PC [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [16]),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [16]),
    .C(\CPU.PCplusImm [16]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.PC_TRELLIS_FF_Q_9  (
    .CE(\CPU.state [2]),
    .CLK(clk),
    .DI(\CPU.PC_TRELLIS_FF_Q_9_DI ),
    .LSR(\CPU.PC_TRELLIS_FF_Q_9_LSR ),
    .Q(\CPU.PC [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluPlus [15]),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplus4 [15]),
    .C(\CPU.PCplusImm [15]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.PC_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [3]),
    .C(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .D(\CPU.state [2]),
    .Z(\CPU.PC_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.PC_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluPlus [1]),
    .C(\CPU.PCplusImm [1]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [4]),
    .Z(\CPU.PC_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.PC_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.PC_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [10]),
    .B1(\CPU.PC [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [8]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [10]),
    .S1(\CPU.PCplus4 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [8]),
    .B1(\CPU.PC [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [6]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [8]),
    .S1(\CPU.PCplus4 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_10  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\CPU.PC [2]),
    .B1(\CPU.PC [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [2]),
    .S1(\CPU.PCplus4 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [6]),
    .B1(\CPU.PC [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [4]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [6]),
    .S1(\CPU.PCplus4 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [4]),
    .B1(\CPU.PC [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [2]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [4]),
    .S1(\CPU.PCplus4 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [22]),
    .B1(\CPU.PC [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [20]),
    .COUT(\CPU.PCplus4_CCU2C_S0_4_COUT [21]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [22]),
    .S1(\CPU.PCplus4 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [20]),
    .B1(\CPU.PC [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [18]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [20]),
    .S1(\CPU.PCplus4 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [18]),
    .B1(\CPU.PC [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [16]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [18]),
    .S1(\CPU.PCplus4 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_7  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [16]),
    .B1(\CPU.PC [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [14]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [16]),
    .S1(\CPU.PCplus4 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_8  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [14]),
    .B1(\CPU.PC [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [12]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [14]),
    .S1(\CPU.PCplus4 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:200.36-200.42|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplus4_CCU2C_S0_9  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.PC [12]),
    .B1(\CPU.PC [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplus4_CCU2C_S0_COUT [10]),
    .COUT(\CPU.PCplus4_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplus4 [12]),
    .S1(\CPU.PCplus4 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [8]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [9]),
    .B0(\CPU.PC [9]),
    .B1(\CPU.PC [10]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [8]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [9]),
    .S1(\CPU.PCplusImm [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_1  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [6]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [7]),
    .B0(\CPU.PC [7]),
    .B1(\CPU.PC [8]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [6]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [7]),
    .S1(\CPU.PCplusImm [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_10  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [10]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [11]),
    .B0(\CPU.PC [11]),
    .B1(\CPU.PC [12]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [10]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [11]),
    .S1(\CPU.PCplusImm [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_11  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [0]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [1]),
    .B0(\CPU.PC [1]),
    .B1(\CPU.PC [2]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [1]),
    .S1(\CPU.PCplusImm [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_2  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [4]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [5]),
    .B0(\CPU.PC [5]),
    .B1(\CPU.PC [6]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [4]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [5]),
    .S1(\CPU.PCplusImm [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_3  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [2]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [3]),
    .B0(\CPU.PC [3]),
    .B1(\CPU.PC [4]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [2]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [3]),
    .S1(\CPU.PCplusImm [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_4  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [22]),
    .A1(1'h0),
    .B0(\CPU.PC [23]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [22]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_4_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [23]),
    .S1(\CPU.PCplusImm_CCU2C_S0_4_S1 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_5  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [20]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [21]),
    .B0(\CPU.PC [21]),
    .B1(\CPU.PC [22]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [20]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [21]),
    .S1(\CPU.PCplusImm [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_6  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [18]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [19]),
    .B0(\CPU.PC [19]),
    .B1(\CPU.PC [20]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [18]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [19]),
    .S1(\CPU.PCplusImm [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_7  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [16]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [17]),
    .B0(\CPU.PC [17]),
    .B1(\CPU.PC [18]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [16]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [17]),
    .S1(\CPU.PCplusImm [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_8  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [14]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [15]),
    .B0(\CPU.PC [15]),
    .B1(\CPU.PC [16]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [14]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [15]),
    .S1(\CPU.PCplusImm [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:205.38-207.43|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.PCplusImm_CCU2C_S0_9  (
    .A0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [12]),
    .A1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [13]),
    .B0(\CPU.PC [13]),
    .B1(\CPU.PC [14]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.PCplusImm_CCU2C_S0_COUT [12]),
    .COUT(\CPU.PCplusImm_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.PCplusImm [13]),
    .S1(\CPU.PCplusImm [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.LTU_LUT4_C_B [0]),
    .Z(\CPU.aluIn2 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [29]),
    .Z(\CPU.aluIn2 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_10  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [11]),
    .Z(\CPU.aluIn2 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_11  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [9]),
    .Z(\CPU.aluIn2 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_12  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [7]),
    .Z(\CPU.aluIn2 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_13  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [5]),
    .Z(\CPU.aluIn2 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_14  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.aluIn2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_15  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.aluIn2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_16  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_17  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [2]),
    .Z(\CPU.aluIn2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_18  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [4]),
    .Z(\CPU.aluIn2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_19  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [6]),
    .Z(\CPU.aluIn2 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_2_D [3]),
    .Z(\CPU.aluIn2 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_20  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [8]),
    .Z(\CPU.aluIn2 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_21  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [10]),
    .Z(\CPU.aluIn2 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_22  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.LTU_LUT4_D_B [0]),
    .Z(\CPU.aluIn2 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_23  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D [0]),
    .Z(\CPU.aluIn2 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [14]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [29]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [15]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_10  (
    .A(1'h0),
    .B(\CPU.instr [24]),
    .C(\CPU.rs2 [4]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_11  (
    .A(1'h0),
    .B(\CPU.instr [26]),
    .C(\CPU.rs2 [6]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_12  (
    .A(1'h0),
    .B(\CPU.instr [28]),
    .C(\CPU.rs2 [8]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_13  (
    .A(1'h0),
    .B(\CPU.instr [30]),
    .C(\CPU.rs2 [10]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_14  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.LTU_LUT4_D_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_15  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [18]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_16  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [26]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_17  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [30]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [11]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.instr [29]),
    .C(\CPU.rs2 [9]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_4  (
    .A(1'h0),
    .B(\CPU.instr [27]),
    .C(\CPU.rs2 [7]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_5  (
    .A(1'h0),
    .B(\CPU.instr [25]),
    .C(\CPU.rs2 [5]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_6  (
    .A(1'h0),
    .B(\CPU.instr [23]),
    .C(\CPU.rs2 [3]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_7  (
    .A(1'h0),
    .B(\CPU.instr [21]),
    .C(\CPU.rs2 [1]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_8  (
    .A(1'h0),
    .B(\CPU.instr [20]),
    .C(\CPU.rs2 [0]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_9  (
    .A(1'h0),
    .B(\CPU.instr [22]),
    .C(\CPU.rs2 [2]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_PFUMX_Z  (
    .ALUT(\CPU.isJAL_LUT4_B_Z ),
    .BLUT(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [5]),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_24  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_24_D [0]),
    .Z(\CPU.aluIn2 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_A  (
    .A(\CPU.aluIn2_LUT4_Z_24_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [16]),
    .D(\CPU.aluIn2_LUT4_Z_24_D [3]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D [0]),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4f00)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A  (
    .A(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z [0]),
    .B(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z [1]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z [3]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [16]),
    .D(\CPU.instr [13]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [3]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [16]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.instr [16]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z  (
    .D0(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0 ),
    .D1(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [2]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [2]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hfff3)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.PCplusImm [16]),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [6]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h3fff)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.cycles [16]),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [6]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .D(\CPU.instr [5]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_Z  (
    .A(\CPU.aluMinus [16]),
    .B(\CPU.aluPlus [16]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [16]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_24_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [16]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluIn2_LUT4_Z_24_D_PFUMX_C0  (
    .ALUT(\CPU.aluIn2_LUT4_Z_24_D_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluIn2_LUT4_Z_24_D_LUT4_A_Z ),
    .C0(\CPU.aluIn2_LUT4_Z_24_D [4]),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_LUT4_Z_24_D_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_LUT4_Z_24_D_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_25  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [18]),
    .Z(\CPU.aluIn2 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_26  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_26_D [0]),
    .Z(\CPU.aluIn2 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_26_D_LUT4_Z  (
    .A(\CPU.aluMinus [20]),
    .B(\CPU.aluPlus [20]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_26_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_26_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [20]),
    .Z(\CPU.aluIn2_LUT4_Z_26_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_26_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [20]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_26_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_27  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_27_D [0]),
    .Z(\CPU.aluIn2 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_27_D_LUT4_Z  (
    .A(\CPU.aluMinus [22]),
    .B(\CPU.aluPlus [22]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_27_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_27_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [22]),
    .Z(\CPU.aluIn2_LUT4_Z_27_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_27_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [22]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_27_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_28  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_28_D [3]),
    .Z(\CPU.aluIn2 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_28_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus [24]),
    .C(\CPU.aluPlus [24]),
    .D(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_28_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_28_D_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [24]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_28_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_29  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [26]),
    .Z(\CPU.aluIn2 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_2_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus [27]),
    .C(\CPU.aluPlus [27]),
    .D(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_2_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_2_D_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [27]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_3_D [3]),
    .Z(\CPU.aluIn2 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_30  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_30_D [3]),
    .Z(\CPU.aluIn2 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_30_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus [28]),
    .C(\CPU.aluPlus [28]),
    .D(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_30_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_30_D_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [28]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_30_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_31  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [30]),
    .Z(\CPU.aluIn2 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_3_D_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluMinus [25]),
    .C(\CPU.aluPlus [25]),
    .D(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_3_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_3_D_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [25]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_3_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_4_D [0]),
    .Z(\CPU.aluIn2 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_4_D_LUT4_Z  (
    .A(\CPU.aluMinus [23]),
    .B(\CPU.aluPlus [23]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_4_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_4_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [23]),
    .Z(\CPU.aluIn2_LUT4_Z_4_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_4_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [23]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_4_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_5_D [0]),
    .Z(\CPU.aluIn2 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_5_D_LUT4_Z  (
    .A(\CPU.aluMinus [21]),
    .B(\CPU.aluPlus [21]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_5_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_5_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [21]),
    .Z(\CPU.aluIn2_LUT4_Z_5_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_5_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [21]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_5_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_6_D [0]),
    .Z(\CPU.aluIn2 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_6_D_LUT4_Z  (
    .A(\CPU.aluMinus [19]),
    .B(\CPU.aluPlus [19]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_6_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_6_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [19]),
    .Z(\CPU.aluIn2_LUT4_Z_6_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_6_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [19]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_6_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_7_D [0]),
    .Z(\CPU.aluIn2 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_7_D_LUT4_Z  (
    .A(\CPU.aluMinus [17]),
    .B(\CPU.aluPlus [17]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_7_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_7_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [17]),
    .Z(\CPU.aluIn2_LUT4_Z_7_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_7_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [17]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_7_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_8  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [15]),
    .Z(\CPU.aluIn2 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.aluIn2_LUT4_Z_9  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_9_D [0]),
    .Z(\CPU.aluIn2 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.aluIn2_LUT4_Z_9_D_LUT4_A  (
    .A(\CPU.aluIn2_LUT4_Z_9_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [13]),
    .D(\CPU.aluIn2_LUT4_Z_9_D [3]),
    .Z(\CPU.aluIn2_LUT4_Z_9_D_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.aluIn2_LUT4_Z_9_D_LUT4_C  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_9_D [0]),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.aluIn2_LUT4_Z_9_D_LUT4_Z  (
    .A(\CPU.aluMinus [13]),
    .B(\CPU.aluPlus [13]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.aluIn2_LUT4_Z_9_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.aluIn2_LUT4_Z_9_D_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [13]),
    .Z(\CPU.aluIn2_LUT4_Z_9_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \CPU.aluIn2_LUT4_Z_9_D_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.rs2 [13]),
    .D(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [2]),
    .Z(\CPU.aluIn2_LUT4_Z_9_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluIn2_LUT4_Z_9_D_PFUMX_C0  (
    .ALUT(\CPU.aluIn2_LUT4_Z_9_D_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluIn2_LUT4_Z_9_D_LUT4_A_Z ),
    .C0(\CPU.aluIn2_LUT4_Z_9_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluIn2_LUT4_Z_9_D_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluIn2_LUT4_Z_9_D_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0  (
    .A0(\CPU.rs1 [8]),
    .A1(\CPU.rs1 [9]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [8]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [8]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [8]),
    .S1(\CPU.aluMinus [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_1  (
    .A0(\CPU.rs1 [6]),
    .A1(\CPU.rs1 [7]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [6]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [6]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [6]),
    .S1(\CPU.aluMinus [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_10  (
    .A0(\CPU.rs1 [18]),
    .A1(\CPU.rs1 [19]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [18]),
    .B1(\CPU.aluIn2_LUT4_Z_6_D [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [18]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [18]),
    .S1(\CPU.aluMinus [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_11  (
    .A0(\CPU.rs1 [16]),
    .A1(\CPU.rs1 [17]),
    .B0(\CPU.aluIn2_LUT4_Z_24_D [0]),
    .B1(\CPU.aluIn2_LUT4_Z_7_D [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [16]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [16]),
    .S1(\CPU.aluMinus [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_12  (
    .A0(\CPU.rs1 [14]),
    .A1(\CPU.rs1 [15]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D [0]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [14]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [14]),
    .S1(\CPU.aluMinus [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_13  (
    .A0(\CPU.rs1 [12]),
    .A1(\CPU.rs1 [13]),
    .B0(\CPU.LTU_LUT4_D_B [0]),
    .B1(\CPU.aluIn2_LUT4_Z_9_D [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [12]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [12]),
    .S1(\CPU.aluMinus [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_14  (
    .A0(\CPU.rs1 [10]),
    .A1(\CPU.rs1 [11]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [10]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [10]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [10]),
    .S1(\CPU.aluMinus [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_15  (
    .A0(\CPU.rs1 [0]),
    .A1(\CPU.rs1 [1]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [0]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h1),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [0]),
    .S1(\CPU.aluMinus [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_2  (
    .A0(\CPU.rs1 [4]),
    .A1(\CPU.rs1 [5]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [4]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [4]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [4]),
    .S1(\CPU.aluMinus [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_3  (
    .A0(\CPU.rs1 [30]),
    .A1(\CPU.rs1 [31]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [30]),
    .B1(\CPU.LTU_LUT4_C_B [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [30]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [33]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [30]),
    .S1(\CPU.aluMinus [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_4  (
    .A0(\CPU.rs1 [2]),
    .A1(\CPU.rs1 [3]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [2]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [2]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [2]),
    .S1(\CPU.aluMinus [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_5  (
    .A0(\CPU.rs1 [28]),
    .A1(\CPU.rs1 [29]),
    .B0(\CPU.aluIn2_LUT4_Z_30_D [3]),
    .B1(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [29]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [28]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [30]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [28]),
    .S1(\CPU.aluMinus [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_6  (
    .A0(\CPU.rs1 [26]),
    .A1(\CPU.rs1 [27]),
    .B0(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [26]),
    .B1(\CPU.aluIn2_LUT4_Z_2_D [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [26]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [28]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [26]),
    .S1(\CPU.aluMinus [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_7  (
    .A0(\CPU.rs1 [24]),
    .A1(\CPU.rs1 [25]),
    .B0(\CPU.aluIn2_LUT4_Z_28_D [3]),
    .B1(\CPU.aluIn2_LUT4_Z_3_D [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [24]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [24]),
    .S1(\CPU.aluMinus [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_8  (
    .A0(\CPU.rs1 [22]),
    .A1(\CPU.rs1 [23]),
    .B0(\CPU.aluIn2_LUT4_Z_27_D [0]),
    .B1(\CPU.aluIn2_LUT4_Z_4_D [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [22]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [22]),
    .S1(\CPU.aluMinus [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:131.27-131.66|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluMinus_CCU2C_S0_9  (
    .A0(\CPU.rs1 [20]),
    .A1(\CPU.rs1 [21]),
    .B0(\CPU.aluIn2_LUT4_Z_26_D [0]),
    .B1(\CPU.aluIn2_LUT4_Z_5_D [0]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluMinus_CCU2C_S0_COUT [20]),
    .COUT(\CPU.aluMinus_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluMinus [20]),
    .S1(\CPU.aluMinus [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0  (
    .A0(\CPU.rs1 [8]),
    .A1(\CPU.rs1 [9]),
    .B0(\CPU.aluIn2 [8]),
    .B1(\CPU.aluIn2 [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [8]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [8]),
    .S1(\CPU.aluPlus [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_1  (
    .A0(\CPU.rs1 [6]),
    .A1(\CPU.rs1 [7]),
    .B0(\CPU.aluIn2 [6]),
    .B1(\CPU.aluIn2 [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [6]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [6]),
    .S1(\CPU.aluPlus [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_10  (
    .A0(\CPU.rs1 [18]),
    .A1(\CPU.rs1 [19]),
    .B0(\CPU.aluIn2 [18]),
    .B1(\CPU.aluIn2 [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [18]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [18]),
    .S1(\CPU.aluPlus [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_11  (
    .A0(\CPU.rs1 [16]),
    .A1(\CPU.rs1 [17]),
    .B0(\CPU.aluIn2 [16]),
    .B1(\CPU.aluIn2 [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [16]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [16]),
    .S1(\CPU.aluPlus [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_12  (
    .A0(\CPU.rs1 [14]),
    .A1(\CPU.rs1 [15]),
    .B0(\CPU.aluIn2 [14]),
    .B1(\CPU.aluIn2 [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [14]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [14]),
    .S1(\CPU.aluPlus [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_13  (
    .A0(\CPU.rs1 [12]),
    .A1(\CPU.rs1 [13]),
    .B0(\CPU.aluIn2 [12]),
    .B1(\CPU.aluIn2 [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [12]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [12]),
    .S1(\CPU.aluPlus [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_14  (
    .A0(\CPU.rs1 [10]),
    .A1(\CPU.rs1 [11]),
    .B0(\CPU.aluIn2 [10]),
    .B1(\CPU.aluIn2 [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [10]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [10]),
    .S1(\CPU.aluPlus [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_15  (
    .A0(\CPU.rs1 [0]),
    .A1(\CPU.rs1 [1]),
    .B0(\CPU.aluIn2 [0]),
    .B1(\CPU.aluIn2 [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [0]),
    .S1(\CPU.aluPlus [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_2  (
    .A0(\CPU.rs1 [4]),
    .A1(\CPU.rs1 [5]),
    .B0(\CPU.aluIn2 [4]),
    .B1(\CPU.aluIn2 [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [4]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [4]),
    .S1(\CPU.aluPlus [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_3  (
    .A0(\CPU.rs1 [30]),
    .A1(\CPU.rs1 [31]),
    .B0(\CPU.aluIn2 [30]),
    .B1(\CPU.aluIn2 [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [30]),
    .COUT(\CPU.aluPlus_CCU2C_S0_3_COUT [31]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [30]),
    .S1(\CPU.aluPlus [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_4  (
    .A0(\CPU.rs1 [2]),
    .A1(\CPU.rs1 [3]),
    .B0(\CPU.aluIn2 [2]),
    .B1(\CPU.aluIn2 [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [2]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [2]),
    .S1(\CPU.aluPlus [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_5  (
    .A0(\CPU.rs1 [28]),
    .A1(\CPU.rs1 [29]),
    .B0(\CPU.aluIn2 [28]),
    .B1(\CPU.aluIn2 [29]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [28]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [30]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [28]),
    .S1(\CPU.aluPlus [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_6  (
    .A0(\CPU.rs1 [26]),
    .A1(\CPU.rs1 [27]),
    .B0(\CPU.aluIn2 [26]),
    .B1(\CPU.aluIn2 [27]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [26]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [28]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [26]),
    .S1(\CPU.aluPlus [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_7  (
    .A0(\CPU.rs1 [24]),
    .A1(\CPU.rs1 [25]),
    .B0(\CPU.aluIn2 [24]),
    .B1(\CPU.aluIn2 [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [24]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [24]),
    .S1(\CPU.aluPlus [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_8  (
    .A0(\CPU.rs1 [22]),
    .A1(\CPU.rs1 [23]),
    .B0(\CPU.aluIn2 [22]),
    .B1(\CPU.aluIn2 [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [22]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [22]),
    .S1(\CPU.aluPlus [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:127.26-127.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluPlus_CCU2C_S0_9  (
    .A0(\CPU.rs1 [20]),
    .A1(\CPU.rs1 [21]),
    .B0(\CPU.aluIn2 [20]),
    .B1(\CPU.aluIn2 [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.aluPlus_CCU2C_S0_COUT [20]),
    .COUT(\CPU.aluPlus_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluPlus [20]),
    .S1(\CPU.aluPlus [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_1  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_10  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [20]),
    .C(\CPU.aluReg [22]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_10_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_11  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [19]),
    .C(\CPU.aluReg [21]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_11_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_12  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [18]),
    .C(\CPU.aluReg [20]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_12_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_13  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [17]),
    .C(\CPU.aluReg [19]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_13_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_14  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [16]),
    .C(\CPU.aluReg [18]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_14_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_15  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [16]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [15]),
    .C(\CPU.aluReg [17]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_15_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_16  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_16_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [14]),
    .C(\CPU.aluReg [16]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_16_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_17  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_17_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [13]),
    .C(\CPU.aluReg [15]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_18  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_18_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [13]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [12]),
    .C(\CPU.aluReg [14]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_19  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_19_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [11]),
    .C(\CPU.aluReg [13]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [29]),
    .C(\CPU.aluReg [31]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_2  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_20  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_20_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [10]),
    .C(\CPU.aluReg [12]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_21  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_21_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [9]),
    .C(\CPU.aluReg [11]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_22  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_22_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [9]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [8]),
    .C(\CPU.aluReg [10]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_23  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_23_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_23_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [7]),
    .C(\CPU.aluReg [9]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_24  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_24_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_24_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [6]),
    .C(\CPU.aluReg [8]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_25  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_25_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_25_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [5]),
    .C(\CPU.aluReg [7]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_26  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_26_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_26_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [4]),
    .C(\CPU.aluReg [6]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_27  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_27_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_27_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [3]),
    .C(\CPU.aluReg [5]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_28  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_28_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_28_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [2]),
    .C(\CPU.aluReg [4]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_28_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_29  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_29_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_29_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [1]),
    .C(\CPU.aluReg [3]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_29_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [28]),
    .C(\CPU.aluReg [30]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_3  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_30  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_30_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_30_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [0]),
    .C(\CPU.aluReg [2]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_30_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_31  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_31_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.aluReg_TRELLIS_FF_Q_31_DI_LUT4_Z  (
    .A(\CPU.LTU_LUT4_D_Z [1]),
    .B(\CPU.aluReg [1]),
    .C(\CPU.rs1 [0]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_31_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [28]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [27]),
    .C(\CPU.aluReg [29]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_4  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [27]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [26]),
    .C(\CPU.aluReg [28]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_5  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [25]),
    .C(\CPU.aluReg [27]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_6  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [25]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [24]),
    .C(\CPU.aluReg [26]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_7  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [24]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [23]),
    .C(\CPU.aluReg [25]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_8  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [23]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [22]),
    .C(\CPU.aluReg [24]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_8_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluReg_TRELLIS_FF_Q_9  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluReg_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluReg [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z  (
    .ALUT(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [21]),
    .C(\CPU.aluReg [23]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_9_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf033)
  ) \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_B [0]),
    .C(\CPU.rs1 [31]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f77)
  ) \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.aluReg [31]),
    .B(\CPU.instr [30]),
    .C(\CPU.aluReg [30]),
    .D(\CPU.LTU_LUT4_D_Z [1]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.aluShamt_LUT4_A  (
    .A(\CPU.aluShamt [0]),
    .B(\CPU.aluShamt [1]),
    .C(\CPU.aluShamt [2]),
    .D(\CPU.aluShamt [3]),
    .Z(\CPU.aluShamt_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.aluShamt_PFUMX_C0  (
    .ALUT(\CPU.aluShamt_PFUMX_C0_ALUT ),
    .BLUT(\CPU.aluShamt_LUT4_A_Z ),
    .C0(\CPU.aluShamt [4]),
    .Z(\CPU.aluShamt_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.aluShamt_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.aluShamt_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h80ff)
  ) \CPU.aluShamt_PFUMX_C0_Z_LUT4_D  (
    .A(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .B(\CPU.state [2]),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluReg_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_1  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [3]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_2  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [2]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [2]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_3  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [1]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:153.4-178.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.aluShamt_TRELLIS_FF_Q_4  (
    .CE(\CPU.aluReg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.aluShamt_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\CPU.aluShamt [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [0]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [0]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [4]),
    .C(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [4]),
    .D(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .Z(\CPU.aluShamt_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0  (
    .A0(\CPU.aluShamt [4]),
    .A1(1'h0),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT [4]),
    .COUT(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [4]),
    .S1(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_S1 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_1  (
    .A0(\CPU.aluShamt [2]),
    .A1(\CPU.aluShamt [3]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT [2]),
    .COUT(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [2]),
    .S1(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:174.22-174.34|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2  (
    .A0(\CPU.aluShamt [0]),
    .A1(\CPU.aluShamt [1]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [0]),
    .S1(\CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [31]),
    .LSR(1'h0),
    .Q(\CPU.cycles [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [30]),
    .LSR(1'h0),
    .Q(\CPU.cycles [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_10  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [21]),
    .LSR(1'h0),
    .Q(\CPU.cycles [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_11  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [20]),
    .LSR(1'h0),
    .Q(\CPU.cycles [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_12  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [19]),
    .LSR(1'h0),
    .Q(\CPU.cycles [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_13  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [18]),
    .LSR(1'h0),
    .Q(\CPU.cycles [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_14  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [17]),
    .LSR(1'h0),
    .Q(\CPU.cycles [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_15  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [16]),
    .LSR(1'h0),
    .Q(\CPU.cycles [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_16  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [15]),
    .LSR(1'h0),
    .Q(\CPU.cycles [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_17  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [14]),
    .LSR(1'h0),
    .Q(\CPU.cycles [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_18  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [13]),
    .LSR(1'h0),
    .Q(\CPU.cycles [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_19  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [12]),
    .LSR(1'h0),
    .Q(\CPU.cycles [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [29]),
    .LSR(1'h0),
    .Q(\CPU.cycles [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_20  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [11]),
    .LSR(1'h0),
    .Q(\CPU.cycles [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_21  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [10]),
    .LSR(1'h0),
    .Q(\CPU.cycles [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_22  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [9]),
    .LSR(1'h0),
    .Q(\CPU.cycles [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_23  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [8]),
    .LSR(1'h0),
    .Q(\CPU.cycles [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_24  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [7]),
    .LSR(1'h0),
    .Q(\CPU.cycles [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_25  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [6]),
    .LSR(1'h0),
    .Q(\CPU.cycles [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_26  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [5]),
    .LSR(1'h0),
    .Q(\CPU.cycles [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_27  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [4]),
    .LSR(1'h0),
    .Q(\CPU.cycles [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_28  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [3]),
    .LSR(1'h0),
    .Q(\CPU.cycles [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_29  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [2]),
    .LSR(1'h0),
    .Q(\CPU.cycles [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [28]),
    .LSR(1'h0),
    .Q(\CPU.cycles [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_30  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [1]),
    .LSR(1'h0),
    .Q(\CPU.cycles [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_31  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [0]),
    .LSR(1'h0),
    .Q(\CPU.cycles [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [27]),
    .LSR(1'h0),
    .Q(\CPU.cycles [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [26]),
    .LSR(1'h0),
    .Q(\CPU.cycles [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [25]),
    .LSR(1'h0),
    .Q(\CPU.cycles [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [24]),
    .LSR(1'h0),
    .Q(\CPU.cycles [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [23]),
    .LSR(1'h0),
    .Q(\CPU.cycles [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.4-380.47|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.cycles_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\CPU.cycles_TRELLIS_FF_Q_DI [22]),
    .LSR(1'h0),
    .Q(\CPU.cycles [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [8]),
    .B1(\CPU.cycles [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [8]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [6]),
    .B1(\CPU.cycles [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [6]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_10  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [18]),
    .B1(\CPU.cycles [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [18]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_11  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [16]),
    .B1(\CPU.cycles [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [16]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_12  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [14]),
    .B1(\CPU.cycles [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [14]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_13  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [12]),
    .B1(\CPU.cycles [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [12]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_14  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [10]),
    .B1(\CPU.cycles [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [10]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_15  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\CPU.cycles [0]),
    .B1(\CPU.cycles [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [0]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [4]),
    .B1(\CPU.cycles [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [4]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [30]),
    .B1(\CPU.cycles [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [30]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [31]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [30]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [2]),
    .B1(\CPU.cycles [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [2]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [28]),
    .B1(\CPU.cycles [29]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [28]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [30]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [28]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [26]),
    .B1(\CPU.cycles [27]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [26]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [28]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [26]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [24]),
    .B1(\CPU.cycles [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [24]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [24]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_8  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [22]),
    .B1(\CPU.cycles [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [22]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:380.36-380.46|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_9  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\CPU.cycles [20]),
    .B1(\CPU.cycles [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [20]),
    .COUT(\CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.cycles_TRELLIS_FF_Q_DI [20]),
    .S1(\CPU.cycles_TRELLIS_FF_Q_DI [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [31]),
    .LSR(1'h0),
    .Q(\CPU.instr [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_1  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [30]),
    .LSR(1'h0),
    .Q(\CPU.instr [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_10  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [21]),
    .LSR(1'h0),
    .Q(\CPU.instr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_11  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [20]),
    .LSR(1'h0),
    .Q(\CPU.instr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_12  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [19]),
    .LSR(1'h0),
    .Q(\CPU.instr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_13  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [18]),
    .LSR(1'h0),
    .Q(\CPU.instr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_14  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [17]),
    .LSR(1'h0),
    .Q(\CPU.instr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_15  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [16]),
    .LSR(1'h0),
    .Q(\CPU.instr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_16  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [15]),
    .LSR(1'h0),
    .Q(\CPU.instr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_17  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [14]),
    .LSR(1'h0),
    .Q(\CPU.instr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_18  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [13]),
    .LSR(1'h0),
    .Q(\CPU.instr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_19  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [12]),
    .LSR(1'h0),
    .Q(\CPU.instr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_2  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [29]),
    .LSR(1'h0),
    .Q(\CPU.instr [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_20  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [11]),
    .LSR(1'h0),
    .Q(\CPU.instr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_21  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [10]),
    .LSR(1'h0),
    .Q(\CPU.instr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_22  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [9]),
    .LSR(1'h0),
    .Q(\CPU.instr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_23  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [8]),
    .LSR(1'h0),
    .Q(\CPU.instr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_24  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [7]),
    .LSR(1'h0),
    .Q(\CPU.instr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_25  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [6]),
    .LSR(1'h0),
    .Q(\CPU.instr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_26  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [5]),
    .LSR(1'h0),
    .Q(\CPU.instr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_27  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [4]),
    .LSR(1'h0),
    .Q(\CPU.instr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_28  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [2]),
    .LSR(1'h0),
    .Q(\CPU.instr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_3  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [28]),
    .LSR(1'h0),
    .Q(\CPU.instr [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_4  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [27]),
    .LSR(1'h0),
    .Q(\CPU.instr [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_5  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [26]),
    .LSR(1'h0),
    .Q(\CPU.instr [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_6  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [25]),
    .LSR(1'h0),
    .Q(\CPU.instr [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_7  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [24]),
    .LSR(1'h0),
    .Q(\CPU.instr [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_8  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [23]),
    .LSR(1'h0),
    .Q(\CPU.instr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.instr_TRELLIS_FF_Q_9  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [22]),
    .LSR(1'h0),
    .Q(\CPU.instr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfeef)
  ) \CPU.isJAL_LUT4_B  (
    .A(\CPU.instr [2]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [4]),
    .D(\CPU.instr [6]),
    .Z(\CPU.isJAL_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf400)
  ) \CPU.isJAL_LUT4_C  (
    .A(\CPU.instr [4]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .C(\CPU.isJAL ),
    .D(\CPU.PC [1]),
    .Z(\CPU.isJAL_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.isJAL_LUT4_C_Z_PFUMX_C0  (
    .ALUT(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_ALUT ),
    .BLUT(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_BLUT ),
    .C0(\CPU.isJAL_LUT4_C_Z [4]),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.isJAL_LUT4_C_Z_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.isJAL_LUT4_C_Z_PFUMX_C0_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [1]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [1]),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_D [2]),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.rs1 [1]),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [2]),
    .D(\CPU.instr [4]),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [1]),
    .B(\CPU.aluPlus [1]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.isJAL_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [4]),
    .D(\CPU.isJAL ),
    .Z(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \CPU.isJAL_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.instr [2]),
    .C(\CPU.instr [6]),
    .D(\CPU.isJAL ),
    .Z(\CPU.isJAL_LUT4_D_1_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.isJAL_LUT4_D_1_Z_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [12]),
    .Z(\CPU.LTU_LUT4_D_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.isJAL_LUT4_D_1_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.instr [12]),
    .Z(\CPU.isJAL_LUT4_D_1_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.isJAL_TRELLIS_FF_Q  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.mem_rdata [3]),
    .LSR(1'h0),
    .Q(\CPU.isJAL )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0  (
    .A0(\CPU.rs1 [8]),
    .A1(\CPU.rs1 [9]),
    .B0(\CPU.instr [28]),
    .B1(\CPU.instr [29]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [8]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [8]),
    .S1(\CPU.loadstore_addr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_1  (
    .A0(\CPU.rs1 [6]),
    .A1(\CPU.rs1 [7]),
    .B0(\CPU.instr [26]),
    .B1(\CPU.instr [27]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [6]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [6]),
    .S1(\CPU.loadstore_addr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_10  (
    .A0(\CPU.rs1 [10]),
    .A1(\CPU.rs1 [11]),
    .B0(\CPU.instr [30]),
    .B1(\CPU.instr [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [10]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [10]),
    .S1(\CPU.loadstore_addr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_11  (
    .A0(\CPU.rs1 [0]),
    .A1(\CPU.rs1 [1]),
    .B0(\CPU.loadstore_addr_CCU2C_S0_3_B0 [0]),
    .B1(\CPU.loadstore_addr_CCU2C_S0_3_B0 [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [0]),
    .S1(\CPU.loadstore_addr [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_2  (
    .A0(\CPU.rs1 [4]),
    .A1(\CPU.rs1 [5]),
    .B0(\CPU.loadstore_addr_CCU2C_S0_3_B0 [4]),
    .B1(\CPU.instr [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [4]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [4]),
    .S1(\CPU.loadstore_addr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_3  (
    .A0(\CPU.rs1 [2]),
    .A1(\CPU.rs1 [3]),
    .B0(\CPU.loadstore_addr_CCU2C_S0_3_B0 [2]),
    .B1(\CPU.loadstore_addr_CCU2C_S0_3_B0 [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [2]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [2]),
    .S1(\CPU.loadstore_addr [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [11]),
    .C(\CPU.instr [24]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_CCU2C_S0_3_B0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [23]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_CCU2C_S0_3_B0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [9]),
    .C(\CPU.instr [22]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_CCU2C_S0_3_B0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.instr [8]),
    .C(\CPU.instr [21]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_CCU2C_S0_3_B0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.loadstore_addr_CCU2C_S0_3_B0_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.instr [7]),
    .C(\CPU.instr [20]),
    .D(\CPU.instr [5]),
    .Z(\CPU.loadstore_addr_CCU2C_S0_3_B0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_4  (
    .A0(\CPU.rs1 [22]),
    .A1(\CPU.rs1 [23]),
    .B0(\CPU.instr [31]),
    .B1(\CPU.instr [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [22]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_4_COUT [23]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [22]),
    .S1(\CPU.loadstore_addr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_5  (
    .A0(\CPU.rs1 [20]),
    .A1(\CPU.rs1 [21]),
    .B0(\CPU.instr [31]),
    .B1(\CPU.instr [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [20]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [20]),
    .S1(\CPU.loadstore_addr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_6  (
    .A0(\CPU.rs1 [18]),
    .A1(\CPU.rs1 [19]),
    .B0(\CPU.instr [31]),
    .B1(\CPU.instr [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [18]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [18]),
    .S1(\CPU.loadstore_addr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_7  (
    .A0(\CPU.rs1 [16]),
    .A1(\CPU.rs1 [17]),
    .B0(\CPU.instr [31]),
    .B1(\CPU.instr [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [16]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [16]),
    .S1(\CPU.loadstore_addr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_8  (
    .A0(\CPU.rs1 [14]),
    .A1(\CPU.rs1 [15]),
    .B0(\CPU.instr [31]),
    .B1(\CPU.instr [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [14]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [14]),
    .S1(\CPU.loadstore_addr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:211.43-212.62|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \CPU.loadstore_addr_CCU2C_S0_9  (
    .A0(\CPU.rs1 [12]),
    .A1(\CPU.rs1 [13]),
    .B0(\CPU.instr [31]),
    .B1(\CPU.instr [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\CPU.loadstore_addr_CCU2C_S0_COUT [12]),
    .COUT(\CPU.loadstore_addr_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\CPU.loadstore_addr [12]),
    .S1(\CPU.loadstore_addr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_1  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_1_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_1_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out [8]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [16]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [8]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [16]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [8]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out [8]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [16]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [8]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_2  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_2_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_2_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out [7]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [31]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [7]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [31]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [7]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\mult1.d_out [7]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [31]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [7]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_3  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_3_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_3_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [30]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [30]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [30]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [6]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_3_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_4  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_4_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_4_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [29]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [29]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [29]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [5]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_5  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_5_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_5_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [26]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [26]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [26]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [2]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_5_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [17]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [17]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [17]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [9]),
    .Z(\CPU.mem_rdata_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [7]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [31]),
    .Z(\CPU.mem_rdata [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_1  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [23]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [15]),
    .Z(\CPU.mem_rdata [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_10  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [26]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_10_D [3]),
    .Z(\CPU.mem_rdata [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [26]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_10_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.instr [26]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [0]),
    .B(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [1]),
    .C(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [26]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [26]),
    .D(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_1_D [2]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.aluMinus [26]),
    .B(\CPU.aluPlus [26]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [26]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [26]),
    .D(\CPU.rs1 [26]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_10_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [2]),
    .Z(\CPU.mem_rdata_LUT4_Z_10_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_11  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [25]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_11_D [3]),
    .Z(\CPU.mem_rdata [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_11_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [25]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_11_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_11_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_11_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_12  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [0]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [24]),
    .Z(\CPU.mem_rdata [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_13  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [15]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [23]),
    .Z(\CPU.mem_rdata [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_14  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [22]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_14_D [3]),
    .Z(\CPU.mem_rdata [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [22]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_14_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z ),
    .C0(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B [0]),
    .C(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_27_D [0]),
    .D(\CPU.rs1 [22]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_27_D [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_27_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [22]),
    .D(\CPU.aluIn2_LUT4_Z_27_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [22]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [22]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ff)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [22]),
    .B(\CPU.PCplusImm [22]),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_14_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [14]),
    .Z(\CPU.mem_rdata_LUT4_Z_14_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_15  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [21]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_15_D [3]),
    .Z(\CPU.mem_rdata [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [21]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_15_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B [0]),
    .C(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_5_D [0]),
    .D(\CPU.rs1 [21]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_5_D [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_5_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [21]),
    .D(\CPU.aluIn2_LUT4_Z_5_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [21]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [21]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ff)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [21]),
    .B(\CPU.PCplusImm [21]),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_15_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [13]),
    .Z(\CPU.mem_rdata_LUT4_Z_15_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_16  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [12]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [20]),
    .Z(\CPU.mem_rdata [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc0ff)
  ) \CPU.mem_rdata_LUT4_Z_17  (
    .A(1'h0),
    .B(\mult1.d_out [4]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D [2]),
    .Z(\CPU.mem_rdata [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h008f)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C  (
    .A(\mult1.d_out [4]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1 ),
    .SD(\per_uart.d_out [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [5]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [5]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00f4)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D_LUT4_Z  (
    .A(\CPU.instr [12]),
    .B(\CPU.loadstore_addr [0]),
    .C(\CPU.loadstore_addr [1]),
    .D(\CPU.instr [13]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [20]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_data [20]),
    .D(\mult1.d_out [12]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [20]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.d_out [12]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_data [4]),
    .D(\mult1.d_out [28]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.d_out [28]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C [0]),
    .D(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B [0]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [12]),
    .D(\CPU.instr [13]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.LTU_LUT4_D_B [0]),
    .D(\CPU.rs1 [12]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_D_B [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.LTU_LUT4_D_B [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [12]),
    .D(\CPU.LTU_LUT4_D_B [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [12]),
    .C(\CPU.PCplus4 [12]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [12]),
    .C(\CPU.instr [12]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [21]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [13]),
    .C(\mult1.d_out [21]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [18]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [10]),
    .C(\mult1.d_out [18]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_2_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [22]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [14]),
    .C(\mult1.d_out [22]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_L6MUX21_SD_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0b00)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [12]),
    .B(\CPU.loadstore_addr [0]),
    .C(\CPU.instr [13]),
    .D(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [8]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [16]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [24]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [4]),
    .C(\CPU.instr [5]),
    .D(\CPU.isJAL_LUT4_D_1_Z [2]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [0]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [24]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [0]),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [4]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [4]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [4]),
    .D(\CPU.rs1 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [4]),
    .B(\CPU.aluPlus [4]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [4]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf800)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .C(\CPU.isJAL ),
    .D(\CPU.PCplus4 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.mem_rdata_LUT4_Z_17_D_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [28]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_17_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_18  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [11]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [19]),
    .Z(\CPU.mem_rdata [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_19  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [3]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C [3]),
    .Z(\CPU.mem_rdata [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_19_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [27]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rdata_LUT4_Z_19_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD  (
    .D0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_Z ),
    .D1(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_Z ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1 ),
    .SD(\CPU.state [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.state [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [23]),
    .D(\CPU.PC [22]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr [23]),
    .D(\CPU.loadstore_addr [22]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.state [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [23]),
    .D(\CPU.PC [22]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [23]),
    .D(\CPU.PC [22]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0e00)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_A  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [1]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3335)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z  (
    .A(\CPU.loadstore_addr [18]),
    .B(\CPU.PC [18]),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3335)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z_1  (
    .A(\CPU.loadstore_addr [17]),
    .B(\CPU.PC [17]),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3335)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z_2  (
    .A(\CPU.loadstore_addr [19]),
    .B(\CPU.PC [19]),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3335)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z_3  (
    .A(\CPU.loadstore_addr [20]),
    .B(\CPU.PC [20]),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3335)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_Z_4  (
    .A(\CPU.loadstore_addr [21]),
    .B(\CPU.PC [21]),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_LUT4_A_Z ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_PFUMX_C0_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_2  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [30]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_2_D [3]),
    .Z(\CPU.mem_rdata [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_20  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [18]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_20_D [3]),
    .Z(\CPU.mem_rdata [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [18]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_20_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0700)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(\CPU.isJAL_LUT4_D_1_Z [0]),
    .B(\CPU.aluReg [18]),
    .C(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [18]),
    .B(\CPU.rs1 [18]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C_LUT4_Z_1  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [18]),
    .D(\CPU.rs1 [18]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [18]),
    .B(\CPU.aluPlus [18]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [18]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [18]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ff)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [18]),
    .B(\CPU.PCplusImm [18]),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_20_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [10]),
    .Z(\CPU.mem_rdata_LUT4_Z_20_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_21  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [17]),
    .C(\CPU.mem_rdata_LUT4_Z_21_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .Z(\CPU.mem_rdata [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_21_C_LUT4_C  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [17]),
    .C(\CPU.mem_rdata_LUT4_Z_21_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_21_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [9]),
    .Z(\CPU.mem_rdata_LUT4_Z_21_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_22  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [8]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [16]),
    .Z(\CPU.mem_rdata [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_2_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [30]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_2_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_3  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [14]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_3_D [3]),
    .Z(\CPU.mem_rdata [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [14]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_3_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hef00)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A [0]),
    .B(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A [1]),
    .C(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [2]),
    .C(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [3]),
    .D(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z  (
    .D0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1  (
    .D0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0 ),
    .D1(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [14]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [22]),
    .C(\mult1.d_out [14]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [30]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [6]),
    .C(\mult1.d_out [30]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_LUT4_Z  (
    .A(\CPU.aluMinus [14]),
    .B(\CPU.aluPlus [14]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_LUT4_Z_1  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D [0]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_BLUT ),
    .C0(\CPU.aluReg [14]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_23_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [14]),
    .D(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hcfff)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D [0]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [14]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [14]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [14]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ff)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [14]),
    .B(\CPU.PCplusImm [14]),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_3_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [22]),
    .Z(\CPU.mem_rdata_LUT4_Z_3_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_4  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [29]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_4_D [3]),
    .Z(\CPU.mem_rdata [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_4_D_LUT4_D  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [29]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_4_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_4_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [5]),
    .Z(\CPU.mem_rdata_LUT4_Z_4_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.mem_rdata_LUT4_Z_5  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .B(\mult1.d_out [13]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_5_C [3]),
    .Z(\CPU.mem_rdata [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_5_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .D(\mapped_spi_flash.rcv_data [21]),
    .Z(\CPU.mem_rdata_LUT4_Z_5_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.mem_rdata_LUT4_Z_5_C_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata_LUT4_Z_5_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_6  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [4]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [28]),
    .Z(\CPU.mem_rdata [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_7  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [20]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [12]),
    .Z(\CPU.mem_rdata [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_8  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [3]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [27]),
    .Z(\CPU.mem_rdata [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.mem_rdata_LUT4_Z_9  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [19]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [11]),
    .Z(\CPU.mem_rdata [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.mem_rdata_PFUMX_Z  (
    .ALUT(\CPU.mem_rdata_PFUMX_Z_ALUT ),
    .BLUT(\CPU.mem_rdata_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.mem_rdata [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [10]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [5]),
    .Z(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.mem_rdata_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [18]),
    .C(\mult1.d_out [10]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.mem_rdata_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.0.0.0  (
    .DI(\CPU.writeBackData [3:0]),
    .DO({ \CPU.registerFile.0.0.0_DO [1], \CPU.registerFile.0.0.0_DO_1 [1], \CPU.registerFile.0.0.0_DO_2 [1], \CPU.registerFile.0.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.0_DO_1 [0]),
    .C(\CPU.registerFile.0.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.0_DO_2 [0]),
    .C(\CPU.registerFile.0.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.0_DO_3 [0]),
    .C(\CPU.registerFile.0.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.0_DO [0]),
    .C(\CPU.registerFile.0.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.registerFile.0.0.0_WRE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [11]),
    .D(\CPU.registerFile.0.1.0_WRE_LUT4_Z_C [1]),
    .Z(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.0.0.1  (
    .DI(\CPU.writeBackData [3:0]),
    .DO({ \CPU.registerFile.0.0.1_DO [1], \CPU.registerFile.0.0.1_DO_1 [1], \CPU.registerFile.0.0.1_DO_2 [1], \CPU.registerFile.0.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.1_DO_1 [0]),
    .C(\CPU.registerFile.0.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.1_DO_2 [0]),
    .C(\CPU.registerFile.0.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.1_DO_3 [0]),
    .C(\CPU.registerFile.0.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.0.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.0.0.1_DO [0]),
    .C(\CPU.registerFile.0.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.0.1.0  (
    .DI(\CPU.writeBackData [3:0]),
    .DO({ \CPU.registerFile.0.0.0_DO [0], \CPU.registerFile.0.0.0_DO_1 [0], \CPU.registerFile.0.0.0_DO_2 [0], \CPU.registerFile.0.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.registerFile.0.1.0_WRE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.registerFile.0.1.0_WRE_LUT4_Z_C [1]),
    .D(\CPU.instr [11]),
    .Z(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hbf00)
  ) \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z  (
    .A(\CPU.instr [2]),
    .B(\CPU.instr [5]),
    .C(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .D(\CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D [3]),
    .Z(\CPU.registerFile.0.1.0_WRE_LUT4_Z_C [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hbbb0)
  ) \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [10]),
    .B(\CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B [1]),
    .C(\CPU.state [2]),
    .D(\CPU.state [3]),
    .Z(\CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.instr [7]),
    .B(\CPU.instr [8]),
    .C(\CPU.instr [9]),
    .D(\CPU.instr [11]),
    .Z(\CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.0.1.1  (
    .DI(\CPU.writeBackData [3:0]),
    .DO({ \CPU.registerFile.0.0.1_DO [0], \CPU.registerFile.0.0.1_DO_1 [0], \CPU.registerFile.0.0.1_DO_2 [0], \CPU.registerFile.0.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.1.0.0  (
    .DI(\CPU.writeBackData [7:4]),
    .DO({ \CPU.registerFile.1.0.0_DO [1], \CPU.registerFile.1.0.0_DO_1 [1], \CPU.registerFile.1.0.0_DO_2 [1], \CPU.registerFile.1.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.0_DO_1 [0]),
    .C(\CPU.registerFile.1.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.0_DO_2 [0]),
    .C(\CPU.registerFile.1.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.0_DO_3 [0]),
    .C(\CPU.registerFile.1.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.0_DO [0]),
    .C(\CPU.registerFile.1.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.1.0.1  (
    .DI(\CPU.writeBackData [7:4]),
    .DO({ \CPU.registerFile.1.0.1_DO [1], \CPU.registerFile.1.0.1_DO_1 [1], \CPU.registerFile.1.0.1_DO_2 [1], \CPU.registerFile.1.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.1_DO_1 [0]),
    .C(\CPU.registerFile.1.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.1_DO_2 [0]),
    .C(\CPU.registerFile.1.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.1_DO_3 [0]),
    .C(\CPU.registerFile.1.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.1.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.1.0.1_DO [0]),
    .C(\CPU.registerFile.1.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.1.1.0  (
    .DI(\CPU.writeBackData [7:4]),
    .DO({ \CPU.registerFile.1.0.0_DO [0], \CPU.registerFile.1.0.0_DO_1 [0], \CPU.registerFile.1.0.0_DO_2 [0], \CPU.registerFile.1.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.1.1.1  (
    .DI(\CPU.writeBackData [7:4]),
    .DO({ \CPU.registerFile.1.0.1_DO [0], \CPU.registerFile.1.0.1_DO_1 [0], \CPU.registerFile.1.0.1_DO_2 [0], \CPU.registerFile.1.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.2.0.0  (
    .DI(\CPU.writeBackData [11:8]),
    .DO({ \CPU.registerFile.2.0.0_DO [1], \CPU.registerFile.2.0.0_DO_1 [1], \CPU.registerFile.2.0.0_DO_2 [1], \CPU.registerFile.2.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.0_DO_1 [0]),
    .C(\CPU.registerFile.2.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.0_DO_2 [0]),
    .C(\CPU.registerFile.2.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.0_DO_3 [0]),
    .C(\CPU.registerFile.2.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.0_DO [0]),
    .C(\CPU.registerFile.2.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.2.0.1  (
    .DI(\CPU.writeBackData [11:8]),
    .DO({ \CPU.registerFile.2.0.1_DO [1], \CPU.registerFile.2.0.1_DO_1 [1], \CPU.registerFile.2.0.1_DO_2 [1], \CPU.registerFile.2.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.1_DO_1 [0]),
    .C(\CPU.registerFile.2.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.1_DO_2 [0]),
    .C(\CPU.registerFile.2.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.1_DO_3 [0]),
    .C(\CPU.registerFile.2.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.2.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.2.0.1_DO [0]),
    .C(\CPU.registerFile.2.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.2.1.0  (
    .DI(\CPU.writeBackData [11:8]),
    .DO({ \CPU.registerFile.2.0.0_DO [0], \CPU.registerFile.2.0.0_DO_1 [0], \CPU.registerFile.2.0.0_DO_2 [0], \CPU.registerFile.2.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.2.1.1  (
    .DI(\CPU.writeBackData [11:8]),
    .DO({ \CPU.registerFile.2.0.1_DO [0], \CPU.registerFile.2.0.1_DO_1 [0], \CPU.registerFile.2.0.1_DO_2 [0], \CPU.registerFile.2.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.3.0.0  (
    .DI(\CPU.writeBackData [15:12]),
    .DO({ \CPU.registerFile.3.0.0_DO [1], \CPU.registerFile.3.0.0_DO_1 [1], \CPU.registerFile.3.0.0_DO_2 [1], \CPU.registerFile.3.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.0_DO_1 [0]),
    .C(\CPU.registerFile.3.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.0_DO_2 [0]),
    .C(\CPU.registerFile.3.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.0_DO_3 [0]),
    .C(\CPU.registerFile.3.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.0_DO [0]),
    .C(\CPU.registerFile.3.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.3.0.1  (
    .DI(\CPU.writeBackData [15:12]),
    .DO({ \CPU.registerFile.3.0.1_DO [1], \CPU.registerFile.3.0.1_DO_1 [1], \CPU.registerFile.3.0.1_DO_2 [1], \CPU.registerFile.3.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.1_DO_1 [0]),
    .C(\CPU.registerFile.3.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.1_DO_2 [0]),
    .C(\CPU.registerFile.3.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.1_DO_3 [0]),
    .C(\CPU.registerFile.3.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.3.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.3.0.1_DO [0]),
    .C(\CPU.registerFile.3.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.3.1.0  (
    .DI(\CPU.writeBackData [15:12]),
    .DO({ \CPU.registerFile.3.0.0_DO [0], \CPU.registerFile.3.0.0_DO_1 [0], \CPU.registerFile.3.0.0_DO_2 [0], \CPU.registerFile.3.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.3.1.1  (
    .DI(\CPU.writeBackData [15:12]),
    .DO({ \CPU.registerFile.3.0.1_DO [0], \CPU.registerFile.3.0.1_DO_1 [0], \CPU.registerFile.3.0.1_DO_2 [0], \CPU.registerFile.3.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.4.0.0  (
    .DI(\CPU.writeBackData [19:16]),
    .DO({ \CPU.registerFile.4.0.0_DO [1], \CPU.registerFile.4.0.0_DO_1 [1], \CPU.registerFile.4.0.0_DO_2 [1], \CPU.registerFile.4.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.0_DO_1 [0]),
    .C(\CPU.registerFile.4.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.0_DO_2 [0]),
    .C(\CPU.registerFile.4.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.0_DO_3 [0]),
    .C(\CPU.registerFile.4.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.0_DO [0]),
    .C(\CPU.registerFile.4.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.4.0.1  (
    .DI(\CPU.writeBackData [19:16]),
    .DO({ \CPU.registerFile.4.0.1_DO [1], \CPU.registerFile.4.0.1_DO_1 [1], \CPU.registerFile.4.0.1_DO_2 [1], \CPU.registerFile.4.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.1_DO_1 [0]),
    .C(\CPU.registerFile.4.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.1_DO_2 [0]),
    .C(\CPU.registerFile.4.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.1_DO_3 [0]),
    .C(\CPU.registerFile.4.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.4.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.4.0.1_DO [0]),
    .C(\CPU.registerFile.4.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.4.1.0  (
    .DI(\CPU.writeBackData [19:16]),
    .DO({ \CPU.registerFile.4.0.0_DO [0], \CPU.registerFile.4.0.0_DO_1 [0], \CPU.registerFile.4.0.0_DO_2 [0], \CPU.registerFile.4.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.4.1.1  (
    .DI(\CPU.writeBackData [19:16]),
    .DO({ \CPU.registerFile.4.0.1_DO [0], \CPU.registerFile.4.0.1_DO_1 [0], \CPU.registerFile.4.0.1_DO_2 [0], \CPU.registerFile.4.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.5.0.0  (
    .DI(\CPU.writeBackData [23:20]),
    .DO({ \CPU.registerFile.5.0.0_DO [1], \CPU.registerFile.5.0.0_DO_1 [1], \CPU.registerFile.5.0.0_DO_2 [1], \CPU.registerFile.5.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.0_DO_1 [0]),
    .C(\CPU.registerFile.5.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.0_DO_2 [0]),
    .C(\CPU.registerFile.5.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.0_DO_3 [0]),
    .C(\CPU.registerFile.5.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.0_DO [0]),
    .C(\CPU.registerFile.5.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.5.0.1  (
    .DI(\CPU.writeBackData [23:20]),
    .DO({ \CPU.registerFile.5.0.1_DO [1], \CPU.registerFile.5.0.1_DO_1 [1], \CPU.registerFile.5.0.1_DO_2 [1], \CPU.registerFile.5.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.1_DO_1 [0]),
    .C(\CPU.registerFile.5.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.1_DO_2 [0]),
    .C(\CPU.registerFile.5.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.1_DO_3 [0]),
    .C(\CPU.registerFile.5.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.5.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.5.0.1_DO [0]),
    .C(\CPU.registerFile.5.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.5.1.0  (
    .DI(\CPU.writeBackData [23:20]),
    .DO({ \CPU.registerFile.5.0.0_DO [0], \CPU.registerFile.5.0.0_DO_1 [0], \CPU.registerFile.5.0.0_DO_2 [0], \CPU.registerFile.5.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.5.1.1  (
    .DI(\CPU.writeBackData [23:20]),
    .DO({ \CPU.registerFile.5.0.1_DO [0], \CPU.registerFile.5.0.1_DO_1 [0], \CPU.registerFile.5.0.1_DO_2 [0], \CPU.registerFile.5.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.6.0.0  (
    .DI(\CPU.writeBackData [27:24]),
    .DO({ \CPU.registerFile.6.0.0_DO [1], \CPU.registerFile.6.0.0_DO_1 [1], \CPU.registerFile.6.0.0_DO_2 [1], \CPU.registerFile.6.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.0_DO_1 [0]),
    .C(\CPU.registerFile.6.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.0_DO_2 [0]),
    .C(\CPU.registerFile.6.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.0_DO_3 [0]),
    .C(\CPU.registerFile.6.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.0_DO [0]),
    .C(\CPU.registerFile.6.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.6.0.1  (
    .DI(\CPU.writeBackData [27:24]),
    .DO({ \CPU.registerFile.6.0.1_DO [1], \CPU.registerFile.6.0.1_DO_1 [1], \CPU.registerFile.6.0.1_DO_2 [1], \CPU.registerFile.6.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.1_DO_1 [0]),
    .C(\CPU.registerFile.6.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.1_DO_2 [0]),
    .C(\CPU.registerFile.6.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.1_DO_3 [0]),
    .C(\CPU.registerFile.6.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.6.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.6.0.1_DO [0]),
    .C(\CPU.registerFile.6.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.6.1.0  (
    .DI(\CPU.writeBackData [27:24]),
    .DO({ \CPU.registerFile.6.0.0_DO [0], \CPU.registerFile.6.0.0_DO_1 [0], \CPU.registerFile.6.0.0_DO_2 [0], \CPU.registerFile.6.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.6.1.1  (
    .DI(\CPU.writeBackData [27:24]),
    .DO({ \CPU.registerFile.6.0.1_DO [0], \CPU.registerFile.6.0.1_DO_1 [0], \CPU.registerFile.6.0.1_DO_2 [0], \CPU.registerFile.6.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.7.0.0  (
    .DI(\CPU.writeBackData [31:28]),
    .DO({ \CPU.registerFile.7.0.0_DO [1], \CPU.registerFile.7.0.0_DO_1 [1], \CPU.registerFile.7.0.0_DO_2 [1], \CPU.registerFile.7.0.0_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.0_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.0_DO_1 [0]),
    .C(\CPU.registerFile.7.0.0_DO_1 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.0_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.0_DO_2 [0]),
    .C(\CPU.registerFile.7.0.0_DO_2 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.0_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.0_DO_3 [0]),
    .C(\CPU.registerFile.7.0.0_DO_3 [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.0_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.0_DO [0]),
    .C(\CPU.registerFile.7.0.0_DO [1]),
    .D(\CPU.mem_rdata [24]),
    .Z(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.7.0.1  (
    .DI(\CPU.writeBackData [31:28]),
    .DO({ \CPU.registerFile.7.0.1_DO [1], \CPU.registerFile.7.0.1_DO_1 [1], \CPU.registerFile.7.0.1_DO_2 [1], \CPU.registerFile.7.0.1_DO_3 [1] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.0.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.1_DO_1_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.1_DO_1 [0]),
    .C(\CPU.registerFile.7.0.1_DO_1 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.1_DO_2_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.1_DO_2 [0]),
    .C(\CPU.registerFile.7.0.1_DO_2 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.1_DO_3_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.1_DO_3 [0]),
    .C(\CPU.registerFile.7.0.1_DO_3 [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.registerFile.7.0.1_DO_LUT4_B  (
    .A(1'h0),
    .B(\CPU.registerFile.7.0.1_DO [0]),
    .C(\CPU.registerFile.7.0.1_DO [1]),
    .D(\CPU.mem_rdata [19]),
    .Z(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.7.1.0  (
    .DI(\CPU.writeBackData [31:28]),
    .DO({ \CPU.registerFile.7.0.0_DO [0], \CPU.registerFile.7.0.0_DO_1 [0], \CPU.registerFile.7.0.0_DO_2 [0], \CPU.registerFile.7.0.0_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [23:20]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v:19.4-27.3" */
  TRELLIS_DPR16X4 #(
    .INITVAL(64'hxxxxxxxxxxxxxxxx),
    .WCKMUX("WCK"),
    .WREMUX("WRE")
  ) \CPU.registerFile.7.1.1  (
    .DI(\CPU.writeBackData [31:28]),
    .DO({ \CPU.registerFile.7.0.1_DO [0], \CPU.registerFile.7.0.1_DO_1 [0], \CPU.registerFile.7.0.1_DO_2 [0], \CPU.registerFile.7.0.1_DO_3 [0] }),
    .RAD(\CPU.mem_rdata [18:15]),
    .WAD(\CPU.instr [10:7]),
    .WCK(clk),
    .WRE(\CPU.registerFile.0.1.0_WRE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [31]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_1  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [30]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_10  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [21]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_11  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [20]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_12  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [19]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_13  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [18]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_14  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [17]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_15  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [16]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_16  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [15]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_17  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [14]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_18  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [13]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_19  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [12]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_2  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [29]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_20  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [11]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_21  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [10]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_22  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [9]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_23  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [8]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_24  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [7]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_25  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [6]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_26  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [5]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_27  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [4]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_28  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [3]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_29  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [2]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_3  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [28]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_30  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [1]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_31  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [0]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_4  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [27]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_5  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [26]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_6  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [25]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_7  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [24]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_8  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [23]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs1_TRELLIS_FF_Q_9  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.1_DO_LUT4_B_Z [22]),
    .LSR(1'h0),
    .Q(\CPU.rs1 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [31]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_1  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [30]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_10  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [21]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_11  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [20]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_12  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [19]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_13  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [18]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_14  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [17]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_15  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [16]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_16  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [15]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_17  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [14]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_18  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [13]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_19  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [12]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_2  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [29]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_20  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [11]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_21  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [10]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_22  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [9]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_23  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [8]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_24  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [7]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_25  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [6]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_26  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [5]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_27  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [4]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_28  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [3]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_29  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [2]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_3  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [28]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_30  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [1]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_31  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [0]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_4  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [27]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_5  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [26]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_6  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [25]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_7  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [24]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_8  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [23]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \CPU.rs2_TRELLIS_FF_Q_9  (
    .CE(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z ),
    .CLK(clk),
    .DI(\CPU.registerFile.0.0.0_DO_LUT4_B_Z [22]),
    .LSR(1'h0),
    .Q(\CPU.rs2 [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q  (
    .CE(\CPU.state_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.state_TRELLIS_FF_Q_DI [0]),
    .LSR(\CPU.state_TRELLIS_FF_Q_LSR ),
    .Q(\CPU.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\CPU.state_TRELLIS_FF_Q_DI [3]),
    .LSR(\CPU.state_TRELLIS_FF_Q_1_LSR ),
    .Q(\CPU.state [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.state_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\CPU.state_TRELLIS_FF_Q_DI [1]),
    .LSR(\CPU.state_TRELLIS_FF_Q_2_LSR ),
    .Q(\CPU.state [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.state_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:21.14-31.5|cores/cpu/femtorv32_quark.v:334.4-369.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \CPU.state_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\CPU.state_TRELLIS_FF_Q_3_DI [10]),
    .LSR(\CPU.state_TRELLIS_FF_Q_3_LSR ),
    .Q(\CPU.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.state_TRELLIS_FF_Q_3_DI [10]),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_3_DI_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.state_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CS_N ),
    .D(\CPU.state [1]),
    .Z(\CPU.state_TRELLIS_FF_Q_3_DI [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h01ff)
  ) \CPU.state_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(\CPU.state [3]),
    .B(\CPU.state [2]),
    .C(\CPU.state [1]),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'haf03)
  ) \CPU.state_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .B(\CPU.state [1]),
    .C(\CPU.state [3]),
    .D(\mapped_spi_flash.CS_N ),
    .Z(\CPU.state_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\CPU.state [2]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff4f)
  ) \CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isJAL_LUT4_D_1_Z [0]),
    .B(\CPU.instr [4]),
    .C(\CPU.isJAL_LUT4_D_1_Z [2]),
    .D(\CPU.state [3]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.state [3]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.state_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\CPU.state_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [5]),
    .Z(\CPU.writeBackData [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_1_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_1_SD [5]),
    .Z(\CPU.writeBackData [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_10  (
    .D0(\CPU.writeBackData_L6MUX21_Z_10_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_10_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [5]),
    .Z(\CPU.writeBackData [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_10_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_10_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_10_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_10_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0e00)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_B  (
    .A(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .B(\CPU.writeBackData_L6MUX21_Z_1_SD [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B [0]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .D(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B [2]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [14]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [25]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_3_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_3_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [25]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [25]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [25]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [25]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_3_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_3_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [25]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hf303)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [25]),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_3_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [25]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [25]),
    .C(\CPU.instr [25]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_BLUT ),
    .C0(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_1_SD_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_2_SD [5]),
    .Z(\CPU.writeBackData [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_2_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_2_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_2_SD [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [24]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1  (
    .A(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A [0]),
    .B(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.instr [24]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [14]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [24]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_28_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_28_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [24]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [24]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [24]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [24]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_28_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_28_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [24]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hf303)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [24]),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_28_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [24]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [24]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_2_SD [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_3  (
    .D0(\CPU.writeBackData_L6MUX21_Z_3_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_3_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_3_SD [5]),
    .Z(\CPU.writeBackData [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_3_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_3_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [23]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_4_D [0]),
    .D(\CPU.rs1 [23]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_4_D [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_4_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [23]),
    .D(\CPU.aluIn2_LUT4_Z_4_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [23]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [23]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ff)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.instr [23]),
    .B(\CPU.PCplusImm [23]),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .C(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .D(\CPU.isJAL ),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.instr [6]),
    .B(\CPU.isJAL ),
    .C(\CPU.instr [2]),
    .D(\CPU.instr [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_4  (
    .D0(\CPU.writeBackData_L6MUX21_Z_4_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_4_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [6]),
    .Z(\CPU.writeBackData [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0e00)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .B(\CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_4_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_5  (
    .D0(\CPU.writeBackData_L6MUX21_Z_5_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_5_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [5]),
    .Z(\CPU.writeBackData [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_5_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_6  (
    .D0(\CPU.writeBackData_L6MUX21_Z_6_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_6_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_6_SD [5]),
    .Z(\CPU.writeBackData [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_6_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_6_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_6_SD [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [20]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_26_D [0]),
    .D(\CPU.rs1 [20]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_26_D [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_26_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [20]),
    .D(\CPU.aluIn2_LUT4_Z_26_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [20]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.instr [20]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [20]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [20]),
    .Z(\CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_7  (
    .D0(\CPU.writeBackData_L6MUX21_Z_7_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_7_D1 ),
    .SD(\CPU.writeBackData_L6MUX21_Z_7_SD [5]),
    .Z(\CPU.writeBackData [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_7_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_7_SD [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_7_SD [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B [0]),
    .C(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [19]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_6_D [0]),
    .D(\CPU.rs1 [19]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_6_D [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_6_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [19]),
    .D(\CPU.aluIn2_LUT4_Z_6_D [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [19]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.instr [19]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [19]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [19]),
    .Z(\CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_8  (
    .D0(\CPU.writeBackData_L6MUX21_Z_8_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_8_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [6]),
    .Z(\CPU.writeBackData [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hcfcc)
  ) \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .C(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hba30)
  ) \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .B(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [1]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hcfcc)
  ) \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .C(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hcfcc)
  ) \CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .C(\CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [1]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_L6MUX21_Z_8_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_L6MUX21_Z_9  (
    .D0(\CPU.writeBackData_L6MUX21_Z_9_D0 ),
    .D1(\CPU.writeBackData_L6MUX21_Z_9_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [5]),
    .Z(\CPU.writeBackData [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_9_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_9_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_9_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_9_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [4]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hb0ff)
  ) \CPU.writeBackData_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_B [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_B [3]),
    .Z(\CPU.writeBackData [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hb0ff)
  ) \CPU.writeBackData_LUT4_Z_1  (
    .A(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_1_B [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_1_B [3]),
    .Z(\CPU.writeBackData [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_BLUT ),
    .C0(\CPU.instr [12]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h02f3)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr [1]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B [1]),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata [9]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [25]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [1]),
    .C(\mult1.d_out [25]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf400)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C  (
    .A(\CPU.loadstore_addr [1]),
    .B(\CPU.mem_rdata [9]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B [1]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT ),
    .C0(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfc5)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B [0]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B [1]),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hcfcc)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B [1]),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [17]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [9]),
    .C(\mult1.d_out [17]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [25]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [25]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0333)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [25]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\mult1.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0ccc)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0ccc)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h0ccc)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.d_out [1]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [0]),
    .B(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [1]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata [9]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [9]),
    .D(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [9]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [9]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [9]),
    .D(\CPU.rs1 [9]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [9]),
    .B(\CPU.aluPlus [9]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [9]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [9]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf800)
  ) \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .C(\CPU.isJAL ),
    .D(\CPU.PCplus4 [9]),
    .Z(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hb0ff)
  ) \CPU.writeBackData_LUT4_Z_2  (
    .A(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .B(\CPU.writeBackData_LUT4_Z_2_B [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_2_B [3]),
    .Z(\CPU.writeBackData [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_BLUT ),
    .C0(\CPU.instr [12]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h02f3)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr [1]),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [2]),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata [8]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata [8]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [8]),
    .D(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [8]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [8]),
    .D(\CPU.rs1 [8]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [8]),
    .B(\CPU.aluPlus [8]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [8]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [8]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [5]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .D(\CPU.PCplusImm [8]),
    .Z(\CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h70ff)
  ) \CPU.writeBackData_LUT4_Z_3  (
    .A(\CPU.writeBackData_LUT4_Z_3_A [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_A [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_3_A [3]),
    .Z(\CPU.writeBackData [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr [0]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr [0]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h00cf)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [1]),
    .C(\CPU.mem_rdata [7]),
    .D(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_data [23]),
    .D(\mult1.d_out [15]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [23]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.d_out [15]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_data [7]),
    .D(\mult1.d_out [31]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [7]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.d_out [31]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [12]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_BLUT ),
    .C0(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [15]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [23]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_BLUT ),
    .C0(\CPU.instr [12]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h02f3)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.loadstore_addr [1]),
    .B(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [2]),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata [7]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.mem_rdata [7]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [7]),
    .D(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [7]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [7]),
    .D(\CPU.rs1 [7]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [7]),
    .B(\CPU.aluPlus [7]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [7]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [7]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf800)
  ) \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .C(\CPU.isJAL ),
    .D(\CPU.PCplus4 [7]),
    .Z(\CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf4ff)
  ) \CPU.writeBackData_LUT4_Z_4  (
    .A(\CPU.writeBackData_LUT4_Z_4_A [0]),
    .B(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_4_A [2]),
    .D(\CPU.writeBackData_LUT4_Z_4_A [3]),
    .Z(\CPU.writeBackData [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .D(\CPU.mem_rdata [6]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) \CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .B(\CPU.mem_rdata [6]),
    .C(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [2]),
    .D(\CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PCplus4 [6]),
    .D(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0700)
  ) \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1  (
    .A(\CPU.isJAL_LUT4_D_1_Z [0]),
    .B(\CPU.aluReg [6]),
    .C(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [6]),
    .B(\CPU.rs1 [6]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [6]),
    .D(\CPU.rs1 [6]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [6]),
    .B(\CPU.aluPlus [6]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [6]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [6]),
    .Z(\CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf4ff)
  ) \CPU.writeBackData_LUT4_Z_5  (
    .A(\CPU.writeBackData_LUT4_Z_5_A [0]),
    .B(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_5_A [2]),
    .D(\CPU.writeBackData_LUT4_Z_5_A [3]),
    .Z(\CPU.writeBackData [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .D(\CPU.mem_rdata [5]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [4]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) \CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .B(\CPU.mem_rdata [5]),
    .C(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [2]),
    .D(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PCplus4 [5]),
    .D(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0700)
  ) \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1  (
    .A(\CPU.isJAL_LUT4_D_1_Z [0]),
    .B(\CPU.aluReg [5]),
    .C(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [5]),
    .B(\CPU.rs1 [5]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [5]),
    .D(\CPU.rs1 [5]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [5]),
    .B(\CPU.aluPlus [5]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [5]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [5]),
    .Z(\CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf4ff)
  ) \CPU.writeBackData_LUT4_Z_6  (
    .A(\CPU.writeBackData_LUT4_Z_6_A [0]),
    .B(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_6_A [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_A [3]),
    .Z(\CPU.writeBackData [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [10]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [18]),
    .C(\mult1.d_out [10]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [26]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [2]),
    .C(\mult1.d_out [26]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [2]),
    .C(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [3]),
    .D(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1 ),
    .SD(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [0]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [14]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [14]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [0]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [14]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff30)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [1]),
    .C(\CPU.mem_rdata [7]),
    .D(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [2]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [14]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [10]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [10]),
    .D(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [10]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [10]),
    .D(\CPU.rs1 [10]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [10]),
    .B(\CPU.aluPlus [10]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [10]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [10]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf800)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .C(\CPU.isJAL ),
    .D(\CPU.PCplus4 [10]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .D(\CPU.mem_rdata [2]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .B(\CPU.mem_rdata [2]),
    .C(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.PCplus4 [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0700)
  ) \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1  (
    .A(\CPU.isJAL_LUT4_D_1_Z [0]),
    .B(\CPU.aluReg [2]),
    .C(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C [2]),
    .D(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [2]),
    .B(\CPU.rs1 [2]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C_LUT4_Z_1  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [2]),
    .D(\CPU.rs1 [2]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [2]),
    .B(\CPU.aluPlus [2]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [2]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [2]),
    .Z(\CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hb0ff)
  ) \CPU.writeBackData_LUT4_Z_7  (
    .A(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .D(\CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf4ff)
  ) \CPU.writeBackData_LUT4_Z_8  (
    .A(\CPU.writeBackData_LUT4_Z_8_A [0]),
    .B(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .C(\CPU.writeBackData_LUT4_Z_8_A [2]),
    .D(\CPU.writeBackData_LUT4_Z_8_A [3]),
    .Z(\CPU.writeBackData [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [4]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) \CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.loadstore_addr [1]),
    .B(\CPU.mem_rdata [8]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \CPU.writeBackData_LUT4_Z_8_A_LUT4_Z  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [1]),
    .C(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [2]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_A_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_BLUT ),
    .C0(\CPU.PC [0]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0444)
  ) \CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .C(\CPU.cycles [0]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.cycles [0]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_8_A_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h00cf)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B [0]),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B [2]),
    .Z(\CPU.writeBackData_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_data [19]),
    .D(\mult1.d_out [11]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [19]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.d_out [11]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rcv_data [3]),
    .D(\mult1.d_out [27]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.rcv_data [3]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mult1.d_out [27]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .B(\mapped_spi_flash.rcv_data [19]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mult1.d_out [11]),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [11]),
    .D(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [11]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [11]),
    .D(\CPU.rs1 [11]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [11]),
    .B(\CPU.aluPlus [11]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0bbb)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .B(\CPU.PCplus4 [11]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [11]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [5]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .D(\CPU.PCplusImm [11]),
    .Z(\CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_1_C0 [4]),
    .Z(\CPU.writeBackData [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_10  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_10_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_10_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [4]),
    .Z(\CPU.writeBackData [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_10_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [0]),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [1]),
    .C(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_10_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_10_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_10_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_11  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_11_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_11_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_11_C0 [4]),
    .Z(\CPU.writeBackData [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_11_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_11_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_11_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_11_C0 [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_11_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_11_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [19]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_B_LUT4_Z_B [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [3]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [3]),
    .D(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.rs1 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [3]),
    .B(\CPU.aluPlus [3]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [3]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .D(\CPU.cycles [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf800)
  ) \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .C(\CPU.isJAL ),
    .D(\CPU.PCplus4 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_1_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [30]),
    .C(\CPU.instr [30]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [30]),
    .D(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.aluMinus [30]),
    .B(\CPU.aluPlus [30]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [30]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [30]),
    .D(\CPU.rs1 [30]),
    .Z(\CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0 [4]),
    .Z(\CPU.writeBackData [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_2_ALUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0 [1]),
    .C(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_2_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_2_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [29]),
    .C(\CPU.instr [29]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [29]),
    .D(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.aluMinus [29]),
    .B(\CPU.aluPlus [29]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [29]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_3  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [29]),
    .D(\CPU.rs1 [29]),
    .Z(\CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_3_C0 [4]),
    .Z(\CPU.writeBackData [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_3_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_3_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_3_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_3_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B [0]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [28]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [14]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [28]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_30_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_30_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [28]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [28]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [28]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [28]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_30_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_30_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [28]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hf303)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [28]),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_30_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [28]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [28]),
    .C(\CPU.instr [28]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_4  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_4_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_4_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_4_C0 [4]),
    .Z(\CPU.writeBackData [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_4_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_4_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_4_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_4_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B [0]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [27]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:185.21-185.63" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [14]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:183.21-183.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:179.19-179.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [27]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:161.39-162.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_2_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:159.39-160.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluIn2_LUT4_Z_2_D [0]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:180.19-180.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [27]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:166.39-167.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [27]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:164.39-165.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [27]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:184.21-184.64" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [12]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:181.19-181.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [27]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:171.39-172.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:169.39-170.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\CPU.aluIn2_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:182.19-182.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.rs1 [27]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:176.41-177.56" */
  LUT4 #(
    .INIT(16'hf303)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.aluReg [27]),
    .C(\CPU.instr [13]),
    .D(\CPU.aluIn2_LUT4_Z_2_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:174.41-175.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.aluReg [27]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [27]),
    .C(\CPU.instr [27]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_5  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_5_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_5_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_5_C0 [4]),
    .Z(\CPU.writeBackData [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_5_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_5_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_5_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_5_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4f00)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A [0]),
    .B(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A [1]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_LUT4_Z  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_7_D [0]),
    .D(\CPU.rs1 [17]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_7_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_7_D [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [17]),
    .D(\CPU.aluIn2_LUT4_Z_7_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0007)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [17]),
    .C(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 [2]),
    .D(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [5]),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .D(\CPU.PCplusImm [17]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .C(\CPU.instr [5]),
    .D(\CPU.instr [17]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf800)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .B(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [1]),
    .C(\CPU.isJAL ),
    .D(\CPU.PCplus4 [17]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_5_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_6  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_6_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_6_BLUT ),
    .C0(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [4]),
    .Z(\CPU.writeBackData [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_6_ALUT_LUT4_Z  (
    .A(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .B(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_6_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_6_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_6_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_7  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_7_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_7_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_7_C0 [4]),
    .Z(\CPU.writeBackData [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_7_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_7_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0 [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_7_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_7_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [15]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [3]),
    .D(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h10ff)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.isJAL_LUT4_D_1_Z [0]),
    .C(\CPU.aluReg [15]),
    .D(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [15]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hec0e)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_2  (
    .A(\CPU.LTU_LUT4_B_1_D [4]),
    .B(\CPU.LTU_LUT4_D_C [1]),
    .C(\CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [15]),
    .D(\CPU.rs1 [15]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hac00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_D_LUT4_Z  (
    .A(\CPU.aluMinus [15]),
    .B(\CPU.aluPlus [15]),
    .C(\CPU.LTU_LUT4_C_B_LUT4_Z_D [2]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7707)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0]),
    .B(\CPU.PCplusImm [15]),
    .C(\CPU.PCplus4 [15]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1 ),
    .SD(\CPU.instr [5]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B  (
    .A(\CPU.instr [2]),
    .B(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [5]),
    .Z(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .D(\CPU.instr [30]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .D(\CPU.instr [29]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .D(\CPU.instr [28]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .D(\CPU.instr [27]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .D(\CPU.instr [26]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .D(\CPU.instr [25]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [19]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [18]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_10  (
    .A(\CPU.instr [4]),
    .B(\CPU.instr [10]),
    .C(\CPU.instr [23]),
    .D(\CPU.isJAL ),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_11  (
    .A(\CPU.instr [4]),
    .B(\CPU.instr [9]),
    .C(\CPU.instr [22]),
    .D(\CPU.isJAL ),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_12  (
    .A(\CPU.instr [4]),
    .B(\CPU.instr [8]),
    .C(\CPU.instr [21]),
    .D(\CPU.isJAL ),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [17]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [16]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [15]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [14]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [13]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.instr [31]),
    .C(\CPU.instr [12]),
    .D(\CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_8  (
    .A(\CPU.instr [4]),
    .B(\CPU.instr [7]),
    .C(\CPU.instr [20]),
    .D(\CPU.isJAL ),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf044)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z_LUT4_Z_9  (
    .A(\CPU.instr [4]),
    .B(\CPU.instr [11]),
    .C(\CPU.instr [24]),
    .D(\CPU.isJAL ),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D  (
    .A(1'h0),
    .B(\CPU.instr [23]),
    .C(\CPU.instr [31]),
    .D(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_1  (
    .A(1'h0),
    .B(\CPU.instr [22]),
    .C(\CPU.instr [31]),
    .D(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_2  (
    .A(1'h0),
    .B(\CPU.instr [21]),
    .C(\CPU.instr [31]),
    .D(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_3  (
    .A(1'h0),
    .B(\CPU.instr [20]),
    .C(\CPU.instr [31]),
    .D(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_C_Z [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL ),
    .D(\CPU.instr [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf53f)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.instr [15]),
    .B(\CPU.cycles [15]),
    .C(\CPU.instr [6]),
    .D(\CPU.instr [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_8  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_8_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_8_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_8_C0 [4]),
    .Z(\CPU.writeBackData [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_8_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_8_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.writeBackData_PFUMX_Z_8_C0 [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_8_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_8_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hfc00)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [2]),
    .C(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [3]),
    .D(\CPU.isJAL_LUT4_D_1_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z  (
    .D0(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1  (
    .D0(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0 ),
    .D1(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1 ),
    .SD(\CPU.loadstore_addr [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [13]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [21]),
    .C(\mult1.d_out [13]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_1_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'hf333)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4]),
    .C(\mult1.d_out [29]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'hfccc)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_data [5]),
    .C(\mult1.d_out [29]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .B(\mult1.d_out [13]),
    .C(\CPU.mem_rdata_LUT4_Z_5_C [2]),
    .D(\CPU.mem_rdata_LUT4_Z_5_C [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h004f)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .D(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1]),
    .D(\CPU.PCplus4 [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3f00)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .C(\CPU.cycles [13]),
    .D(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1_D [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h53ff)
  ) \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1_D_LUT4_Z  (
    .A(\CPU.instr [13]),
    .B(\CPU.PCplusImm [13]),
    .C(\CPU.instr [5]),
    .D(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_9  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_9_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_9_BLUT ),
    .C0(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [4]),
    .Z(\CPU.writeBackData [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_9_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [2]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_9_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_9_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_9_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfe00)
  ) \CPU.writeBackData_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1]),
    .C(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0]),
    .D(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .Z(\CPU.writeBackData_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \CPU.writeBackData_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \CPU.writeBackData_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.mem_rdata [31]),
    .D(\CPU.instr [13]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h40ff)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [0]),
    .B(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [1]),
    .C(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [2]),
    .D(\CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf300)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_C_B [0]),
    .C(\CPU.rs1 [31]),
    .D(\CPU.LTU_LUT4_D_C [1]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0777)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_LUT4_Z_1  (
    .A(\CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3]),
    .B(\CPU.cycles [31]),
    .C(\CPU.instr [31]),
    .D(\CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_BLUT ),
    .C0(\CPU.LTU_LUT4_B_1_D [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1  (
    .ALUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_ALUT ),
    .BLUT(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_BLUT ),
    .C0(\CPU.LTU_LUT4_C_B [4]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hcfff)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.LTU_LUT4_C_B [0]),
    .C(\CPU.LTU_LUT4_D_B [1]),
    .D(\CPU.rs1 [31]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h00bf)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_BLUT_LUT4_Z  (
    .A(\CPU.LTU_LUT4_C_B [0]),
    .B(\CPU.LTU_LUT4_D_B [1]),
    .C(\CPU.rs1 [31]),
    .D(\CPU.LTU_LUT4_D_Z [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_1_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0770)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.isJAL_LUT4_D_1_Z [0]),
    .B(\CPU.aluReg [31]),
    .C(\CPU.rs1 [31]),
    .D(\CPU.LTU_LUT4_C_B [0]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.isJAL_LUT4_D_1_Z [0]),
    .D(\CPU.aluReg [31]),
    .Z(\CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hff70)
  ) \mapped_spi_flash.CS_N_LUT4_A  (
    .A(\mapped_spi_flash.CS_N ),
    .B(\CPU.aluShamt_PFUMX_C0_Z [4]),
    .C(\CPU.state [3]),
    .D(\mapped_spi_flash.CS_N_LUT4_A_D [3]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hb000)
  ) \mapped_spi_flash.CS_N_LUT4_A_D_LUT4_Z  (
    .A(\CPU.isJAL_LUT4_D_1_Z [0]),
    .B(\CPU.instr [4]),
    .C(\CPU.isJAL_LUT4_D_1_Z [2]),
    .D(\CPU.state [2]),
    .Z(\mapped_spi_flash.CS_N_LUT4_A_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f11)
  ) \mapped_spi_flash.CS_N_LUT4_C  (
    .A(\CPU.state [2]),
    .B(\CPU.state [3]),
    .C(\mapped_spi_flash.CS_N ),
    .D(\CPU.state [1]),
    .Z(\CPU.state_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:14.98-14.152" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET")
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.CS_N )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h00f4)
  ) \mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\mapped_spi_flash.sending ),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .C(\mapped_spi_flash.CS_N ),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.CS_N_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [29]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [28]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(1'h1),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5]),
    .C(\mapped_spi_flash.cmd_addr [20]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4]),
    .C(\mapped_spi_flash.cmd_addr [19]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf0d5)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [3]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .C(\mapped_spi_flash.cmd_addr [18]),
    .D(\mapped_spi_flash.rstrb_LUT4_Z_C [0]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [1]),
    .C(\mapped_spi_flash.cmd_addr [17]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0]),
    .C(\mapped_spi_flash.cmd_addr [16]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [5]),
    .C(\mapped_spi_flash.cmd_addr [15]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1 ),
    .SD(\CPU.state [0]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\CPU.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [18]),
    .D(\CPU.PC [19]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr [18]),
    .D(\CPU.loadstore_addr [19]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\CPU.state [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [18]),
    .D(\CPU.PC [19]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [18]),
    .D(\CPU.PC [19]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h3335)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B_LUT4_Z  (
    .A(\CPU.loadstore_addr [16]),
    .B(\CPU.PC [16]),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [15]),
    .C(\CPU.PC [15]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [14]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_17_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [14]),
    .C(\CPU.PC [14]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [13]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_18_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [13]),
    .C(\CPU.PC [13]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [12]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_19_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [27]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [12]),
    .C(\CPU.PC [12]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [11]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_20_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [11]),
    .C(\CPU.PC [11]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [10]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_21_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [10]),
    .C(\CPU.PC [10]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [9]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_22_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [9]),
    .C(\CPU.PC [9]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [8]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_23_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [8]),
    .C(\CPU.PC [8]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [7]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_24_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [7]),
    .C(\CPU.PC [7]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [6]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_25_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [6]),
    .C(\CPU.PC [6]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_26_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [5]),
    .C(\CPU.PC [5]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\mapped_spi_flash.cmd_addr [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_27_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .C(\mapped_spi_flash.cmd_addr [3]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_28_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1]),
    .C(\mapped_spi_flash.cmd_addr [2]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_29_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [26]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI ),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.cmd_addr [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h33f0)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B [1]),
    .C(\mapped_spi_flash.cmd_addr [1]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B [0]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z  (
    .D0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0 ),
    .D1(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z  (
    .A(\CPU.instr [4]),
    .B(\CPU.isJAL_LUT4_D_1_Z [2]),
    .C(\CPU.instr [5]),
    .D(\CPU.state [2]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [4]),
    .C(\CPU.PC [4]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [3]),
    .C(\CPU.PC [3]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h330f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.loadstore_addr [2]),
    .C(\CPU.PC [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.state [1]),
    .D(\CPU.state [0]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z  (
    .ALUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_ALUT ),
    .BLUT(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [4]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.loadstore_addr [1]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\CPU.PC [0]),
    .D(\CPU.PC [1]),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [25]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [24]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [23]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [22]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [21]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [0]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.cmd_addr [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mapped_spi_flash.rcv_bitcount_LUT4_A  (
    .A(\mapped_spi_flash.rcv_bitcount [2]),
    .B(\mapped_spi_flash.rcv_bitcount [3]),
    .C(\mapped_spi_flash.rcv_bitcount [4]),
    .D(\mapped_spi_flash.rcv_bitcount [5]),
    .Z(\mapped_spi_flash.rcv_bitcount_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mapped_spi_flash.rcv_bitcount_LUT4_B  (
    .A(1'h0),
    .B(\mapped_spi_flash.rcv_bitcount [0]),
    .C(\mapped_spi_flash.rcv_bitcount [1]),
    .D(\mapped_spi_flash.rcv_bitcount_LUT4_A_Z [2]),
    .Z(\mapped_spi_flash.sending_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [5]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [4]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_1_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .C(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [3]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_2_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .C(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [2]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_3_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .C(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [1]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_4_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .C(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [0]),
    .LSR(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR ),
    .Q(\mapped_spi_flash.rcv_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .C(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h008f)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(\mapped_spi_flash.snd_bitcount [0]),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .C(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .D(\mapped_spi_flash.rstrb ),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:49.22-49.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\mapped_spi_flash.rcv_bitcount [4]),
    .A1(\mapped_spi_flash.rcv_bitcount [5]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [4]),
    .COUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [4]),
    .S1(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:49.22-49.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\mapped_spi_flash.rcv_bitcount [2]),
    .A1(\mapped_spi_flash.rcv_bitcount [3]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [2]),
    .COUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [2]),
    .S1(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:49.22-49.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\mapped_spi_flash.rcv_bitcount [0]),
    .A1(\mapped_spi_flash.rcv_bitcount [1]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [0]),
    .S1(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(\mapped_spi_flash.rstrb ),
    .B(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .C(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .D(\mapped_spi_flash.snd_bitcount [0]),
    .Z(\mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [30]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [29]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [20]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [19]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [18]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [17]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [16]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [15]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [14]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [13]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [12]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [11]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [28]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [10]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [9]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [8]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [7]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [6]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [5]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [4]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [3]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [2]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [1]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [27]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [0]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_31  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(spi_miso),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [26]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [25]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [24]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [23]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [22]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mapped_spi_flash.rcv_data [21]),
    .LSR(1'h0),
    .Q(\mapped_spi_flash.rcv_data [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rstrb ),
    .D(\mapped_spi_flash.sending_LUT4_Z_D [1]),
    .Z(\mapped_spi_flash.rcv_data_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \mapped_spi_flash.rstrb_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rstrb_LUT4_Z_C [0]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6]),
    .Z(\mapped_spi_flash.rstrb )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0e00)
  ) \mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C  (
    .A(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .B(\mult1.mult1.done_LUT4_B_D [0]),
    .C(\mapped_spi_flash.rstrb_LUT4_Z_C [0]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6]),
    .C(\CPU.state [2]),
    .D(\CPU.state [0]),
    .Z(\mapped_spi_flash.rstrb_LUT4_Z_C [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \mapped_spi_flash.sending_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.rstrb ),
    .D(\mapped_spi_flash.sending ),
    .Z(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \mapped_spi_flash.sending_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.snd_bitcount [0]),
    .D(\mapped_spi_flash.sending_LUT4_Z_D [2]),
    .Z(\mapped_spi_flash.sending )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mapped_spi_flash.snd_bitcount_LUT4_A  (
    .A(\mapped_spi_flash.snd_bitcount [1]),
    .B(\mapped_spi_flash.snd_bitcount [2]),
    .C(\mapped_spi_flash.snd_bitcount [3]),
    .D(\mapped_spi_flash.snd_bitcount [4]),
    .Z(\mapped_spi_flash.snd_bitcount_LUT4_A_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mapped_spi_flash.snd_bitcount_PFUMX_C0  (
    .ALUT(\mapped_spi_flash.snd_bitcount_PFUMX_C0_ALUT ),
    .BLUT(\mapped_spi_flash.snd_bitcount_LUT4_A_Z ),
    .C0(\mapped_spi_flash.snd_bitcount [5]),
    .Z(\mapped_spi_flash.sending_LUT4_Z_D [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mapped_spi_flash.snd_bitcount_PFUMX_C0_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mapped_spi_flash.snd_bitcount_PFUMX_C0_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [5]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [4]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [3]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [2]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [1]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [0]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(\mapped_spi_flash.snd_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:45.22-45.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\mapped_spi_flash.snd_bitcount [4]),
    .A1(\mapped_spi_flash.snd_bitcount [5]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [4]),
    .COUT(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [5]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [4]),
    .S1(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:45.22-45.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\mapped_spi_flash.snd_bitcount [2]),
    .A1(\mapped_spi_flash.snd_bitcount [3]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [2]),
    .COUT(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [2]),
    .S1(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:45.22-45.41|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\mapped_spi_flash.snd_bitcount [0]),
    .A1(\mapped_spi_flash.snd_bitcount [1]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [0]),
    .S1(\mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [15]),
    .LSR(\mult1.A_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_1  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [14]),
    .LSR(\mult1.A_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_10  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(\mult1.A_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_11  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(\mult1.A_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_12  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(\mult1.A_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_13  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(\mult1.A_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_14  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(\mult1.A_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_15  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(\mult1.A_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_2  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [13]),
    .LSR(\mult1.A_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_3  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [12]),
    .LSR(\mult1.A_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_4  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [11]),
    .LSR(\mult1.A_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_5  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [10]),
    .LSR(\mult1.A_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_6  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [9]),
    .LSR(\mult1.A_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_7  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.d_in [8]),
    .LSR(\mult1.A_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_8  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(\mult1.A_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.A_TRELLIS_FF_Q_9  (
    .CE(\mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(\mult1.A_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z  (
    .ALUT(\mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT ),
    .BLUT(\mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\mult1.A_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h8000)
  ) \mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [0]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .Z(\mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.A_TRELLIS_FF_Q_CE_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.A_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [15]),
    .LSR(\mult1.B_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_1  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [14]),
    .LSR(\mult1.B_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_10  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(\mult1.B_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_11  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(\mult1.B_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_12  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(\mult1.B_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_13  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(\mult1.B_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_14  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(\mult1.B_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_15  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(\mult1.B_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_2  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [13]),
    .LSR(\mult1.B_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_3  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [12]),
    .LSR(\mult1.B_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_4  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [11]),
    .LSR(\mult1.B_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_5  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [10]),
    .LSR(\mult1.B_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_6  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [9]),
    .LSR(\mult1.B_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_7  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\mult1.d_in [8]),
    .LSR(\mult1.B_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_8  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(\mult1.B_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.B_TRELLIS_FF_Q_9  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(\mult1.B_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.B_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.B_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z  (
    .A(1'h0),
    .B(\CPU.rs2 [7]),
    .C(\CPU.rs2 [15]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_1  (
    .A(1'h0),
    .B(\CPU.rs2 [6]),
    .C(\CPU.rs2 [14]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_2  (
    .A(1'h0),
    .B(\CPU.rs2 [5]),
    .C(\CPU.rs2 [13]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_3  (
    .A(1'h0),
    .B(\CPU.rs2 [4]),
    .C(\CPU.rs2 [12]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_4  (
    .A(1'h0),
    .B(\CPU.rs2 [3]),
    .C(\CPU.rs2 [11]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_5  (
    .A(1'h0),
    .B(\CPU.rs2 [2]),
    .C(\CPU.rs2 [10]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_6  (
    .A(1'h0),
    .B(\CPU.rs2 [1]),
    .C(\CPU.rs2 [9]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.d_in_LUT4_Z_7  (
    .A(1'h0),
    .B(\CPU.rs2 [0]),
    .C(\CPU.rs2 [8]),
    .D(\CPU.loadstore_addr [0]),
    .Z(\mult1.d_in [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.d_out [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_1  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_1_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.d_out [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_10  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_10_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.d_out [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [21]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_11  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_11_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.d_out [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [20]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_12  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_12_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.d_out [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [19]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_13  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_13_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.d_out [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [18]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_14  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_14_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.d_out [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [17]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_15  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_15_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.d_out [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [16]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_16  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_16_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_16_LSR ),
    .Q(\mult1.d_out [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_16_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [15]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_16_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_16_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_17  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_17_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_17_LSR ),
    .Q(\mult1.d_out [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_17_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [14]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_17_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_17_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_18  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_18_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_18_LSR ),
    .Q(\mult1.d_out [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [13]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_18_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_18_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_19  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_19_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_19_LSR ),
    .Q(\mult1.d_out [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [12]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_19_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_19_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [30]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_2  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_2_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.d_out [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_20  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_20_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_20_LSR ),
    .Q(\mult1.d_out [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [11]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_20_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_20_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_21  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_21_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_21_LSR ),
    .Q(\mult1.d_out [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_21_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [10]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_21_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_21_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_22  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_22_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_22_LSR ),
    .Q(\mult1.d_out [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_22_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [9]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_22_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_22_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_23  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_23_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_23_LSR ),
    .Q(\mult1.d_out [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_23_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [8]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_23_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_23_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_23_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_24  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_24_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_24_LSR ),
    .Q(\mult1.d_out [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_24_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [7]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_24_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_24_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_24_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_25  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_25_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_25_LSR ),
    .Q(\mult1.d_out [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_25_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [6]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_25_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_25_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_25_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_26  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_26_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_26_LSR ),
    .Q(\mult1.d_out [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_26_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [5]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_26_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_26_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_26_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_27  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_27_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_27_LSR ),
    .Q(\mult1.d_out [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_27_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [4]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_27_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_27_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_28  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_28_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_28_LSR ),
    .Q(\mult1.d_out [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_28_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [3]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_28_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_28_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_28_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_29  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_29_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_29_LSR ),
    .Q(\mult1.d_out [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_29_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [2]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_29_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_29_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_29_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [29]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_3  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_3_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.d_out [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_30  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_30_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_30_LSR ),
    .Q(\mult1.d_out [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_30_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [1]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_30_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_30_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_31  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_31_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_31_LSR ),
    .Q(\mult1.d_out [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_31_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_31_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [28]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_4  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_4_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.d_out [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [27]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_5  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_5_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.d_out [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [26]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_6  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_6_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.d_out [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [25]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_7  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_7_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.d_out [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [24]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_8  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_8_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.d_out [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [23]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:56.1-65.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.d_out_TRELLIS_FF_Q_9  (
    .CE(\mapped_spi_flash.rstrb_LUT4_Z_C_LUT4_C_Z ),
    .CLK(clk),
    .DI(\mult1.d_out_TRELLIS_FF_Q_9_DI ),
    .LSR(\mult1.d_out_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.d_out [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [22]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.d_out_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.done_LUT4_B_D [0]),
    .D(\mult1.mult1.result [31]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.d_out_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.d_out_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_LUT4_D  (
    .A(\mult1.mult1.state [2]),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.init ),
    .Z(\mult1.init_LUT4_D_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hfff8)
  ) \mult1.init_LUT4_D_Z_LUT4_A  (
    .A(\mult1.init_LUT4_D_Z [0]),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .C(\mult1.init_LUT4_D_Z [2]),
    .D(\mult1.init_LUT4_D_Z [3]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf4ff)
  ) \mult1.init_LUT4_D_Z_LUT4_A_1  (
    .A(\mult1.init_LUT4_D_Z [0]),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .C(\mult1.init_LUT4_D_Z [3]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_1_D [3]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hf1ff)
  ) \mult1.init_LUT4_D_Z_LUT4_A_1_D_LUT4_Z  (
    .A(\mult1.mult1.state [2]),
    .B(\mult1.mult1.B [0]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_1_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.init_LUT4_D_Z_LUT4_A_B_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [2]),
    .C(\mult1.mult1.state [0]),
    .D(\mult1.mult1.state [1]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.init_LUT4_D_Z_LUT4_A_Z_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_A_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.init_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_Z_B [0]),
    .C(\mult1.init_LUT4_D_Z_LUT4_Z_B [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_Z_B [2]),
    .Z(\mult1.init_LUT4_D_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z  (
    .A(\mult1.mult1.B [1]),
    .B(\mult1.mult1.B [2]),
    .C(\mult1.mult1.B [3]),
    .D(\mult1.mult1.B [4]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_1  (
    .A(\mult1.mult1.B [5]),
    .B(\mult1.mult1.B [6]),
    .C(\mult1.mult1.B [7]),
    .D(\mult1.mult1.B [8]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2  (
    .A(\mult1.mult1.B [13]),
    .B(\mult1.mult1.B [14]),
    .C(\mult1.mult1.B [15]),
    .D(\mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2_D [3]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2_D_LUT4_Z  (
    .A(\mult1.mult1.B [9]),
    .B(\mult1.mult1.B [10]),
    .C(\mult1.mult1.B [11]),
    .D(\mult1.mult1.B [12]),
    .Z(\mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \mult1.init_LUT4_D_Z_PFUMX_Z  (
    .ALUT(\mult1.init_LUT4_D_Z_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_LUT4_D_Z_PFUMX_Z_BLUT ),
    .C0(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [4]),
    .Z(\mult1.init_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \mult1.init_LUT4_D_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [0]),
    .B(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [1]),
    .C(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [2]),
    .D(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [3]),
    .Z(\mult1.init_LUT4_D_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_LUT4_D_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_LUT4_D_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/perip_mult.v:38.1-53.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.init_TRELLIS_FF_Q  (
    .CE(\mult1.init_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(\mult1.init_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.init )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [0]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C [2]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C [2]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:155.21-155.62" */
  L6MUX21 \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z  (
    .D0(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0 ),
    .D1(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1 ),
    .SD(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [5]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:153.19-153.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:145.39-146.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:143.39-144.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D0_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:154.19-154.65" */
  PFUMX \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z  (
    .ALUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT ),
    .BLUT(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT ),
    .C0(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:150.39-151.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5]),
    .C(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4]),
    .D(\CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:148.39-149.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z_L6MUX21_Z_D1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_D  (
    .A(1'h0),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C [2]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B [0]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B [1]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_Z  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1]),
    .B(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.init_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.init_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0  (
    .A0(\mult1.mult1.A [8]),
    .A1(\mult1.mult1.A [9]),
    .B0(\mult1.mult1.result [8]),
    .B1(\mult1.mult1.result [9]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [8]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_1  (
    .A0(\mult1.mult1.A [6]),
    .A1(\mult1.mult1.A [7]),
    .B0(\mult1.mult1.result [6]),
    .B1(\mult1.mult1.result [7]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [6]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_2  (
    .A0(\mult1.mult1.A [4]),
    .A1(\mult1.mult1.A [5]),
    .B0(\mult1.mult1.result [4]),
    .B1(\mult1.mult1.result [5]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [4]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_3  (
    .A0(\mult1.mult1.A [2]),
    .A1(\mult1.mult1.A [3]),
    .B0(\mult1.mult1.result [2]),
    .B1(\mult1.mult1.result [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [2]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_4  (
    .A0(\mult1.mult1.A [14]),
    .A1(\mult1.mult1.A [15]),
    .B0(\mult1.mult1.result [14]),
    .B1(\mult1.mult1.result [15]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [14]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [16]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_5  (
    .A0(\mult1.mult1.A [12]),
    .A1(\mult1.mult1.A [13]),
    .B0(\mult1.mult1.result [12]),
    .B1(\mult1.mult1.result [13]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [12]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_6  (
    .A0(\mult1.mult1.A [10]),
    .A1(\mult1.mult1.A [11]),
    .B0(\mult1.mult1.result [10]),
    .B1(\mult1.mult1.result [11]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [10]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_7  (
    .A0(\mult1.mult1.A [0]),
    .A1(\mult1.mult1.A [1]),
    .B0(\mult1.mult1.result [0]),
    .B1(\mult1.mult1.result [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_COUT_CCU2C_COUT  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [28]),
    .B1(\mult1.mult1.result [29]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [28]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [30]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [28]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_COUT_CCU2C_COUT_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [26]),
    .B1(\mult1.mult1.result [27]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [26]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [28]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [26]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_COUT_CCU2C_COUT_2  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [24]),
    .B1(\mult1.mult1.result [25]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [24]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [26]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [24]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_COUT_CCU2C_COUT_3  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [22]),
    .B1(\mult1.mult1.result [23]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [22]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [24]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [22]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_COUT_CCU2C_COUT_4  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [20]),
    .B1(\mult1.mult1.result [21]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [20]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [22]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [20]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_COUT_CCU2C_COUT_5  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [18]),
    .B1(\mult1.mult1.result [19]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [18]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [20]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [18]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.A_CCU2C_A0_COUT_CCU2C_COUT_6  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [16]),
    .B1(\mult1.mult1.result [17]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [16]),
    .COUT(\mult1.mult1.A_CCU2C_A0_COUT [18]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [16]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.A_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.A [0]),
    .LSR(\mult1.mult1.A_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [5]),
    .C(\mult1.A [6]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [4]),
    .C(\mult1.A [5]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [3]),
    .C(\mult1.A [4]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [2]),
    .C(\mult1.A [3]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [1]),
    .C(\mult1.A [2]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [0]),
    .C(\mult1.A [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [14]),
    .C(\mult1.A [15]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [13]),
    .C(\mult1.A [14]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [12]),
    .C(\mult1.A [13]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [11]),
    .C(\mult1.A [12]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [10]),
    .C(\mult1.A [11]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [9]),
    .C(\mult1.A [10]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [8]),
    .C(\mult1.A [9]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [7]),
    .C(\mult1.A [8]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.A_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.A_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.A [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.A_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.A [6]),
    .C(\mult1.A [7]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1800)
  ) \mult1.mult1.A_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(\mult1.mult1.state [2]),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [1]),
    .D(resetn),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \mult1.mult1.A_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .D(resetn),
    .Z(\mult1.mult1.A_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.B_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.B [15]),
    .LSR(\mult1.mult1.A_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.B [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_10_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [6]),
    .C(\mult1.B [5]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_11_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [5]),
    .C(\mult1.B [4]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_12_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [4]),
    .C(\mult1.B [3]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_13_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [3]),
    .C(\mult1.B [2]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_14_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [2]),
    .C(\mult1.B [1]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_15_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [1]),
    .C(\mult1.B [0]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [15]),
    .C(\mult1.B [14]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [14]),
    .C(\mult1.B [13]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [13]),
    .C(\mult1.B [12]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [12]),
    .C(\mult1.B [11]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [11]),
    .C(\mult1.B [10]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [10]),
    .C(\mult1.B [9]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [9]),
    .C(\mult1.B [8]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [8]),
    .C(\mult1.B [7]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \mult1.mult1.B_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.A_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.B_TRELLIS_FF_Q_9_DI ),
    .LSR(1'h0),
    .Q(\mult1.mult1.B [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.B_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.B [7]),
    .C(\mult1.B [6]),
    .D(\mult1.init_LUT4_D_Z_LUT4_A_B [2]),
    .Z(\mult1.mult1.B_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [2]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [1]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [0]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [3]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \mult1.mult1.count_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_4_DI [0]),
    .LSR(\mult1.mult1.count_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.count [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0  (
    .A0(1'h1),
    .A1(1'h0),
    .B0(\mult1.mult1.count [0]),
    .B1(\mult1.mult1.count [1]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(1'h0),
    .COUT(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.count_TRELLIS_FF_Q_4_DI [0]),
    .S1(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.count [4]),
    .B1(1'h0),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT [4]),
    .COUT(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [2]),
    .S1(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_S1 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:83.13-83.22|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_1  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.count [2]),
    .B1(\mult1.mult1.count [3]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT [2]),
    .COUT(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [0]),
    .S1(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [2]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \mult1.mult1.count_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [1]),
    .D(resetn),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_CE [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \mult1.mult1.count_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.count_TRELLIS_FF_Q_CE [1]),
    .Z(\mult1.mult1.count_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \mult1.mult1.done_LUT4_B  (
    .A(1'h0),
    .B(\mult1.mult1.done ),
    .C(\mult1.mult1.result [0]),
    .D(\mult1.mult1.done_LUT4_B_D [0]),
    .Z(\mult1.d_out_TRELLIS_FF_Q_31_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \mult1.mult1.done_LUT4_B_D_LUT4_Z  (
    .A(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2]),
    .B(\CPU.mem_rdata_LUT4_Z_19_C [0]),
    .C(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [0]),
    .Z(\mult1.mult1.done_LUT4_B_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.done_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.done_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [4]),
    .LSR(\mult1.mult1.done_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.done )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0ff3)
  ) \mult1.mult1.done_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [0]),
    .C(\mult1.mult1.state [2]),
    .D(\mult1.mult1.state [1]),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.done_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.done_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.result [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_1  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_1_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.mult1.result [30])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_10  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_10_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_10_LSR ),
    .Q(\mult1.mult1.result [21])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_10_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [21]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_10_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_10_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_10_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_11  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_11_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_11_LSR ),
    .Q(\mult1.mult1.result [20])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_11_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [20]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_11_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_11_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_11_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_12  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_12_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_12_LSR ),
    .Q(\mult1.mult1.result [19])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_12_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [19]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_12_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_12_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_12_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_13  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_13_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_13_LSR ),
    .Q(\mult1.mult1.result [18])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_13_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [18]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_13_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_13_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_13_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_14  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_14_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_14_LSR ),
    .Q(\mult1.mult1.result [17])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_14_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [17]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_14_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_14_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_14_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_15  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_15_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_15_LSR ),
    .Q(\mult1.mult1.result [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_15_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [16]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_15_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_15_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_15_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_16  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_16_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_16_LSR ),
    .Q(\mult1.mult1.result [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_16_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [15]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_16_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_16_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_16_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_17  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_17_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_17_LSR ),
    .Q(\mult1.mult1.result [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_17_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [14]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_17_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_17_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_17_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_18  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_18_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_18_LSR ),
    .Q(\mult1.mult1.result [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_18_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [13]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_18_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_18_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_18_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_19  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_19_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_19_LSR ),
    .Q(\mult1.mult1.result [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_19_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [12]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_19_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_19_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_19_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [30]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_2  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_2_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.mult1.result [29])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_20  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_20_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_20_LSR ),
    .Q(\mult1.mult1.result [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_20_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [11]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_20_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_20_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_20_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_21  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_21_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_21_LSR ),
    .Q(\mult1.mult1.result [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_21_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [10]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_21_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_21_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_21_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_22  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_22_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_22_LSR ),
    .Q(\mult1.mult1.result [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_22_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [9]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_22_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_22_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_22_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_23  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_23_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_23_LSR ),
    .Q(\mult1.mult1.result [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_23_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [8]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_23_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_23_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_23_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_24  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_24_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_24_LSR ),
    .Q(\mult1.mult1.result [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_24_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [7]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_24_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_24_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_24_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_25  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_25_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_25_LSR ),
    .Q(\mult1.mult1.result [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_25_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [6]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_25_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_25_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_25_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_26  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_26_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_26_LSR ),
    .Q(\mult1.mult1.result [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_26_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [5]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_26_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_26_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_26_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_27  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_27_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_27_LSR ),
    .Q(\mult1.mult1.result [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_27_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [4]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_27_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_27_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_27_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_28  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_28_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_28_LSR ),
    .Q(\mult1.mult1.result [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_28_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [3]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_28_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_28_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_28_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_29  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_29_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_29_LSR ),
    .Q(\mult1.mult1.result [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_29_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [2]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_29_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_29_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_29_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [29]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_3  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_3_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_3_LSR ),
    .Q(\mult1.mult1.result [28])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_30  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_30_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_30_LSR ),
    .Q(\mult1.mult1.result [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_30_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [1]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_30_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_30_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_30_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_31  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_31_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_31_LSR ),
    .Q(\mult1.mult1.result [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_31_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [0]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_31_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_31_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_31_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [28]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_4  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_4_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_4_LSR ),
    .Q(\mult1.mult1.result [27])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [27]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_5  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_5_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_5_LSR ),
    .Q(\mult1.mult1.result [26])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [26]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_6  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_6_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_6_LSR ),
    .Q(\mult1.mult1.result [25])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [25]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_7  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_7_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_7_LSR ),
    .Q(\mult1.mult1.result [24])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [24]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_8  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_8_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_8_LSR ),
    .Q(\mult1.mult1.result [23])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [23]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:73.163-73.222" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.result_TRELLIS_FF_Q_9  (
    .CE(\mult1.mult1.result_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\mult1.mult1.result_TRELLIS_FF_Q_9_DI ),
    .LSR(\mult1.mult1.result_TRELLIS_FF_Q_9_LSR ),
    .Q(\mult1.mult1.result [22])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_9_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [22]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_9_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3c03)
  ) \mult1.mult1.result_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.mult1.state [2]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.state [0]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .C(\mult1.mult1.state [1]),
    .D(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [31]),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:76.15-76.25|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0  (
    .A0(1'h0),
    .A1(1'h0),
    .B0(\mult1.mult1.result [30]),
    .B1(\mult1.mult1.result [31]),
    .C0(1'h0),
    .C1(1'h0),
    .CIN(\mult1.mult1.A_CCU2C_A0_COUT [30]),
    .COUT(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [31]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [30]),
    .S1(\mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D [31])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.result_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.result_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.state_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_LUT4_A_Z [2]),
    .LSR(\mult1.mult1.state_TRELLIS_FF_Q_LSR ),
    .Q(\mult1.mult1.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_LUT4_A_Z [1]),
    .LSR(\mult1.mult1.state_TRELLIS_FF_Q_1_LSR ),
    .Q(\mult1.mult1.state [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.state_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.state_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:94.18-103.3|cores/mult/mult.v:32.1-91.4|cores/mult/perip_mult.v:70.6-78.3|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:63.157-63.208" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("ASYNC")
  ) \mult1.mult1.state_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\mult1.init_LUT4_D_Z_LUT4_A_Z [0]),
    .LSR(\mult1.mult1.state_TRELLIS_FF_Q_2_LSR ),
    .Q(\mult1.mult1.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.state_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.state_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \mult1.mult1.state_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\mult1.mult1.state_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [7]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_1  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [6]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_2  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [5]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_3  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [4]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_4  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [3]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_5  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_6  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_7  (
    .CE(\per_uart.d_in_uart_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(1'h0),
    .Q(\per_uart.d_in_uart [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.d_in_uart_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\per_uart.d_in_uart_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [10]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.d_out [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [11]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_1_LSR ),
    .Q(\per_uart.d_out [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [12]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_2_LSR ),
    .Q(\per_uart.d_out [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [13]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_3_LSR ),
    .Q(\per_uart.d_out [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [14]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_4_LSR ),
    .Q(\per_uart.d_out [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_4_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_4_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [15]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_5_LSR ),
    .Q(\per_uart.d_out [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_5_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_5_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [16]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_6_LSR ),
    .Q(\per_uart.d_out [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_6_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_6_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\per_uart.d_out_TRELLIS_FF_Q_7_DI [7]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_7_LSR ),
    .Q(\per_uart.d_out [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.d_out_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_error_LUT4_C_Z ),
    .BLUT(\per_uart.uart0.rx_error_LUT4_D_Z ),
    .C0(\per_uart.uart0.rx_data [7]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_7_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_7_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [8]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_8_LSR ),
    .Q(\per_uart.d_out [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_8_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_8_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:45.1-51.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.d_out_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_LUT4_D_Z [9]),
    .LSR(\per_uart.d_out_TRELLIS_FF_Q_9_LSR ),
    .Q(\per_uart.d_out [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_9_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_9_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h003f)
  ) \per_uart.d_out_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.d_out_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.ledout_TRELLIS_FF_Q  (
    .CE(\per_uart.ledout_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [2]),
    .LSR(1'h0),
    .Q(\per_uart.ledout )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.ledout_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [4]),
    .Z(\per_uart.ledout_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [15]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [14]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_10  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [5]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_11  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [4]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_12  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [3]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:69.162-69.213" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_13  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [2]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_14  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [1]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_15  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [0]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [13]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [12]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [11]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [10]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [9]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [8]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [7]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:34.1-44.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_9  (
    .CLK(clk),
    .DI(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [6]),
    .LSR(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z ),
    .Q(\per_uart.uart0.enable16_counter [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0  (
    .A0(\per_uart.uart0.enable16_counter [8]),
    .A1(\per_uart.uart0.enable16_counter [9]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [8]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_1  (
    .A0(\per_uart.uart0.enable16_counter [6]),
    .A1(\per_uart.uart0.enable16_counter [7]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [8]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [6]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_2  (
    .A0(\per_uart.uart0.enable16_counter [4]),
    .A1(\per_uart.uart0.enable16_counter [5]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [6]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [4]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_3  (
    .A0(\per_uart.uart0.enable16_counter [2]),
    .A1(\per_uart.uart0.enable16_counter [3]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [2]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_4  (
    .A0(\per_uart.uart0.enable16_counter [14]),
    .A1(\per_uart.uart0.enable16_counter [15]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [15]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [14]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_5  (
    .A0(\per_uart.uart0.enable16_counter [12]),
    .A1(\per_uart.uart0.enable16_counter [13]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [14]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [12]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_6  (
    .A0(\per_uart.uart0.enable16_counter [10]),
    .A1(\per_uart.uart0.enable16_counter [11]),
    .B0(1'h0),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [10]),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [12]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [10]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:39.23-39.43|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v:74.7-80.4" */
  CCU2C #(
    .INIT0(16'h96aa),
    .INIT1(16'h96aa),
    .INJECT1_0("NO"),
    .INJECT1_1("NO")
  ) \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_7  (
    .A0(\per_uart.uart0.enable16_counter [0]),
    .A1(\per_uart.uart0.enable16_counter [1]),
    .B0(1'h1),
    .B1(1'h0),
    .C0(1'h1),
    .C1(1'h1),
    .CIN(1'h1),
    .COUT(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [2]),
    .D0(1'h1),
    .D1(1'h1),
    .S0(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [0]),
    .S1(\per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0f44)
  ) \per_uart.uart0.rx_ack_LUT4_A  (
    .A(\per_uart.uart0.rx_ack ),
    .B(\per_uart.uart0.rx_error ),
    .C(\per_uart.uart0.uart_rxd2 ),
    .D(\per_uart.uart0.rx_ack_LUT4_C_A [3]),
    .Z(\per_uart.uart0.rx_error_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h8f88)
  ) \per_uart.uart0.rx_ack_LUT4_C  (
    .A(\per_uart.uart0.rx_ack_LUT4_C_A [3]),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_ack ),
    .D(\per_uart.uart0.rx_avail ),
    .Z(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack_LUT4_C_A [3]),
    .C(resetn),
    .D(\per_uart.uart0.uart_rxd2 ),
    .Z(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z  (
    .A(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .B(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [0]),
    .C(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [4]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_ack_LUT4_C_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_bitcount [3]),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_D [0]),
    .Z(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_1  (
    .A(\per_uart.uart0.rx_count16 [0]),
    .B(\per_uart.uart0.rx_count16 [1]),
    .C(\per_uart.uart0.rx_count16 [2]),
    .D(\per_uart.uart0.rx_count16 [3]),
    .Z(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_2  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_D [0]),
    .C(\per_uart.uart0.rx_bitcount [3]),
    .D(\per_uart.uart0.rx_bitcount [0]),
    .Z(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_D_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_bitcount [1]),
    .D(\per_uart.uart0.rx_bitcount [2]),
    .Z(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_D [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_ack_TRELLIS_FF_Q  (
    .CE(\per_uart.ledout_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_ack )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.rx_avail_LUT4_D  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.uart0.rx_avail ),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.uart0.tx_busy ),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [9])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\per_uart.uart0.rx_data [6]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [16])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_2  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\per_uart.uart0.rx_data [5]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [15])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\per_uart.uart0.rx_data [4]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [14])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_4  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\per_uart.uart0.rx_data [3]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [13])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_5  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\per_uart.uart0.rx_data [2]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [12])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_6  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\per_uart.uart0.rx_data [1]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [11])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf000)
  ) \per_uart.uart0.rx_avail_LUT4_D_Z_LUT4_Z_7  (
    .A(1'h0),
    .B(1'h0),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .D(\per_uart.uart0.rx_data [0]),
    .Z(\per_uart.uart0.rx_avail_LUT4_D_Z [10])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_avail_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_avail )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_avail_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7800)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [0]),
    .B(\per_uart.uart0.rx_bitcount [1]),
    .C(\per_uart.uart0.rx_bitcount [2]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3c00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_bitcount [0]),
    .C(\per_uart.uart0.rx_bitcount [1]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI ),
    .LSR(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR ),
    .Q(\per_uart.uart0.rx_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_bitcount [0]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hcf00)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [4]),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_bitcount [0]),
    .B(\per_uart.uart0.rx_bitcount [1]),
    .C(\per_uart.uart0.rx_bitcount [2]),
    .D(\per_uart.uart0.rx_bitcount [3]),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_bitcount_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:88.171-88.230" */
  TRELLIS_FF #(
    .CEMUX("INV"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_busy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [4]),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h3533)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [0]),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [2]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hff0f)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2 ),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_busy_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_count16 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR ),
    .Q(\per_uart.uart0.rx_count16 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h78ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [0]),
    .B(\per_uart.uart0.rx_count16 [1]),
    .C(\per_uart.uart0.rx_count16 [2]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR ),
    .Q(\per_uart.uart0.rx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h3cff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_count16 [0]),
    .C(\per_uart.uart0.rx_count16 [1]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI ),
    .LSR(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR ),
    .Q(\per_uart.uart0.rx_count16 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.rx_count16 [0]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h7f80)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.rx_count16 [0]),
    .B(\per_uart.uart0.rx_count16 [1]),
    .C(\per_uart.uart0.rx_count16 [2]),
    .D(\per_uart.uart0.rx_count16 [3]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [7]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [6]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [5]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [4]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_4  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [3]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_5  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [2]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_6  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rx_data_TRELLIS_FF_Q_7  (
    .CE(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_B_Z ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [0]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rx_data [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff80)
  ) \per_uart.uart0.rx_error_LUT4_C  (
    .A(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .C(\per_uart.uart0.rx_error ),
    .D(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [3]),
    .Z(\per_uart.uart0.rx_error_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.rx_error_LUT4_D  (
    .A(1'h0),
    .B(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [0]),
    .C(\mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1]),
    .D(\per_uart.uart0.rx_error ),
    .Z(\per_uart.uart0.rx_error_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.rx_error_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.rx_error_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.rx_error )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.rx_error_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd2 ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [7]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [6]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [5]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_4  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [4]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_5  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [3]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_6  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [2]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:66.1-113.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_7  (
    .CE(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.rxd_reg [1]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.rxd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .B(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z_B [1]),
    .C(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [4]),
    .D(\per_uart.uart0.rx_busy ),
    .Z(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z_B_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [2]),
    .C(\per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [0]),
    .D(resetn),
    .Z(\per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_A [0]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h3fc0)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [0]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [2]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .D(\per_uart.uart0.tx_bitcount [2]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hbac0)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [0]),
    .B(\per_uart.uart0.tx_bitcount [0]),
    .C(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [2]),
    .D(\per_uart.uart0.tx_bitcount [1]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_bitcount [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [2]),
    .C(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [0]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'hbac0)
  ) \per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [0]),
    .B(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [1]),
    .C(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [2]),
    .D(\per_uart.uart0.tx_bitcount [3]),
    .Z(\per_uart.uart0.tx_bitcount_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \per_uart.uart0.tx_busy_LUT4_D  (
    .A(\per_uart.uart0.tx_count16 [0]),
    .B(\per_uart.uart0.tx_count16 [1]),
    .C(\per_uart.uart0.tx_count16 [3]),
    .D(\per_uart.uart0.tx_busy ),
    .Z(\per_uart.uart0.tx_busy_LUT4_D_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:68.164-68.215" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_busy_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.tx_busy )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.tx_count16 [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR ),
    .Q(\per_uart.uart0.tx_count16 [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0708)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [0]),
    .B(\per_uart.uart0.tx_count16 [1]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .D(\per_uart.uart0.tx_count16 [2]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_1_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR ),
    .Q(\per_uart.uart0.tx_count16 [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0330)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .C(\per_uart.uart0.tx_count16 [0]),
    .D(\per_uart.uart0.tx_count16 [1]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_2_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3  (
    .CE(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI ),
    .LSR(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR ),
    .Q(\per_uart.uart0.tx_count16 [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .D(\per_uart.uart0.tx_count16 [0]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_3_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'hf0ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_count16 [3]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'h007f)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [0]),
    .B(\per_uart.uart0.tx_count16 [1]),
    .C(\per_uart.uart0.tx_count16 [2]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h0080)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_count16 [0]),
    .B(\per_uart.uart0.tx_count16 [1]),
    .C(\per_uart.uart0.tx_count16 [2]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.tx_count16_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7770)
  ) \per_uart.uart0.tx_wr_LUT4_D  (
    .A(\per_uart.uart0.tx_wr_LUT4_D_A [0]),
    .B(\per_uart.uart0.tx_wr_LUT4_D_B [1]),
    .C(\per_uart.uart0.tx_busy ),
    .D(\per_uart.uart0.tx_wr ),
    .Z(\per_uart.uart0.tx_busy_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.tx_wr_LUT4_D_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_busy ),
    .D(\per_uart.uart0.tx_wr ),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z  (
    .ALUT(\per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_bitcount [3]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'ha88a)
  ) \per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_wr_LUT4_D_A [0]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [0]),
    .D(\per_uart.uart0.tx_bitcount [1]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'haaa8)
  ) \per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_wr_LUT4_D_A [0]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [0]),
    .D(\per_uart.uart0.tx_bitcount [1]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_1_Z_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h0300)
  ) \per_uart.uart0.tx_wr_LUT4_D_A_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .C(\per_uart.uart0.tx_count16 [2]),
    .D(\per_uart.uart0.tx_busy_LUT4_D_Z [2]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr_LUT4_D_B [1]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_A [0]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'hc000)
  ) \per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.uart0.tx_bitcount [0]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [2]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z_LUT4_Z_1  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.tx_wr_LUT4_D_A [0]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \per_uart.uart0.tx_wr_LUT4_D_B_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [0]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [1]),
    .D(\per_uart.uart0.tx_bitcount [3]),
    .Z(\per_uart.uart0.tx_wr_LUT4_D_B [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/perip_uart.v:38.1-42.4|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.tx_wr_TRELLIS_FF_Q  (
    .CE(\per_uart.ledout_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\CPU.rs2 [0]),
    .LSR(1'h0),
    .Q(\per_uart.uart0.tx_wr )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [7]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [6]),
    .C(\per_uart.uart0.txd_reg [6]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_1_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [6]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [5]),
    .C(\per_uart.uart0.txd_reg [5]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_2_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [5]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [4]),
    .C(\per_uart.uart0.txd_reg [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_3_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [3]),
    .C(\per_uart.uart0.txd_reg [3]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [2]),
    .C(\per_uart.uart0.txd_reg [2]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_5_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [2]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [1]),
    .C(\per_uart.uart0.txd_reg [1]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_6_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:56.101-56.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7  (
    .CE(resetn),
    .CLK(clk),
    .DI(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.txd_reg [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hff00)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\per_uart.uart0.txd_reg [1]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(\per_uart.d_in_uart [0]),
    .C(\per_uart.uart0.txd_reg [0]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_7_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0a0c)
  ) \per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(\per_uart.d_in_uart [7]),
    .B(\per_uart.uart0.txd_reg [7]),
    .C(\per_uart.uart0.tx_wr_LUT4_D_1_Z [4]),
    .D(\per_uart.uart0.tx_wr_LUT4_D_1_Z [3]),
    .Z(\per_uart.uart0.txd_reg_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.uart_rxd1_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(RXD),
    .LSR(1'h0),
    .Q(\per_uart.uart0.uart_rxd1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:125.33-126.56" */
  LUT4 #(
    .INIT(16'h00f3)
  ) \per_uart.uart0.uart_rxd2_LUT4_B  (
    .A(1'h0),
    .B(\per_uart.uart0.uart_rxd2 ),
    .C(\per_uart.uart0.rx_busy ),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .Z(\per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h0fff)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C  (
    .A(1'h0),
    .B(1'h0),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D [3]),
    .D(resetn),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_C_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h7fff)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z  (
    .A(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [0]),
    .B(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [1]),
    .C(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [2]),
    .D(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z  (
    .A(\per_uart.uart0.enable16_counter [8]),
    .B(\per_uart.uart0.enable16_counter [9]),
    .C(\per_uart.uart0.enable16_counter [10]),
    .D(\per_uart.uart0.enable16_counter [11]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z_1  (
    .A(\per_uart.uart0.enable16_counter [12]),
    .B(\per_uart.uart0.enable16_counter [13]),
    .C(\per_uart.uart0.enable16_counter [14]),
    .D(\per_uart.uart0.enable16_counter [15]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z_2  (
    .A(\per_uart.uart0.enable16_counter [0]),
    .B(\per_uart.uart0.enable16_counter [1]),
    .C(\per_uart.uart0.enable16_counter [2]),
    .D(\per_uart.uart0.enable16_counter [3]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:129.32-130.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) \per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A_LUT4_Z_3  (
    .A(\per_uart.uart0.enable16_counter [4]),
    .B(\per_uart.uart0.enable16_counter [5]),
    .C(\per_uart.uart0.enable16_counter [6]),
    .D(\per_uart.uart0.enable16_counter [7]),
    .Z(\per_uart.uart0.uart_rxd2_LUT4_B_D_LUT4_Z_A [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:52.1-56.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \per_uart.uart0.uart_rxd2_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\per_uart.uart0.uart_rxd1 ),
    .LSR(1'h0),
    .Q(\per_uart.uart0.uart_rxd2 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:80.6-92.5|cores/uart/uart.v:122.1-157.4|cores/uart/perip_uart.v:56.2-68.2|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:84.168-84.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q  (
    .CE(\per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [2]),
    .CLK(clk),
    .DI(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI ),
    .LSR(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR ),
    .Q(\per_uart.uart0.uart_txd )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:139.19-139.63" */
  PFUMX \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z  (
    .ALUT(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT ),
    .BLUT(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT ),
    .C0(\per_uart.uart0.txd_reg [0]),
    .Z(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:137.39-138.56" */
  LUT4 #(
    .INIT(16'hfffe)
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [1]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [3]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:135.39-136.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\per_uart.uart0.tx_bitcount [1]),
    .B(\per_uart.uart0.tx_bitcount [2]),
    .C(\per_uart.uart0.tx_bitcount [3]),
    .D(\per_uart.uart0.tx_bitcount [0]),
    .Z(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:115.33-116.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(resetn),
    .Z(\per_uart.uart0.uart_txd_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:120.33-121.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) spi_clk_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(\mapped_spi_flash.CS_N ),
    .D(clk),
    .Z(spi_clk)
  );
  /* module_not_derived = 32'd1 */
  /* src = "SOC_flash.v:53.19-64.5|cores/spi_flash/MappedSPIFlash.v:35.4-56.7|/home/leodtr/Programs/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v:83.170-83.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) spi_mosi_TRELLIS_FF_Q (
    .CE(\mapped_spi_flash.sending ),
    .CLK(clk),
    .DI(\mapped_spi_flash.cmd_addr [30]),
    .LSR(\mapped_spi_flash.rstrb ),
    .Q(spi_mosi)
  );
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.cycles [4], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplusImm [4], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign \mult1.init_LUT4_D_Z [1] = \mult1.init_LUT4_D_Z_LUT4_A_B [2];
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C [1] = \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5];
  assign { \CPU.writeBackData_PFUMX_Z_8_C0 [3], \CPU.writeBackData_PFUMX_Z_8_C0 [1] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign { \CPU.mem_rdata_LUT4_Z_17_D [3], \CPU.mem_rdata_LUT4_Z_17_D [1:0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5], \CPU.mem_rdata_LUT4_Z_19_C [0], \mult1.d_out [4] };
  assign \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C [1:0] = { \CPU.aluReg [18], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \mult1.init_LUT4_D_Z_LUT4_Z_B_LUT4_Z_2_D [2:0] = \mult1.mult1.B [15:13];
  assign \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [3:0] = { \CPU.cycles [18], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplus4 [18], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_PFUMX_Z_7_C0 [3], \CPU.writeBackData_PFUMX_Z_7_C0 [1] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z_PFUMX_Z_1_BLUT_LUT4_Z_B [4:2] = { \CPU.loadstore_addr [1], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [5], \CPU.instr [13] };
  assign \CPU.LTU_LUT4_C_Z_LUT4_B_Z [3] = \CPU.isJAL ;
  assign \CPU.LTU_LUT4_B_Z_PFUMX_ALUT_Z [2:0] = { \CPU.LTU_LUT4_D_B [1], \CPU.rs1 [0], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [0] };
  assign \CPU.LTU_LUT4_C_Z [2:1] = { \CPU.instr [14], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign { \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [4:2], \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z [0] } = { \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6] };
  assign \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C [1:0] = { \CPU.aluReg [2], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_1_C_LUT4_Z_D [2:0] = { \CPU.LTU_LUT4_D_B [1], \CPU.rs1 [2], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [2] };
  assign \CPU.writeBackData_LUT4_Z_6_A [1] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [3], \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z [1] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_6_A_LUT4_Z_D [1:0] = { \CPU.PCplus4 [2], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_A [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.cycles [7], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplusImm [7], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign \CPU.aluIn2_LUT4_Z_23_D [4:1] = { \CPU.aluReg [14], \CPU.isJAL_LUT4_D_1_Z [0], \CPU.rs1 [14], \CPU.LTU_LUT4_D_B [1] };
  assign { \CPU.mem_rdata_LUT4_Z_3_D [4], \CPU.mem_rdata_LUT4_Z_3_D [2:0] } = { \CPU.instr [13], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [14], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.registerFile.7.0.1_DO [2] = \CPU.mem_rdata [19];
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C [1:0] = { \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [1], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [2] };
  assign { \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B [3:2], \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D_LUT4_Z_B [0] } = { \CPU.state [3:2], \CPU.instr [10] };
  assign \CPU.registerFile.0.1.0_WRE_LUT4_Z_C_LUT4_Z_D [2:0] = { \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [0], \CPU.instr [5], \CPU.instr [2] };
  assign \CPU.isJAL_LUT4_C_Z [3:0] = { \CPU.cycles [1], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplusImm [1], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_Z_D [3:0] = { \CPU.PC [1:0], \CPU.loadstore_addr [0], \CPU.loadstore_addr [1] };
  assign { \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [6:5], \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_1_B [1:0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6:5], \CPU.mem_rdata [6], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5] };
  assign \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.cycles [11], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplus4 [11], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z_LUT4_Z_D [1:0] = { \CPU.aluReg [1], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign { \CPU.writeBackData_LUT4_Z_1_B [2], \CPU.writeBackData_LUT4_Z_1_B [0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_PFUMX_Z_C0 [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign { \CPU.writeBackData_LUT4_Z_B [2], \CPU.writeBackData_LUT4_Z_B [0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.registerFile.3.0.1_DO [2] = \CPU.mem_rdata [19];
  assign { \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [3], \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [1] } = { \per_uart.uart0.rx_busy , \per_uart.uart0.uart_rxd2  };
  assign \CPU.LTU_LUT4_D_B [2] = \CPU.rs1 [12];
  assign \CPU.registerFile.7.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_PFUMX_Z_C0_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.registerFile.3.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.LTU_LUT4_B_1_D [3:0] = { \CPU.LTU_LUT4_C_B [0], \CPU.rs1 [31], \CPU.aluReg [31], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [15], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.registerFile.7.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1], \CPU.PCplus4 [15], \CPU.PCplusImm [15], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign { \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [5], \CPU.writeBackData_PFUMX_Z_7_C0_PFUMX_Z_C0_PFUMX_Z_C0_L6MUX21_Z_D0_PFUMX_Z_C0 [3:0] } = { \CPU.instr [5], \CPU.instr [2], \CPU.instr [6], \CPU.cycles [15], \CPU.instr [15] };
  assign \CPU.registerFile.3.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [3], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.registerFile.7.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.3.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.7.0.0_DO [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.3.0.0_DO [2] = \CPU.mem_rdata [24];
  assign \CPU.LTU_LUT4_C_B [3:1] = { \CPU.LTU_LUT4_D_Z [0], \CPU.rs1 [31], \CPU.LTU_LUT4_D_B [1] };
  assign \CPU.registerFile.7.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.3.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.7.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign { \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B [4:2], \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B [0] } = { \CPU.instr [12], \CPU.mem_rdata [9], \CPU.instr [13], \CPU.loadstore_addr [1] };
  assign \CPU.registerFile.3.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.7.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.3.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.6.0.1_DO [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.2.0.1_DO [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.6.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign \mapped_spi_flash.rcv_bitcount_LUT4_A_Z [1:0] = \mapped_spi_flash.rcv_bitcount [1:0];
  assign \CPU.registerFile.2.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_PFUMX_Z_5_C0 [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign { \per_uart.uart0.tx_wr_LUT4_D_B [3:2], \per_uart.uart0.tx_wr_LUT4_D_B [0] } = { \per_uart.uart0.tx_wr , \per_uart.uart0.tx_busy , \per_uart.uart0.tx_wr_LUT4_D_A [0] };
  assign \CPU.registerFile.6.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.2.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_16_DI_LUT4_Z_B [3:0] = { \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2] };
  assign \CPU.registerFile.6.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_PFUMX_Z_3_C0 [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.registerFile.2.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_PFUMX_Z_5_C0_LUT4_Z_A_PFUMX_Z_C0 [1:0] = { \CPU.cycles [17], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3] };
  assign \CPU.registerFile.6.0.0_DO [2] = \CPU.mem_rdata [24];
  assign { \CPU.mem_rdata_LUT4_Z_19_C [4], \CPU.mem_rdata_LUT4_Z_19_C [1] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5], \mult1.d_out [3] };
  assign \CPU.registerFile.2.0.0_DO [2] = \CPU.mem_rdata [24];
  assign \per_uart.uart0.tx_wr_LUT4_D_B_LUT4_C_Z [3] = \per_uart.uart0.tx_bitcount [3];
  assign \CPU.registerFile.6.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign \CPU.aluIn2_LUT4_Z_7_D [2:1] = { \CPU.rs1 [17], \CPU.LTU_LUT4_D_B [1] };
  assign \CPU.writeBackData_PFUMX_Z_11_C0 [3] = \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6];
  assign \CPU.registerFile.2.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign { \CPU.mem_rdata_LUT4_Z_21_C [4:3], \CPU.mem_rdata_LUT4_Z_21_C [1:0] } = { \CPU.instr [13], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [17], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.registerFile.6.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0 [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.registerFile.2.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign \mapped_spi_flash.rstrb_LUT4_Z_C [1] = \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6];
  assign \CPU.registerFile.6.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign \mult1.init_LUT4_D_Z_LUT4_A_1_D [2:0] = { \mult1.init_LUT4_D_Z [3], \mult1.init_LUT4_D_Z_LUT4_A_B [2], \mult1.init_LUT4_D_Z [0] };
  assign \CPU.registerFile.2.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign \CPU.writeBackData_PFUMX_Z_3_C0_LUT4_Z_B [1] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_PFUMX_Z_8_C0_PFUMX_Z_C0_LUT4_Z_1_D [1:0] = { \CPU.cycles [13], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3] };
  assign \CPU.registerFile.5.0.1_DO [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.1.0.1_DO [2] = \CPU.mem_rdata [19];
  assign { \CPU.aluIn2_LUT4_Z_30_D [6:4], \CPU.aluIn2_LUT4_Z_30_D [2:1] } = { \CPU.instr [14], \CPU.instr [12], \CPU.rs1 [28], \CPU.instr [13], \CPU.aluReg [28] };
  assign \CPU.aluIn2_LUT4_Z_9_D [2:1] = { \CPU.rs1 [13], \CPU.LTU_LUT4_D_B [1] };
  assign \CPU.registerFile.5.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign { \CPU.mem_rdata_LUT4_Z_4_D [4], \CPU.mem_rdata_LUT4_Z_4_D [2:0] } = { \CPU.instr [13], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [29], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.registerFile.1.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign { \CPU.mem_rdata_LUT4_Z_11_D [4], \CPU.mem_rdata_LUT4_Z_11_D [2:0] } = { \CPU.isJAL_LUT4_D_1_Z [0], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [25], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.aluIn2_LUT4_Z_4_D [2:1] = { \CPU.rs1 [23], \CPU.LTU_LUT4_D_B [1] };
  assign { \per_uart.uart0.uart_rxd2_LUT4_B_D [4], \per_uart.uart0.uart_rxd2_LUT4_B_D [2:0] } = \per_uart.uart0.tx_count16 ;
  assign \CPU.mem_rdata_LUT4_Z_3_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [3:0] = { \CPU.cycles [14], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplus4 [14], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.registerFile.5.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.1.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_L6MUX21_Z_6_SD_PFUMX_Z_C0 [3:0] = { \CPU.instr [20], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2], \CPU.PCplus4 [20], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C [1:0] = { \CPU.aluReg [6], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.registerFile.5.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_1_C_LUT4_Z_D [2:0] = { \CPU.LTU_LUT4_D_B [1], \CPU.rs1 [6], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [6] };
  assign \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0_LUT4_Z_1_D [1:0] = { \CPU.aluReg [30], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.registerFile.1.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_LUT4_Z_4_A [1] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0_LUT4_Z_1_D [1:0] = { \CPU.aluReg [29], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [5:0] = { \mult1.d_out [2], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3], \per_uart.d_out [2], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [1], \mapped_spi_flash.rcv_data [26], \CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [4] };
  assign \CPU.registerFile.5.0.0_DO [2] = \CPU.mem_rdata [24];
  assign \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_Z_B [2] = \CPU.isJAL ;
  assign \CPU.registerFile.1.0.0_DO [2] = \CPU.mem_rdata [24];
  assign { \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [4], \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [1:0] } = { \CPU.loadstore_addr [0], \CPU.mem_rdata [7], \CPU.loadstore_addr [1] };
  assign \CPU.aluIn2_LUT4_Z_6_D [2:1] = { \CPU.rs1 [19], \CPU.LTU_LUT4_D_B [1] };
  assign \CPU.registerFile.5.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.1.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign \per_uart.uart0.tx_wr_LUT4_D_A [4:1] = { \per_uart.uart0.tx_bitcount [3], \per_uart.uart0.tx_bitcount [1:0], \per_uart.uart0.tx_bitcount [2] };
  assign \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D [1:0] = { \CPU.rs2 [19], \CPU.instr [31] };
  assign \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C [1:0] = { \CPU.aluReg [5], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.registerFile.5.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign { \CPU.mem_rdata_LUT4_Z_14_D [4], \CPU.mem_rdata_LUT4_Z_14_D [2:0] } = { \CPU.isJAL_LUT4_D_1_Z [0], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [22], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.mem_rdata_PFUMX_Z_ALUT_LUT4_Z_B [3:0] = { \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [4], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [5], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [0], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A [2] };
  assign \CPU.registerFile.1.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.cycles [9], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplusImm [9], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign \CPU.writeBackData_PFUMX_Z_2_C0_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.registerFile.5.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign { \CPU.isJAL_LUT4_D_1_Z [4:3], \CPU.isJAL_LUT4_D_1_Z [1] } = { \CPU.state [2], \CPU.state [3], \CPU.instr [4] };
  assign \CPU.registerFile.1.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.4.0.1_DO [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.0.0.1_DO [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.4.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.0.0.1_DO_1 [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.4.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_1_C_LUT4_Z_D [2:0] = { \CPU.LTU_LUT4_D_B [1], \CPU.rs1 [5], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [5] };
  assign \CPU.registerFile.0.0.1_DO_2 [2] = \CPU.mem_rdata [19];
  assign { \CPU.writeBackData_PFUMX_Z_2_C0 [3:2], \CPU.writeBackData_PFUMX_Z_2_C0 [0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0] };
  assign \CPU.registerFile.4.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \mapped_spi_flash.CS_N_LUT4_A_D [2:0] = { \CPU.state [3], \CPU.aluShamt_PFUMX_C0_Z [4], \mapped_spi_flash.CS_N  };
  assign \CPU.registerFile.0.0.1_DO_3 [2] = \CPU.mem_rdata [19];
  assign \CPU.registerFile.4.0.0_DO [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.0.0.0_DO [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.4.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.0.0.0_DO_1 [2] = \CPU.mem_rdata [24];
  assign \per_uart.uart0.tx_wr_LUT4_D_1_Z [2:0] = { \per_uart.uart0.txd_reg [1:0], \per_uart.d_in_uart [0] };
  assign \CPU.writeBackData_LUT4_Z_5_A_LUT4_Z_D [1:0] = { \CPU.PCplus4 [5], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.registerFile.4.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign \per_uart.uart0.rx_ack_LUT4_C_A [2:0] = { \per_uart.uart0.uart_rxd2 , \per_uart.uart0.rx_error , \per_uart.uart0.rx_ack  };
  assign \CPU.registerFile.0.0.0_DO_2 [2] = \CPU.mem_rdata [24];
  assign \CPU.registerFile.0.1.0_WRE_LUT4_Z_C [0] = \CPU.instr [11];
  assign \CPU.registerFile.4.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [3] = \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6];
  assign \CPU.registerFile.0.0.0_DO_3 [2] = \CPU.mem_rdata [24];
  assign \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [9], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B_LUT4_Z_D [2:1] = { \per_uart.uart0.rx_bitcount [0], \per_uart.uart0.rx_bitcount [3] };
  assign { \CPU.mem_rdata_LUT4_Z_5_C [4], \CPU.mem_rdata_LUT4_Z_5_C [1:0] } = { \CPU.instr [13], \mult1.d_out [13], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.cycles [10], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplusImm [10], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [10], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \per_uart.uart0.rx_count16_TRELLIS_FF_Q_CE [1:0] = { \per_uart.uart0.rx_busy , \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [4] };
  assign \CPU.writeBackData_PFUMX_Z_4_C0 [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign { \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [6:5], \CPU.writeBackData_PFUMX_Z_8_C0_LUT4_Z_B [1:0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6:5], \CPU.mem_rdata [5], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5] };
  assign { \mapped_spi_flash.sending_LUT4_Z_D [3], \mapped_spi_flash.sending_LUT4_Z_D [0] } = { \mapped_spi_flash.snd_bitcount [0], \mapped_spi_flash.rstrb  };
  assign \CPU.writeBackData_PFUMX_Z_4_C0_LUT4_Z_B [1] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [4], \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C_LUT4_C_Z [2] } = { \per_uart.uart0.rx_data [7], \per_uart.uart0.rx_error  };
  assign \CPU.writeBackData_LUT4_Z_5_A [1] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z_B [3:2], \per_uart.uart0.rxd_reg_TRELLIS_FF_Q_CE_LUT4_Z_B [0] } = { \per_uart.uart0.rx_busy , \per_uart.uart0.rx_ack_LUT4_C_A_LUT4_Z_B [4], \per_uart.uart0.uart_rxd2_LUT4_B_D [3] };
  assign { \CPU.aluIn2_LUT4_Z_2_D [6:4], \CPU.aluIn2_LUT4_Z_2_D [2:1] } = { \CPU.instr [14], \CPU.instr [12], \CPU.rs1 [27], \CPU.instr [13], \CPU.aluReg [27] };
  assign \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [11], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \mult1.mult1.done_LUT4_B_D [1] = \mult1.mult1.result [13];
  assign \CPU.aluShamt_PFUMX_C0_Z [3:0] = { \CPU.LTU_LUT4_D_Z [1], \CPU.rs1 [1], \CPU.aluReg [2], \CPU.aluReg [0] };
  assign \CPU.writeBackData_LUT4_Z_B_LUT4_Z_B [1] = \CPU.isJAL_LUT4_D_1_Z [0];
  assign \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D [0] = \mult1.init_TRELLIS_FF_Q_CE_LUT4_Z_D_LUT4_D_C [2];
  assign { \CPU.writeBackData_LUT4_Z_2_B [2], \CPU.writeBackData_LUT4_Z_2_B [0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [3], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z [1] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_LUT4_Z_B [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_1_C_LUT4_C_Z_PFUMX_Z_C0 [3:0] = { \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1], \CPU.PCplus4 [12], \CPU.PCplusImm [12], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.cycles [8], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplus4 [8], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \per_uart.uart0.tx_busy_LUT4_D_Z [1:0] = { \per_uart.uart0.tx_count16 [2], \per_uart.uart0.uart_rxd2_LUT4_B_D [3] };
  assign \CPU.aluIn2_LUT4_Z_24_D [2:1] = { \CPU.rs1 [16], \CPU.LTU_LUT4_D_B [1] };
  assign \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [3], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [1:0] } = { \CPU.instr [16], \CPU.PCplus4 [16], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [3:2] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_1_B_PFUMX_Z_1_ALUT_LUT4_Z_B_LUT4_C_Z [2] = \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6];
  assign \CPU.LTU_LUT4_C_Z_LUT4_B_Z_LUT4_A_Z [2:0] = { \CPU.aluPlus [2], \CPU.PCplusImm [2], \CPU.PCplus4 [2] };
  assign { \CPU.mem_rdata_LUT4_Z_2_D [4], \CPU.mem_rdata_LUT4_Z_2_D [2:0] } = { \CPU.instr [13], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [30], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.writeBackData_LUT4_Z_8_A [1] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [4], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [2] } = { \CPU.PC [0], \CPU.cycles [0] };
  assign \CPU.writeBackData_PFUMX_Z_1_C0_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.aluReg_TRELLIS_FF_Q_DI_LUT4_Z_B [2:1] = { \CPU.aluShamt_PFUMX_C0_Z [4], \CPU.rs1 [31] };
  assign \CPU.writeBackData_PFUMX_Z_1_C0 [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_2_B_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [8], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.writeBackData_LUT4_Z_3_A [2] = \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6];
  assign \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [1:0] = { \CPU.mem_rdata [8], \CPU.loadstore_addr [1] };
  assign \mult1.init_LUT4_D_Z_LUT4_A_B [1:0] = { \mult1.B [7], \mult1.mult1.B [8] };
  assign \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D [2:0] = { \CPU.instr [5], \CPU.PCplusImm [23], \CPU.instr [23] };
  assign { \CPU.LTU_LUT4_D_C [3:2], \CPU.LTU_LUT4_D_C [0] } = { \CPU.rs1 [21], \CPU.aluIn2_LUT4_Z_5_D [0], \CPU.LTU_LUT4_B_1_D [4] };
  assign \CPU.writeBackData_LUT4_Z_B_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \CPU.LTU_LUT4_C_B_LUT4_Z_D [3], \CPU.LTU_LUT4_C_B_LUT4_Z_D [1:0] } = { \CPU.LTU_LUT4_D_Z [0], \CPU.aluPlus [21], \CPU.aluMinus [21] };
  assign \CPU.aluIn2_LUT4_Z_5_D [2:1] = { \CPU.rs1 [21], \CPU.LTU_LUT4_D_B [1] };
  assign \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_B [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0_LUT4_Z_1_D [1:0] = { \CPU.aluReg [26], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \CPU.mem_rdata_LUT4_Z_10_D [4], \CPU.mem_rdata_LUT4_Z_10_D [2:0] } = { \CPU.instr [13], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [26], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.mem_rdata_LUT4_Z_10_D_LUT4_D_Z_PFUMX_ALUT_Z [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign { \CPU.aluIn2_LUT4_Z_28_D [6:4], \CPU.aluIn2_LUT4_Z_28_D [2:1] } = { \CPU.instr [14], \CPU.instr [12], \CPU.rs1 [24], \CPU.instr [13], \CPU.aluReg [24] };
  assign \CPU.writeBackData_L6MUX21_Z_2_SD_LUT4_Z_1_A [3:1] = { \CPU.instr [24], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2], \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3] };
  assign \CPU.writeBackData_L6MUX21_Z_2_SD [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D [3:0] = { \mult1.d_out [16], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3], \mapped_spi_flash.rcv_data [8], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6] };
  assign \CPU.aluIn2_LUT4_Z_26_D [2:1] = { \CPU.rs1 [20], \CPU.LTU_LUT4_D_B [1] };
  assign { \CPU.mem_rdata_LUT4_Z_20_D [4], \CPU.mem_rdata_LUT4_Z_20_D [2:0] } = { \CPU.instr [13], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [18], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.writeBackData_L6MUX21_Z_6_SD_LUT4_Z_B [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \mult1.mult1.count_TRELLIS_FF_Q_CE [0] = \mult1.mult1.state [2];
  assign \CPU.writeBackData_L6MUX21_Z_6_SD [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [3:0] = { \mult1.d_out [0], \mapped_spi_flash.cmd_addr_TRELLIS_FF_Q_30_DI_LUT4_Z_B_LUT4_C_Z [3], \mapped_spi_flash.rcv_data [24], \CPU.mem_rdata_LUT4_Z_19_C_PFUMX_Z_ALUT_LUT4_Z_A_L6MUX21_SD_Z [6] };
  assign { \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [6:5], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0 [1:0] } = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6:5], \CPU.mem_rdata [2], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_D [5] };
  assign \CPU.writeBackData_PFUMX_Z_11_C0_PFUMX_Z_C0_PFUMX_Z_C0 [3:0] = { \CPU.cycles [3], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplusImm [3], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [0] };
  assign { \CPU.aluIn2_LUT4_Z_3_D [6:4], \CPU.aluIn2_LUT4_Z_3_D [2:1] } = { \CPU.instr [14], \CPU.instr [12], \CPU.rs1 [25], \CPU.instr [13], \CPU.aluReg [25] };
  assign \CPU.writeBackData_L6MUX21_Z_1_SD_LUT4_Z_B [1] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.aluIn2_LUT4_Z_27_D [2:1] = { \CPU.rs1 [22], \CPU.LTU_LUT4_D_B [1] };
  assign \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_LUT4_Z_B [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_LUT4_Z_4_A_LUT4_Z_D [1:0] = { \CPU.PCplus4 [6], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z_PFUMX_Z_C0 [3:0] = { \CPU.cycles [21], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplus4 [21], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.writeBackData_LUT4_Z_3_A_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [7], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign { \CPU.mem_rdata_LUT4_Z_15_D [4], \CPU.mem_rdata_LUT4_Z_15_D [2:0] } = { \CPU.instr [13], \CPU.mem_rdata_LUT4_Z_5_C [2], \mult1.d_out [21], \CPU.mem_rdata_LUT4_Z_19_C [0] };
  assign \CPU.mem_rdata_LUT4_Z_20_D_LUT4_D_Z_PFUMX_ALUT_Z_LUT4_Z_C_LUT4_Z_D [2:0] = { \CPU.LTU_LUT4_D_B [1], \CPU.rs1 [18], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [18] };
  assign \CPU.mem_rdata_LUT4_Z_15_D_LUT4_D_Z_PFUMX_ALUT_Z [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0 [3:0] = { \CPU.cycles [23], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplus4 [23], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign { \CPU.writeBackData_L6MUX21_Z_1_SD [4:2], \CPU.writeBackData_L6MUX21_Z_1_SD [0] } = { \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0] };
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z [3] = \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6];
  assign \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z_PFUMX_Z_C0 [3:0] = { \CPU.cycles [22], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [3], \CPU.PCplus4 [22], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0 [3] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_L6MUX21_Z_3_SD_LUT4_Z_B [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign \CPU.writeBackData_L6MUX21_Z_7_SD_PFUMX_Z_C0 [3:0] = { \CPU.instr [19], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_PFUMX_Z_C0 [2], \CPU.PCplus4 [19], \CPU.writeBackData_L6MUX21_Z_3_SD_PFUMX_Z_C0_LUT4_Z_D_LUT4_D_Z [1] };
  assign \CPU.writeBackData_L6MUX21_Z_7_SD_LUT4_Z_B [2] = \CPU.isJAL_LUT4_C_Z_PFUMX_C0_Z [3];
  assign { \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [4:2], \CPU.mem_rdata_LUT4_Z_14_D_LUT4_D_Z_PFUMX_BLUT_Z [0] } = { \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1], \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.writeBackData_LUT4_Z_3_A_L6MUX21_Z_SD [5], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0] };
  assign \CPU.writeBackData_L6MUX21_Z_3_SD [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_PFUMX_Z_C0_LUT4_Z_D [1:0] = { \CPU.aluReg [4], \CPU.isJAL_LUT4_D_1_Z [0] };
  assign \CPU.aluPlus_CCU2C_S0_COUT [0] = 1'h0;
  assign \CPU.aluPlus_CCU2C_S0_3_COUT [30:0] = \CPU.aluPlus_CCU2C_S0_COUT [31:1];
  assign \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1:0] = { \per_uart.uart0.enable16_counter [0], 1'h1 };
  assign \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_4_COUT [14:0] = { \per_uart.uart0.enable16_counter_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [15:2], \per_uart.uart0.enable16_counter [0] };
  assign { \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [32:31], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [28:27], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [25:19], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [17:16], \CPU.aluIn2_LUT4_Z_23_D_LUT4_Z_D_LUT4_D_Z [14:12] } = { 1'h1, \CPU.LTU_LUT4_C_B [0], \CPU.aluIn2_LUT4_Z_30_D [3], \CPU.aluIn2_LUT4_Z_2_D [3], \CPU.aluIn2_LUT4_Z_3_D [3], \CPU.aluIn2_LUT4_Z_28_D [3], \CPU.aluIn2_LUT4_Z_4_D [0], \CPU.aluIn2_LUT4_Z_27_D [0], \CPU.aluIn2_LUT4_Z_5_D [0], \CPU.aluIn2_LUT4_Z_26_D [0], \CPU.aluIn2_LUT4_Z_6_D [0], \CPU.aluIn2_LUT4_Z_7_D [0], \CPU.aluIn2_LUT4_Z_24_D [0], \CPU.aluIn2_LUT4_Z_23_D [0], \CPU.aluIn2_LUT4_Z_9_D [0], \CPU.LTU_LUT4_D_B [0] };
  assign { \CPU.aluMinus_CCU2C_S0_COUT [32], \CPU.aluMinus_CCU2C_S0_COUT [0] } = { \CPU.aluMinus_CCU2C_S0_COUT [33], 1'h1 };
  assign { \CPU.LTU_CCU2C_S0_COUT [30], \CPU.LTU_CCU2C_S0_COUT [28], \CPU.LTU_CCU2C_S0_COUT [26], \CPU.LTU_CCU2C_S0_COUT [24], \CPU.LTU_CCU2C_S0_COUT [22], \CPU.LTU_CCU2C_S0_COUT [20], \CPU.LTU_CCU2C_S0_COUT [18], \CPU.LTU_CCU2C_S0_COUT [16], \CPU.LTU_CCU2C_S0_COUT [14], \CPU.LTU_CCU2C_S0_COUT [12], \CPU.LTU_CCU2C_S0_COUT [10], \CPU.LTU_CCU2C_S0_COUT [8], \CPU.LTU_CCU2C_S0_COUT [6], \CPU.LTU_CCU2C_S0_COUT [4], \CPU.LTU_CCU2C_S0_COUT [2], \CPU.LTU_CCU2C_S0_COUT [0] } = { \CPU.aluMinus_CCU2C_S0_COUT [33], \CPU.aluMinus_CCU2C_S0_COUT [30], \CPU.aluMinus_CCU2C_S0_COUT [28], \CPU.aluMinus_CCU2C_S0_COUT [26], \CPU.aluMinus_CCU2C_S0_COUT [24], \CPU.aluMinus_CCU2C_S0_COUT [22], \CPU.aluMinus_CCU2C_S0_COUT [20], \CPU.aluMinus_CCU2C_S0_COUT [18], \CPU.aluMinus_CCU2C_S0_COUT [16], \CPU.aluMinus_CCU2C_S0_COUT [14], \CPU.aluMinus_CCU2C_S0_COUT [12], \CPU.aluMinus_CCU2C_S0_COUT [10], \CPU.aluMinus_CCU2C_S0_COUT [8], \CPU.aluMinus_CCU2C_S0_COUT [6], \CPU.aluMinus_CCU2C_S0_COUT [4], \CPU.aluMinus_CCU2C_S0_COUT [2] };
  assign { \CPU.LTU_CCU2C_S0_S1 [30], \CPU.LTU_CCU2C_S0_S1 [28], \CPU.LTU_CCU2C_S0_S1 [26], \CPU.LTU_CCU2C_S0_S1 [24], \CPU.LTU_CCU2C_S0_S1 [22], \CPU.LTU_CCU2C_S0_S1 [20], \CPU.LTU_CCU2C_S0_S1 [18], \CPU.LTU_CCU2C_S0_S1 [16], \CPU.LTU_CCU2C_S0_S1 [14], \CPU.LTU_CCU2C_S0_S1 [12], \CPU.LTU_CCU2C_S0_S1 [10], \CPU.LTU_CCU2C_S0_S1 [8], \CPU.LTU_CCU2C_S0_S1 [6], \CPU.LTU_CCU2C_S0_S1 [4], \CPU.LTU_CCU2C_S0_S1 [2], \CPU.LTU_CCU2C_S0_S1 [0] } = { \CPU.aluMinus [31], \CPU.aluMinus [29], \CPU.aluMinus [27], \CPU.aluMinus [25], \CPU.aluMinus [23], \CPU.aluMinus [21], \CPU.aluMinus [19], \CPU.aluMinus [17], \CPU.aluMinus [15], \CPU.aluMinus [13], \CPU.aluMinus [11], \CPU.aluMinus [9], \CPU.aluMinus [7], \CPU.aluMinus [5], \CPU.aluMinus [3], \CPU.aluMinus [1] };
  assign \CPU.PCplus4_CCU2C_S0_COUT [1:0] = { \CPU.PC [2], 1'h0 };
  assign \CPU.PCplus4_CCU2C_S0_4_COUT [20:0] = { \CPU.PCplus4_CCU2C_S0_COUT [21:2], \CPU.PC [2] };
  assign \CPU.PCplusImm_CCU2C_S0_COUT [0] = 1'h0;
  assign { \CPU.PCplusImm_CCU2C_S0_4_COUT [20], \CPU.PCplusImm_CCU2C_S0_4_COUT [18], \CPU.PCplusImm_CCU2C_S0_4_COUT [16], \CPU.PCplusImm_CCU2C_S0_4_COUT [14], \CPU.PCplusImm_CCU2C_S0_4_COUT [12], \CPU.PCplusImm_CCU2C_S0_4_COUT [10], \CPU.PCplusImm_CCU2C_S0_4_COUT [8], \CPU.PCplusImm_CCU2C_S0_4_COUT [6], \CPU.PCplusImm_CCU2C_S0_4_COUT [4], \CPU.PCplusImm_CCU2C_S0_4_COUT [2], \CPU.PCplusImm_CCU2C_S0_4_COUT [0] } = { \CPU.PCplusImm_CCU2C_S0_COUT [22], \CPU.PCplusImm_CCU2C_S0_COUT [20], \CPU.PCplusImm_CCU2C_S0_COUT [18], \CPU.PCplusImm_CCU2C_S0_COUT [16], \CPU.PCplusImm_CCU2C_S0_COUT [14], \CPU.PCplusImm_CCU2C_S0_COUT [12], \CPU.PCplusImm_CCU2C_S0_COUT [10], \CPU.PCplusImm_CCU2C_S0_COUT [8], \CPU.PCplusImm_CCU2C_S0_COUT [6], \CPU.PCplusImm_CCU2C_S0_COUT [4], \CPU.PCplusImm_CCU2C_S0_COUT [2] };
  assign { \CPU.PCplusImm_CCU2C_S0_4_S1 [20], \CPU.PCplusImm_CCU2C_S0_4_S1 [18], \CPU.PCplusImm_CCU2C_S0_4_S1 [16], \CPU.PCplusImm_CCU2C_S0_4_S1 [14], \CPU.PCplusImm_CCU2C_S0_4_S1 [12], \CPU.PCplusImm_CCU2C_S0_4_S1 [10], \CPU.PCplusImm_CCU2C_S0_4_S1 [8], \CPU.PCplusImm_CCU2C_S0_4_S1 [6], \CPU.PCplusImm_CCU2C_S0_4_S1 [4], \CPU.PCplusImm_CCU2C_S0_4_S1 [2], \CPU.PCplusImm_CCU2C_S0_4_S1 [0] } = { \CPU.PCplusImm [22], \CPU.PCplusImm [20], \CPU.PCplusImm [18], \CPU.PCplusImm [16], \CPU.PCplusImm [14], \CPU.PCplusImm [12], \CPU.PCplusImm [10], \CPU.PCplusImm [8], \CPU.PCplusImm [6], \CPU.PCplusImm [4], \CPU.PCplusImm [2] };
  assign \CPU.loadstore_addr_CCU2C_S0_3_B0 [23:5] = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25] };
  assign \CPU.loadstore_addr_CCU2C_S0_COUT [0] = 1'h0;
  assign \CPU.loadstore_addr_CCU2C_S0_4_COUT [22:0] = \CPU.loadstore_addr_CCU2C_S0_COUT [23:1];
  assign \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [1:0] = { \CPU.cycles [0], 1'h0 };
  assign \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_3_COUT [30:0] = { \CPU.cycles_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [31:2], \CPU.cycles [0] };
  assign \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT [1:0] = { \CPU.aluShamt [0], 1'h1 };
  assign { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_COUT [2], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_COUT [0] } = { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT [4], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_2_COUT [2] };
  assign { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_S1 [2], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C_CCU2C_S0_S1 [0] } = { \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [3], \CPU.aluShamt_TRELLIS_FF_Q_DI_LUT4_Z_C [1] };
  assign \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [1:0] = { \mapped_spi_flash.snd_bitcount [0], 1'h1 };
  assign \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4:0] = { \mapped_spi_flash.snd_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [5:2], \mapped_spi_flash.snd_bitcount [0] };
  assign \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [1:0] = { \mapped_spi_flash.rcv_bitcount [0], 1'h1 };
  assign \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_COUT [4:0] = { \mapped_spi_flash.rcv_bitcount_TRELLIS_FF_Q_DI_CCU2C_S0_2_COUT [5:2], \mapped_spi_flash.rcv_bitcount [0] };
  assign \mult1.mult1.A_CCU2C_A0_COUT [0] = 1'h0;
  assign \mult1.mult1.result_TRELLIS_FF_Q_DI_LUT4_Z_D_CCU2C_S0_COUT [30:0] = \mult1.mult1.A_CCU2C_A0_COUT [31:1];
  assign \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT [1:0] = { \mult1.mult1.count [0], 1'h0 };
  assign { \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_COUT [2], \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_COUT [0] } = { \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT [4], \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_COUT [2] };
  assign \mult1.mult1.count_TRELLIS_FF_Q_4_DI [4:1] = { \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [2:0], \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [3] };
  assign { \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_S1 [2], \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1_CCU2C_S0_S1 [0] } = { \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [1], \mult1.mult1.count_TRELLIS_FF_Q_4_DI_CCU2C_S0_S1 [3] };
  assign { \CPU.state_TRELLIS_FF_Q_3_DI [11], \CPU.state_TRELLIS_FF_Q_3_DI [8], \CPU.state_TRELLIS_FF_Q_3_DI [6:5], \CPU.state_TRELLIS_FF_Q_3_DI [2:0] } = { 6'h00, \CPU.state [3] };
  assign \CPU.writeBackData_L6MUX21_Z_7_SD [3:1] = { \CPU.mem_rdata_LUT4_Z_17_D_LUT4_C_Z_LUT4_Z_D_PFUMX_C0_Z [6], \CPU.aluIn2_LUT4_Z_24_D_LUT4_C_Z_LUT4_A_Z [0], \CPU.writeBackData_LUT4_Z_6_A_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_B_Z [1] };
  assign { \per_uart.uart0.rx_avail_LUT4_D_Z [19:18], \per_uart.uart0.rx_avail_LUT4_D_Z [6:0] } = 9'h000;
  assign { \per_uart.d_out_TRELLIS_FF_Q_7_DI [9:8], \per_uart.d_out_TRELLIS_FF_Q_7_DI [6:0] } = { \per_uart.uart0.rx_avail_LUT4_D_Z [9:8], \per_uart.uart0.rx_avail_LUT4_D_Z [16:10] };
  assign \CPU.Bimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [7], \CPU.instr [30:25], \CPU.instr [11:8], 1'h0 };
  assign \CPU.Iimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:20] };
  assign \CPU.Jimm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [19:12], \CPU.instr [20], \CPU.instr [30:21], 1'h0 };
  assign \CPU.PCplus4 [1:0] = \CPU.PC [1:0];
  assign \CPU.PCplusImm [0] = \CPU.PC [0];
  assign \CPU.Simm  = { \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31], \CPU.instr [31:25], \CPU.instr [11:7] };
  assign \CPU.Uimm  = { \CPU.instr [31:12], 12'h000 };
  assign \CPU.aluIn1  = \CPU.rs1 ;
  assign \CPU.aluMinus [32] = \CPU.LTU ;
  assign \CPU.clk  = clk;
  assign \CPU.instr [3] = \CPU.isJAL ;
  assign \CPU.mem_addr [31:24] = 8'h00;
  assign \CPU.mem_wbusy  = 1'h0;
  assign \CPU.mem_wdata  = { 16'hxxxx, \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign \CPU.rdId  = \CPU.instr [11:7];
  assign \CPU.reset  = resetn;
  assign LEDS = \per_uart.ledout ;
  assign RAM_rdata = { \mapped_spi_flash.rcv_data [7:0], \mapped_spi_flash.rcv_data [15:8], \mapped_spi_flash.rcv_data [23:16], \mapped_spi_flash.rcv_data [31:24] };
  assign TXD = \per_uart.uart0.uart_txd ;
  assign bin2bcd_dout = 32'hxxxxxxxx;
  assign { cs[5], cs[3] } = { \per_uart.cs , \mult1.cs  };
  assign div_dout = 32'hxxxxxxxx;
  assign dpram_dout = 32'hxxxxxxxx;
  assign gpio_dout = 32'hxxxxxxxx;
  assign \mapped_spi_flash.CLK  = spi_clk;
  assign \mapped_spi_flash.MISO  = spi_miso;
  assign \mapped_spi_flash.MOSI  = spi_mosi;
  assign \mapped_spi_flash.clk  = clk;
  assign \mapped_spi_flash.cmd_addr [31] = spi_mosi;
  assign \mapped_spi_flash.rdata  = { \mapped_spi_flash.rcv_data [7:0], \mapped_spi_flash.rcv_data [15:8], \mapped_spi_flash.rcv_data [23:16], \mapped_spi_flash.rcv_data [31:24] };
  assign \mapped_spi_flash.word_address  = \CPU.mem_addr [21:2];
  assign mem_addr = \CPU.mem_addr [23:0];
  assign mem_rdata = \CPU.mem_rdata ;
  assign mem_wdata = { 16'hxxxx, \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign \mult1.addr  = \CPU.mem_addr [4:0];
  assign \mult1.clk  = clk;
  assign \mult1.d_in [7:0] = \CPU.rs2 [7:0];
  assign \mult1.done  = \mult1.mult1.done ;
  assign \mult1.mult1.clk  = clk;
  assign \mult1.mult1.init  = \mult1.init ;
  assign \mult1.mult1.op_A  = \mult1.A ;
  assign \mult1.mult1.op_B  = \mult1.B ;
  assign \mult1.result  = \mult1.mult1.result ;
  assign mult_dout = \mult1.d_out ;
  assign \per_uart.addr  = \CPU.mem_addr [4:0];
  assign \per_uart.clk  = clk;
  assign \per_uart.d_in  = { 16'hxxxx, \mult1.d_in [15:8], \CPU.rs2 [7:0] };
  assign \per_uart.d_out [31:10] = 22'h000000;
  assign \per_uart.rx_avail  = \per_uart.uart0.rx_avail ;
  assign \per_uart.rx_data  = \per_uart.uart0.rx_data ;
  assign \per_uart.rx_error  = \per_uart.uart0.rx_error ;
  assign \per_uart.tx_busy  = \per_uart.uart0.tx_busy ;
  assign \per_uart.uart0.clk  = clk;
  assign \per_uart.uart0.tx_data  = \per_uart.d_in_uart ;
  assign \per_uart.uart0.uart_rxd  = RXD;
  assign \per_uart.uart_ctrl  = { 5'hxx, \per_uart.ledout , \per_uart.uart0.rx_ack , \per_uart.uart0.tx_wr  };
  assign \per_uart.uart_rx  = RXD;
  assign \per_uart.uart_tx  = \per_uart.uart0.uart_txd ;
  assign spi_cs_n = \mapped_spi_flash.CS_N ;
  assign uart_dout = { 22'h000000, \per_uart.d_out [9:0] };
endmodule
