# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_0_0/sim/Seg_Decoder_xup_inv_0_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_1_0/sim/Seg_Decoder_xup_inv_1_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_2_0/sim/Seg_Decoder_xup_inv_2_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_3_0/sim/Seg_Decoder_xup_inv_3_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_4_0/sim/Seg_Decoder_xup_inv_4_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and3_0_0/sim/Seg_Decoder_xup_and3_0_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ipshared/77ea/xup_and4.srcs/sources_1/new/xup_and4.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and4_0_0/sim/Seg_Decoder_xup_and4_0_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_or2_0_0/sim/Seg_Decoder_xup_or2_0_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_xor2_0_0/sim/Seg_Decoder_xup_xor2_0_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and2_0_0/sim/Seg_Decoder_xup_and2_0_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and3_0_1/sim/Seg_Decoder_xup_and3_0_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_0_1/sim/Seg_Decoder_xup_inv_0_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_1_1/sim/Seg_Decoder_xup_inv_1_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and4_0_1/sim/Seg_Decoder_xup_and4_0_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_xor2_0_1/sim/Seg_Decoder_xup_xor2_0_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_0_2/sim/Seg_Decoder_xup_inv_0_2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_1_2/sim/Seg_Decoder_xup_inv_1_2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_2_1/sim/Seg_Decoder_xup_inv_2_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and2_0_1/sim/Seg_Decoder_xup_and2_0_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_3_1/sim/Seg_Decoder_xup_inv_3_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_or2_0_1/sim/Seg_Decoder_xup_or2_0_1.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_0_3/sim/Seg_Decoder_xup_inv_0_3.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and2_0_2/sim/Seg_Decoder_xup_and2_0_2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_or2_0_2/sim/Seg_Decoder_xup_or2_0_2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_0_4/sim/Seg_Decoder_xup_inv_0_4.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_2_2/sim/Seg_Decoder_xup_inv_2_2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and2_0_3/sim/Seg_Decoder_xup_and2_0_3.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_or2_0_3/sim/Seg_Decoder_xup_or2_0_3.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and2_1_0/sim/Seg_Decoder_xup_and2_1_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and2_2_0/sim/Seg_Decoder_xup_and2_2_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_or2_1_0/sim/Seg_Decoder_xup_or2_1_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and3_0_2/sim/Seg_Decoder_xup_and3_0_2.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_and3_1_0/sim/Seg_Decoder_xup_and3_1_0.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_0_5/sim/Seg_Decoder_xup_inv_0_5.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_1_3/sim/Seg_Decoder_xup_inv_1_3.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_inv_2_3/sim/Seg_Decoder_xup_inv_2_3.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/ip/Seg_Decoder_xup_or2_0_4/sim/Seg_Decoder_xup_or2_0_4.v" \
"../../../../EGR_224_Lab4_7_Segment.ip_user_files/bd/Seg_Decoder/sim/Seg_Decoder.v" \
"../../../../EGR_224_Lab4_7_Segment.srcs/sources_1/bd/Seg_Decoder/hdl/Seg_Decoder_wrapper.v" \
"../../../../EGR_224_Lab4_7_Segment.srcs/sim_1/new/Segment_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
