{"Source Block": ["oh/spi/hdl/spi_master_regs.v@119:129@HdlStmAssign", "     else if(config_write)\n       config_reg[7:0] <= data_in[7:0];\n   \n   assign spi_en     = config_reg[0];   // enable spi\n   assign irq_en     = config_reg[1];   // enable interrupt\n   assign cpol       = config_reg[2];   // cpol\n   assign cpha       = config_reg[3];   // cpha\n   assign auto_mode  = config_reg[4];   // auto starts transfer on tx write\n   \n   assign tx_access  = auto_mode ? tx_autostart :\n  \t\t                   tx_manualstart;\n"], "Clone Blocks": [["oh/spi/hdl/spi_master_regs.v@120:130", "       config_reg[7:0] <= data_in[7:0];\n   \n   assign spi_en     = config_reg[0];   // enable spi\n   assign irq_en     = config_reg[1];   // enable interrupt\n   assign cpol       = config_reg[2];   // cpol\n   assign cpha       = config_reg[3];   // cpha\n   assign auto_mode  = config_reg[4];   // auto starts transfer on tx write\n   \n   assign tx_access  = auto_mode ? tx_autostart :\n  \t\t                   tx_manualstart;\n      \n"], ["oh/spi/hdl/spi_master_regs.v@118:128", "       config_reg[7:0] <= 'b0;   \n     else if(config_write)\n       config_reg[7:0] <= data_in[7:0];\n   \n   assign spi_en     = config_reg[0];   // enable spi\n   assign irq_en     = config_reg[1];   // enable interrupt\n   assign cpol       = config_reg[2];   // cpol\n   assign cpha       = config_reg[3];   // cpha\n   assign auto_mode  = config_reg[4];   // auto starts transfer on tx write\n   \n   assign tx_access  = auto_mode ? tx_autostart :\n"], ["oh/spi/hdl/spi_master_regs.v@111:125", "\n   //####################################\n   //# CONFIG\n   //####################################\n   \n   always @ (posedge clk or negedge nreset)\n     if (~nreset)\n       config_reg[7:0] <= 'b0;   \n     else if(config_write)\n       config_reg[7:0] <= data_in[7:0];\n   \n   assign spi_en     = config_reg[0];   // enable spi\n   assign irq_en     = config_reg[1];   // enable interrupt\n   assign cpol       = config_reg[2];   // cpol\n   assign cpha       = config_reg[3];   // cpha\n"], ["oh/spi/hdl/spi_master_regs.v@121:131", "   \n   assign spi_en     = config_reg[0];   // enable spi\n   assign irq_en     = config_reg[1];   // enable interrupt\n   assign cpol       = config_reg[2];   // cpol\n   assign cpha       = config_reg[3];   // cpha\n   assign auto_mode  = config_reg[4];   // auto starts transfer on tx write\n   \n   assign tx_access  = auto_mode ? tx_autostart :\n  \t\t                   tx_manualstart;\n      \n   //####################################\n"], ["oh/spi/hdl/spi_master_regs.v@117:127", "     if (~nreset)\n       config_reg[7:0] <= 'b0;   \n     else if(config_write)\n       config_reg[7:0] <= data_in[7:0];\n   \n   assign spi_en     = config_reg[0];   // enable spi\n   assign irq_en     = config_reg[1];   // enable interrupt\n   assign cpol       = config_reg[2];   // cpol\n   assign cpha       = config_reg[3];   // cpha\n   assign auto_mode  = config_reg[4];   // auto starts transfer on tx write\n   \n"]], "Diff Content": {"Delete": [[124, "   assign cpol       = config_reg[2];   // cpol\n"]], "Add": []}}