
*** Running vivado
    with args -log TxRx_5x2_7to1_Appslevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TxRx_5x2_7to1_Appslevel.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2139404 on Wed Feb 21 18:47:47 MST 2018
  **** IP Build 2136750 on Wed Feb 21 20:48:04 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TxRx_5x2_7to1_Appslevel.tcl -notrace
Command: link_design -top TxRx_5x2_7to1_Appslevel -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Vio_Lib/Ctrl_Vio/Ctrl_Vio.dcp' for cell 'Gen_10.ctrl_vio'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Ila_Lib/Ctrl_Ila/Ctrl_Ila.dcp' for cell 'Gen_12.ctrl_ila'
INFO: [Netlist 29-17] Analyzing 460 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Gen_10.ctrl_vio UUID: 4b75f9bc-7c89-596a-8316-f6ec7c751578 
INFO: [Chipscope 16-324] Core: Gen_12.ctrl_ila UUID: 7fa070d7-75ff-5f8e-ae49-dbe4d6d0a239 
Parsing XDC File [c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Ila_Lib/Ctrl_Ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'Gen_12.ctrl_ila/U0'
Finished Parsing XDC File [c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Ila_Lib/Ctrl_Ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'Gen_12.ctrl_ila/U0'
Parsing XDC File [c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Ila_Lib/Ctrl_Ila/ila_v6_2/constraints/ila.xdc] for cell 'Gen_12.ctrl_ila/U0'
Finished Parsing XDC File [c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Ila_Lib/Ctrl_Ila/ila_v6_2/constraints/ila.xdc] for cell 'Gen_12.ctrl_ila/U0'
Parsing XDC File [c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Vio_Lib/Ctrl_Vio/Ctrl_Vio.xdc] for cell 'Gen_10.ctrl_vio'
Finished Parsing XDC File [c:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Libraries/Vio_Lib/Ctrl_Vio/Ctrl_Vio.xdc] for cell 'Gen_10.ctrl_vio'
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_LPC_LA_02Mar18.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_LPC_LA_02Mar18.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc:78]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc:78]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1414.348 ; gain = 616.188
INFO: [Timing 38-2] Deriving generated clocks [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc:121]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_BitStream_12Mar18.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_BitStream_12Mar18.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 47 instances
  OBUFDS => OBUFDS: 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1431.566 ; gain = 1071.781
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.898 . Memory (MB): peak = 1431.566 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "4b101af2d7d69c54".
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1445.047 ; gain = 0.059
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1181eb8f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 1445.047 ; gain = 13.480

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1876bbfc1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1445.047 ; gain = 13.480
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 185 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1ddfc785a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1445.047 ; gain = 13.480
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 24 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 196ab26b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1445.047 ; gain = 13.480
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 48 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 196ab26b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1445.047 ; gain = 13.480
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 196ab26b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1445.047 ; gain = 13.480
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1445.047 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 196ab26b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1445.047 ; gain = 13.480

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.222 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1577df59b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1704.504 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1577df59b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1704.504 ; gain = 259.457
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 1704.504 ; gain = 272.938
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1704.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/TxRx_5x2_7to1_Appslevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TxRx_5x2_7to1_Appslevel_drc_opted.rpt -pb TxRx_5x2_7to1_Appslevel_drc_opted.pb -rpx TxRx_5x2_7to1_Appslevel_drc_opted.rpx
Command: report_drc -file TxRx_5x2_7to1_Appslevel_drc_opted.rpt -pb TxRx_5x2_7to1_Appslevel_drc_opted.pb -rpx TxRx_5x2_7to1_Appslevel_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/TxRx_5x2_7to1_Appslevel_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1704.504 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a418887e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1704.504 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1512b9e30

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22245f209

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22245f209

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.504 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22245f209

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1856507ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1856507ed

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b4e3a876

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c964e65e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12da4dc49

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f8bc2148

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 209a21ef2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 209a21ef2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1704.504 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 209a21ef2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16809b9ab

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16809b9ab

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.504 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.681. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e38213d8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.504 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1e38213d8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e38213d8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e38213d8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1704.504 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24e8d221b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1704.504 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24e8d221b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1704.504 ; gain = 0.000
Ending Placer Task | Checksum: 17924eeb8

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1704.504 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1704.504 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.824 . Memory (MB): peak = 1704.504 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/TxRx_5x2_7to1_Appslevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file TxRx_5x2_7to1_Appslevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1704.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TxRx_5x2_7to1_Appslevel_utilization_placed.rpt -pb TxRx_5x2_7to1_Appslevel_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1704.504 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TxRx_5x2_7to1_Appslevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1704.504 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8f5153bb ConstDB: 0 ShapeSum: e9d39afd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a6620474

Time (s): cpu = 00:00:45 ; elapsed = 00:00:32 . Memory (MB): peak = 1824.785 ; gain = 120.281
Post Restoration Checksum: NetGraph: b41b7c35 NumContArr: f246883f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a6620474

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1824.785 ; gain = 120.281

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a6620474

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1824.785 ; gain = 120.281

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a6620474

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1824.785 ; gain = 120.281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11c30ad33

Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 1894.633 ; gain = 190.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.625  | TNS=0.000  | WHS=-1.684 | THS=-980.882|

Phase 2 Router Initialization | Checksum: 14c661810

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c97ede25

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1171
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.431  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c1765922

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1894.633 ; gain = 190.129
Phase 4 Rip-up And Reroute | Checksum: c1765922

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 7d9554ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1894.633 ; gain = 190.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.520  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 7d9554ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 7d9554ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1894.633 ; gain = 190.129
Phase 5 Delay and Skew Optimization | Checksum: 7d9554ce

Time (s): cpu = 00:01:03 ; elapsed = 00:00:45 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 38d0c46f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:46 . Memory (MB): peak = 1894.633 ; gain = 190.129
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.520  | TNS=0.000  | WHS=-0.908 | THS=-56.380|

Phase 6.1 Hold Fix Iter | Checksum: 14e1737a8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1894.633 ; gain = 190.129
Phase 6 Post Hold Fix | Checksum: 15bae0a8f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.12956 %
  Global Horizontal Routing Utilization  = 0.692427 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e0c9d4d5

Time (s): cpu = 00:01:10 ; elapsed = 00:00:50 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e0c9d4d5

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 170402778

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1894.633 ; gain = 190.129

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 133d8acd8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1894.633 ; gain = 190.129
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.508  | TNS=0.000  | WHS=0.061  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133d8acd8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1894.633 ; gain = 190.129
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:52 . Memory (MB): peak = 1894.633 ; gain = 190.129

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 1894.633 ; gain = 190.129
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1894.633 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/TxRx_5x2_7to1_Appslevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file TxRx_5x2_7to1_Appslevel_drc_routed.rpt -pb TxRx_5x2_7to1_Appslevel_drc_routed.pb -rpx TxRx_5x2_7to1_Appslevel_drc_routed.rpx
Command: report_drc -file TxRx_5x2_7to1_Appslevel_drc_routed.rpt -pb TxRx_5x2_7to1_Appslevel_drc_routed.pb -rpx TxRx_5x2_7to1_Appslevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/TxRx_5x2_7to1_Appslevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TxRx_5x2_7to1_Appslevel_methodology_drc_routed.rpt -pb TxRx_5x2_7to1_Appslevel_methodology_drc_routed.pb -rpx TxRx_5x2_7to1_Appslevel_methodology_drc_routed.rpx
Command: report_methodology -file TxRx_5x2_7to1_Appslevel_methodology_drc_routed.rpt -pb TxRx_5x2_7to1_Appslevel_methodology_drc_routed.pb -rpx TxRx_5x2_7to1_Appslevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/TxRx_5x2_7to1_Appslevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TxRx_5x2_7to1_Appslevel_power_routed.rpt -pb TxRx_5x2_7to1_Appslevel_power_summary_routed.pb -rpx TxRx_5x2_7to1_Appslevel_power_routed.rpx
Command: report_power -file TxRx_5x2_7to1_Appslevel_power_routed.rpt -pb TxRx_5x2_7to1_Appslevel_power_summary_routed.pb -rpx TxRx_5x2_7to1_Appslevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
94 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1897.020 ; gain = 2.387
INFO: [runtcl-4] Executing : report_route_status -file TxRx_5x2_7to1_Appslevel_route_status.rpt -pb TxRx_5x2_7to1_Appslevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TxRx_5x2_7to1_Appslevel_timing_summary_routed.rpt -rpx TxRx_5x2_7to1_Appslevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TxRx_5x2_7to1_Appslevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file TxRx_5x2_7to1_Appslevel_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1897.020 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 09:44:33 2018...

*** Running vivado
    with args -log TxRx_5x2_7to1_Appslevel.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TxRx_5x2_7to1_Appslevel.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2139404 on Wed Feb 21 18:47:47 MST 2018
  **** IP Build 2136750 on Wed Feb 21 20:48:04 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TxRx_5x2_7to1_Appslevel.tcl -notrace
Command: open_checkpoint TxRx_5x2_7to1_Appslevel_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 258.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 469 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/.Xil/Vivado-17444-XBEDEFOSSEZ31/dcp1/TxRx_5x2_7to1_Appslevel_early.xdc]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/.Xil/Vivado-17444-XBEDEFOSSEZ31/dcp1/TxRx_5x2_7to1_Appslevel_early.xdc]
Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/.Xil/Vivado-17444-XBEDEFOSSEZ31/dcp1/TxRx_5x2_7to1_Appslevel.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc:78]
INFO: [Timing 38-2] Deriving generated clocks [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc:78]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1366.820 ; gain = 616.254
INFO: [Timing 38-2] Deriving generated clocks [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Constraints/Xapp585_RxTx_Timing_05Mar18.xdc:121]
Finished Parsing XDC File [C:/Projects/A_Series_7/LvdsSourceSync/Xapp585/DdrVhdlVersion/Vivado/Xapp585Kc705/Xapp585Kc705.runs/impl_1/.Xil/Vivado-17444-XBEDEFOSSEZ31/dcp1/TxRx_5x2_7to1_Appslevel.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1388.336 ; gain = 2.180
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1388.336 ; gain = 2.180
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 193 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 10 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 34 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2139404
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1388.336 ; gain = 1137.945
Command: write_bitstream -force TxRx_5x2_7to1_Appslevel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/CaeTools/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 714 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[6].PROBE_OUT0_INST/probe_out6[0], Gen_10.ctrl_vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].PROBE_OUT0_INST/probe_out7[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], TxdRxd/rx_debug[2], TxdRxd/rx_debug[3], TxdRxd/rx_debug[4]... and (the first 15 of 712 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TxRx_5x2_7to1_Appslevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2011.090 ; gain = 622.754
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 09:46:10 2018...
