read_verilog ../../common/logic.v
proc
write_spice result.out
