

================================================================
== Vitis HLS Report for 'A_PE_dummy_in_1'
================================================================
* Date:           Thu Sep 12 16:27:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.409 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.164 ms|  0.164 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6  |    32768|    32768|         2|          1|          1|  32768|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|       98|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln790_fu_74_p2         |         +|   0|  0|  23|          16|           1|
    |ap_condition_78            |       and|   0|  0|   2|           1|           1|
    |icmp_ln790_fu_68_p2        |      icmp|   0|  0|  24|          16|          17|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  53|          35|          22|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten91_load  |   9|          2|   16|         32|
    |fifo_A_PE_0_2_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten91_fu_50                  |   9|          2|   16|         32|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|   35|         70|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten91_fu_50   |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  19|   0|   19|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  A_PE_dummy_in.1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  A_PE_dummy_in.1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  A_PE_dummy_in.1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  A_PE_dummy_in.1|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  A_PE_dummy_in.1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  A_PE_dummy_in.1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  A_PE_dummy_in.1|  return value|
|fifo_A_PE_0_2_dout            |   in|   64|     ap_fifo|    fifo_A_PE_0_2|       pointer|
|fifo_A_PE_0_2_num_data_valid  |   in|    2|     ap_fifo|    fifo_A_PE_0_2|       pointer|
|fifo_A_PE_0_2_fifo_cap        |   in|    2|     ap_fifo|    fifo_A_PE_0_2|       pointer|
|fifo_A_PE_0_2_empty_n         |   in|    1|     ap_fifo|    fifo_A_PE_0_2|       pointer|
|fifo_A_PE_0_2_read            |  out|    1|     ap_fifo|    fifo_A_PE_0_2|       pointer|
+------------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten91 = alloca i32 1"   --->   Operation 5 'alloca' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %fifo_A_PE_0_2, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_A_PE_0_2, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln790 = store i16 0, i16 %indvar_flatten91" [src/kernel_kernel.cpp:790]   --->   Operation 8 'store' 'store_ln790' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln790 = br void %for.inc" [src/kernel_kernel.cpp:790]   --->   Operation 9 'br' 'br_ln790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten91_load = load i16 %indvar_flatten91" [src/kernel_kernel.cpp:790]   --->   Operation 10 'load' 'indvar_flatten91_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.78ns)   --->   "%icmp_ln790 = icmp_eq  i16 %indvar_flatten91_load, i16 32768" [src/kernel_kernel.cpp:790]   --->   Operation 11 'icmp' 'icmp_ln790' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln790 = add i16 %indvar_flatten91_load, i16 1" [src/kernel_kernel.cpp:790]   --->   Operation 12 'add' 'add_ln790' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln790 = br i1 %icmp_ln790, void %for.inc34, void %for.end36" [src/kernel_kernel.cpp:790]   --->   Operation 13 'br' 'br_ln790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln799 = store i16 %add_ln790, i16 %indvar_flatten91" [src/kernel_kernel.cpp:799]   --->   Operation 14 'store' 'store_ln799' <Predicate = (!icmp_ln790)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln807 = ret" [src/kernel_kernel.cpp:807]   --->   Operation 25 'ret' 'ret_ln807' <Predicate = (icmp_ln790)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5"   --->   Operation 15 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_791_2_VITIS_LOOP_795_4_VITIS_LOOP_797_5"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6"   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_795_4_VITIS_LOOP_797_5_VITIS_LOOP_799_6"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_797_5_VITIS_LOOP_799_6_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln800 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/kernel_kernel.cpp:800]   --->   Operation 21 'specpipeline' 'specpipeline_ln800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln799 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [src/kernel_kernel.cpp:799]   --->   Operation 22 'specloopname' 'specloopname_ln799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.40ns)   --->   "%p_0 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_A_PE_0_2" [src/kernel_kernel.cpp:802]   --->   Operation 23 'read' 'p_0' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln799 = br void %for.inc" [src/kernel_kernel.cpp:799]   --->   Operation 24 'br' 'br_ln799' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_PE_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten91      (alloca           ) [ 010]
specmemcore_ln0       (specmemcore      ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln790           (store            ) [ 000]
br_ln790              (br               ) [ 000]
indvar_flatten91_load (load             ) [ 000]
icmp_ln790            (icmp             ) [ 010]
add_ln790             (add              ) [ 000]
br_ln790              (br               ) [ 000]
store_ln799           (store            ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
specpipeline_ln800    (specpipeline     ) [ 000]
specloopname_ln799    (specloopname     ) [ 000]
p_0                   (read             ) [ 000]
br_ln799              (br               ) [ 000]
ret_ln807             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_PE_0_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_0_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_791_2_VITIS_LOOP_795_4_VITIS_LOOP_797_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_795_4_VITIS_LOOP_797_5_VITIS_LOOP_799_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_797_5_VITIS_LOOP_799_6_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten91_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten91/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="p_0_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="64" slack="0"/>
<pin id="56" dir="0" index="1" bw="64" slack="0"/>
<pin id="57" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="store_ln790_store_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln790/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="indvar_flatten91_load_load_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten91_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln790_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln790/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_ln790_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln790/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln799_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln799/1 "/>
</bind>
</comp>

<comp id="85" class="1005" name="indvar_flatten91_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten91 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="48" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="72"><net_src comp="65" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="65" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="50" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="91"><net_src comp="85" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: A_PE_dummy_in.1 : fifo_A_PE_0_2 | {2 }
  - Chain level:
	State 1
		store_ln790 : 1
		indvar_flatten91_load : 1
		icmp_ln790 : 2
		add_ln790 : 2
		br_ln790 : 3
		store_ln799 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln790_fu_68 |    0    |    23   |
|----------|------------------|---------|---------|
|    add   |  add_ln790_fu_74 |    0    |    23   |
|----------|------------------|---------|---------|
|   read   |  p_0_read_fu_54  |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    46   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|indvar_flatten91_reg_85|   16   |
+-----------------------+--------+
|         Total         |   16   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   46   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   46   |
+-----------+--------+--------+
