Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx25-3-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : True
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Work/XILINX/Projects/TEST_MIRP/proc/hdl/proc.vhd" into library work
Parsing entity <proc>.
Parsing architecture <STRUCTURE> of entity <proc>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\ipcore_dir\pll3.vhd" into library work
Parsing entity <pll3>.
Parsing architecture <xilinx> of entity <pll3>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\ipcore_dir\mem_res.vhd" into library work
Parsing entity <mem_res>.
Parsing architecture <mem_res_a> of entity <mem_res>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\ipcore_dir\mem_sp.vhd" into library work
Parsing entity <mem_sp>.
Parsing architecture <mem_sp_a> of entity <mem_sp>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\UART_core.vhd" into library work
Parsing entity <UARTS>.
Parsing architecture <RTL> of entity <uarts>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\max1227_aver.vhd" into library work
Parsing package <pkg_max1227>.
Parsing entity <max1227_aver>.
Parsing architecture <my> of entity <max1227_aver>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\inclin.vhd" into library work
Parsing entity <inclin>.
Parsing architecture <Behavioral> of entity <inclin>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\ads1256.vhd" into library work
Parsing entity <ads1256>.
Parsing architecture <ads1256_body> of entity <ads1256>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.
Parsing VHDL file "C:\Work\XILINX\Projects\TEST_MIRP\ipcore_dir\PLL.vhd" into library work
Parsing entity <PLL>.
Parsing architecture <xilinx> of entity <pll>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 401: Using initial value false for fl_reg_adc_max1227 since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 408: Using initial value false for fl_reg_adc_res since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 410: Using initial value false for fl_reg_adc_gain_res since it is never assigned
WARNING:HDLCompiler:871 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 411: Using initial value false for fl_reg_adc_gain_sp since it is never assigned

Elaborating entity <max1227_aver> (architecture <my>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 512: t02 should be on the sensitivity list of the process

Elaborating entity <mem_res> (architecture <mem_res_a>) from library <work>.

Elaborating entity <mem_sp> (architecture <mem_sp_a>) from library <work>.

Elaborating entity <ads1256> (architecture <ads1256_body>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 606: Assignment to adc_res_pga_gain ignored, since the identifier is never used

Elaborating entity <pll3> (architecture <xilinx>) from library <work>.

Elaborating entity <proc> (architecture <>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 699: Assignment to s1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 700: Assignment to s2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 701: Assignment to s3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 702: Assignment to s_test ignored, since the identifier is never used

Elaborating entity <inclin> (architecture <Behavioral>) from library <work>.

Elaborating entity <UARTS> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\inclin.vhd" Line 91: Assignment to incl_packet ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 752: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 782: Assignment to s_ti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 1038: Assignment to st0 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 310: Net <incl_addr[4]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 312: Net <incl_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 371: Net <addrb_adc_sp[8]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 424: Net <uart_rx> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" Line 430: Net <spi_sel> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd".
    Set property "box_type = user_black_box" for instance <microblaze_proc>.
WARNING:Xst:647 - Input <in_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RS422_RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 445: Output port <dat> of the instance <gen_adc_max1227.spi_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 445: Output port <cnvstn> of the instance <gen_adc_max1227.spi_adc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 537: Output port <doutb> of the instance <adc_mem_res> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 548: Output port <doutb> of the instance <adc_mem_sp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 652: Output port <CAN_dbg_out> of the instance <microblaze_proc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 652: Output port <MCB_DDR2_uo_done_cal_pin> of the instance <microblaze_proc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 652: Output port <CAN_BOFF> of the instance <microblaze_proc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 652: Output port <axi_uart16550_0_Sout_pin> of the instance <microblaze_proc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 652: Output port <axi_iic_0_Gpo_pin> of the instance <microblaze_proc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 706: Output port <data_out> of the instance <Incl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\top.vhd" line 706: Output port <incl_data_rdy> of the instance <Incl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <incl_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <incl_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <addrb_adc_sp> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <uart_rx> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <spi_sel> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <t02>.
    Found 24-bit register for signal <slow.ccc>.
    Found 4-bit register for signal <ADC_RES_FSM>.
    Found 4-bit register for signal <ADC_SP_FSM>.
    Found 4-bit register for signal <addr_res_counter.wea_x>.
    Found 4-bit register for signal <addr_sp_counter.wea_x>.
    Found 3-bit register for signal <ich_select_res>.
    Found 3-bit register for signal <iadc_res_pga_gain>.
    Found 3-bit register for signal <ich_select_sp>.
    Found 3-bit register for signal <iadc_sp_pga_gain>.
    Found 10-bit register for signal <addr_res_counter.addra_x>.
    Found 10-bit register for signal <adc_mem_addra_res>.
    Found 9-bit register for signal <addr_sp_counter.addra_x>.
    Found 9-bit register for signal <adc_mem_addra_sp>.
    Found 1-bit register for signal <t01>.
    Found 1-bit register for signal <start_ADC_res>.
    Found 1-bit register for signal <start_ADC_sp>.
    Found 1-bit register for signal <s02>.
    Found 1-bit register for signal <s03>.
    Found 32-bit register for signal <ff>.
    Found 1-bit register for signal <iadc_res_acq_completed>.
    Found 1-bit register for signal <iadc_sp_acq_completed>.
    Found 1-bit register for signal <control_reg<1>>.
    Found 1-bit register for signal <control_reg<0>>.
    Found 1-bit register for signal <t03>.
INFO:Xst:1799 - State prep_ch2 is never reached in FSM <ADC_RES_FSM>.
INFO:Xst:1799 - State ch2 is never reached in FSM <ADC_RES_FSM>.
INFO:Xst:1799 - State prep_ch3 is never reached in FSM <ADC_RES_FSM>.
INFO:Xst:1799 - State ch3 is never reached in FSM <ADC_RES_FSM>.
INFO:Xst:1799 - State prep_ch4 is never reached in FSM <ADC_RES_FSM>.
INFO:Xst:1799 - State ch4 is never reached in FSM <ADC_RES_FSM>.
    Found finite state machine <FSM_0> for signal <ADC_RES_FSM>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clock_40 (rising_edge)                         |
    | Reset              | pll_locked (negative)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <ADC_SP_FSM>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clock_40 (rising_edge)                         |
    | Reset              | pll_locked (negative)                          |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <slow.ccc[23]_GND_7_o_add_1_OUT> created at line 486.
    Found 10-bit adder for signal <addr_res_counter.addra_x[9]_GND_7_o_add_85_OUT> created at line 988.
    Found 9-bit adder for signal <addr_sp_counter.addra_x[8]_GND_7_o_add_92_OUT> created at line 1010.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <s_te<1:1>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 119 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <max1227_aver>.
    Related source file is "C:\Work\XILINX\Projects\TEST_MIRP\max1227_aver.vhd".
        AVER = 4
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ch_out>, simulation mismatch.
    Found 9x16-bit dual-port RAM <Mram_ch_out> for signal <ch_out>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ch_buf>, simulation mismatch.
    Found 9x20-bit single-port RAM <Mram_ch_buf> for signal <ch_buf>.
    Found 3-bit register for signal <main.cnt>.
    Found 3-bit register for signal <state>.
    Found 7-bit register for signal <main.tmp_buf>.
    Found 8-bit register for signal <read_byte>.
    Found 8-bit register for signal <read_byte_pr>.
    Found 8-bit register for signal <main.count>.
    Found 8-bit register for signal <read_buf>.
    Found 4-bit register for signal <count_ch>.
    Found 4-bit register for signal <count_ch_q>.
    Found 4-bit register for signal <gen_aver.co_avr>.
    Found 20-bit register for signal <gen_aver.add_dat>.
    Found 20-bit register for signal <in_ch>.
    Found 5-bit register for signal <sclock.count>.
    Found 1-bit register for signal <dout_q>.
    Found 1-bit register for signal <end_spi>.
    Found 1-bit register for signal <end_cycle>.
    Found 1-bit register for signal <sclk_q>.
    Found 1-bit register for signal <sclk_qq>.
    Found 1-bit register for signal <busy>.
    Found 16-bit register for signal <dat>.
    Found 1-bit register for signal <din_q>.
    Found 1-bit register for signal <eocn_q>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 27                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <main.count[7]_GND_8_o_add_29_OUT> created at line 145.
    Found 3-bit adder for signal <main.cnt[2]_GND_8_o_add_46_OUT> created at line 103.
    Found 4-bit adder for signal <count_ch[3]_GND_8_o_add_56_OUT> created at line 200.
    Found 20-bit adder for signal <gen_aver.add_dat[19]_GND_8_o_add_89_OUT> created at line 236.
    Found 4-bit adder for signal <gen_aver.co_avr[3]_GND_8_o_add_97_OUT> created at line 253.
    Found 5-bit adder for signal <sclock.count[4]_GND_8_o_add_115_OUT> created at line 349.
    Found 8-bit comparator greater for signal <main.count[7]_PWR_8_o_LessThan_29_o> created at line 144
    Found 4-bit comparator greater for signal <n0039> created at line 196
    Found 4-bit comparator greater for signal <gen_aver.co_avr[3]_PWR_8_o_LessThan_97_o> created at line 252
    Found 4-bit comparator greater for signal <PWR_8_o_adr[3]_LessThan_109_o> created at line 302
    Found 5-bit comparator greater for signal <sclock.count[4]_PWR_8_o_LessThan_115_o> created at line 348
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 123 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  31 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <max1227_aver> synthesized.

Synthesizing Unit <ads1256>.
    Related source file is "C:\Work\XILINX\Projects\TEST_MIRP\ads1256.vhd".
    Found 1-bit register for signal <CS1>.
    Found 3-bit register for signal <count_bit>.
    Found 2-bit register for signal <count>.
    Found 4-bit register for signal <CLLT_ADCS_FSM>.
    Found 3-bit register for signal <count_byte>.
    Found 3-bit register for signal <transit_points>.
    Found 5-bit register for signal <delay>.
    Found 8-bit register for signal <byte_send>.
    Found 12-bit register for signal <inum_points>.
    Found 24-bit register for signal <data1>.
    Found 1-bit register for signal <DOUT>.
    Found 1-bit register for signal <SPI_CLK>.
    Found 1-bit register for signal <we_dat>.
    Found 1-bit register for signal <acq_completed>.
    Found 1-bit register for signal <clk_2m>.
    Found finite state machine <FSM_3> for signal <CLLT_ADCS_FSM>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 33                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_2m (rising_edge)                           |
    | Reset              | xreset (positive)                              |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <count[1]_GND_15_o_add_1_OUT> created at line 95.
    Found 3-bit adder for signal <count_byte[2]_GND_15_o_add_34_OUT> created at line 204.
    Found 5-bit adder for signal <delay[4]_GND_15_o_add_68_OUT> created at line 283.
    Found 3-bit subtractor for signal <GND_15_o_GND_15_o_sub_49_OUT<2:0>> created at line 244.
    Found 3-bit subtractor for signal <GND_15_o_GND_15_o_sub_62_OUT<2:0>> created at line 274.
    Found 5-bit subtractor for signal <GND_15_o_GND_15_o_sub_64_OUT<4:0>> created at line 277.
    Found 12-bit subtractor for signal <GND_15_o_GND_15_o_sub_70_OUT<11:0>> created at line 288.
    Found 8-bit 7-to-1 multiplexer for signal <count_byte[2]_X_15_o_wide_mux_35_OUT> created at line 206.
    Found 1-bit 8-to-1 multiplexer for signal <count_bit[2]_byte_send[7]_Mux_44_o> created at line 228.
    Found 3-bit comparator greater for signal <PWR_11_o_count_byte[2]_LessThan_12_o> created at line 155
    Found 3-bit comparator lessequal for signal <GND_15_o_count_byte[2]_LessThan_29_o> created at line 189
    Found 5-bit comparator greater for signal <delay[4]_PWR_11_o_LessThan_53_o> created at line 250
    Found 5-bit comparator greater for signal <delay[4]_GND_15_o_LessThan_68_o> created at line 282
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  58 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ads1256> synthesized.

Synthesizing Unit <pll3>.
    Related source file is "C:\Work\XILINX\Projects\TEST_MIRP\ipcore_dir\pll3.vhd".
    Summary:
	no macro.
Unit <pll3> synthesized.

Synthesizing Unit <inclin>.
    Related source file is "C:\Work\XILINX\Projects\TEST_MIRP\inclin.vhd".
WARNING:Xst:647 - Input <data_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <incl_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <incl_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Work\XILINX\Projects\TEST_MIRP\inclin.vhd" line 76: Output port <RxErr> of the instance <i_uarts> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <data_out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <ByteCnt>.
    Found 8-bit register for signal <sdout>.
    Found 3-bit register for signal <Byte_to_Send>.
    Found 3-bit register for signal <DmFSM>.
    Found 1-bit register for signal <ld_sdout>.
    Found 1-bit register for signal <incl_data_rdy>.
    Found 1-bit register for signal <DM_FSM.inc_state>.
    Found 8-bit register for signal <raw_data<44>>.
    Found 8-bit register for signal <raw_data<43>>.
    Found 8-bit register for signal <raw_data<42>>.
    Found 8-bit register for signal <raw_data<41>>.
    Found 8-bit register for signal <raw_data<40>>.
    Found 8-bit register for signal <raw_data<39>>.
    Found 8-bit register for signal <raw_data<38>>.
    Found 8-bit register for signal <raw_data<37>>.
    Found 8-bit register for signal <raw_data<36>>.
    Found 8-bit register for signal <raw_data<35>>.
    Found 8-bit register for signal <raw_data<34>>.
    Found 8-bit register for signal <raw_data<33>>.
    Found 8-bit register for signal <raw_data<32>>.
    Found 8-bit register for signal <raw_data<31>>.
    Found 8-bit register for signal <raw_data<30>>.
    Found 8-bit register for signal <raw_data<29>>.
    Found 8-bit register for signal <raw_data<28>>.
    Found 8-bit register for signal <raw_data<27>>.
    Found 8-bit register for signal <raw_data<20>>.
    Found 8-bit register for signal <raw_data<19>>.
    Found 8-bit register for signal <raw_data<18>>.
    Found 8-bit register for signal <raw_data<17>>.
    Found 8-bit register for signal <raw_data<16>>.
    Found 8-bit register for signal <raw_data<15>>.
    Found 8-bit register for signal <raw_data<14>>.
    Found 8-bit register for signal <raw_data<13>>.
    Found 8-bit register for signal <raw_data<12>>.
    Found 8-bit register for signal <raw_data<11>>.
    Found 8-bit register for signal <raw_data<10>>.
    Found 8-bit register for signal <raw_data<9>>.
    Found 8-bit register for signal <raw_data<8>>.
    Found 8-bit register for signal <raw_data<7>>.
    Found 8-bit register for signal <raw_data<6>>.
    Found 8-bit register for signal <raw_data<5>>.
    Found 8-bit register for signal <raw_data<4>>.
    Found 8-bit register for signal <raw_data<3>>.
    Found 16-bit register for signal <tf>.
    Found 16-bit register for signal <mt>.
    Found 16-bit register for signal <inc>.
    Found 16-bit register for signal <bt>.
    Found 16-bit register for signal <ad>.
    Found 16-bit register for signal <gt>.
    Found 16-bit register for signal <t2>.
    Found 16-bit register for signal <v2>.
    Found 16-bit register for signal <crc2>.
    Found 16-bit register for signal <hx>.
    Found 16-bit register for signal <ax>.
    Found 16-bit register for signal <hy>.
    Found 16-bit register for signal <ay>.
    Found 16-bit register for signal <hz>.
    Found 16-bit register for signal <az>.
    Found 16-bit register for signal <t>.
    Found 16-bit register for signal <v>.
    Found 16-bit register for signal <crc>.
    Found finite state machine <FSM_5> for signal <DmFSM>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <sdout>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 30                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <ByteCnt[5]_GND_79_o_add_69_OUT> created at line 194.
    Found 3-bit subtractor for signal <GND_79_o_GND_79_o_sub_11_OUT<2:0>> created at line 179.
    Found 6-bit subtractor for signal <GND_79_o_GND_79_o_sub_176_OUT<5:0>> created at line 203.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 588 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <inclin> synthesized.

Synthesizing Unit <UARTS>.
    Related source file is "C:\Work\XILINX\Projects\TEST_MIRP\UART_core.vhd".
    Found 1-bit register for signal <Rx_r>.
    Found 1-bit register for signal <TopRx>.
    Found 1-bit register for signal <TopTx>.
    Found 1-bit register for signal <TxBusy>.
    Found 1-bit register for signal <RxRDYi>.
    Found 1-bit register for signal <RxErr>.
    Found 9-bit register for signal <Tx_Reg>.
    Found 8-bit register for signal <RxDiv>.
    Found 8-bit register for signal <Rx_Reg>.
    Found 8-bit register for signal <Dout>.
    Found 9-bit register for signal <TxDiv>.
    Found 2-bit register for signal <TxFSM>.
    Found 4-bit register for signal <TxBitCnt>.
    Found 4-bit register for signal <RxBitCnt>.
    Found 3-bit register for signal <RxFSM>.
    Found finite state machine <FSM_6> for signal <TxFSM>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <RxFSM>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <RxDiv[7]_GND_80_o_add_2_OUT> created at line 97.
    Found 9-bit adder for signal <TxDiv[8]_GND_80_o_add_7_OUT> created at line 118.
    Found 4-bit adder for signal <RxBitCnt[3]_GND_80_o_add_34_OUT> created at line 213.
    Found 4-bit subtractor for signal <GND_80_o_GND_80_o_sub_15_OUT<3:0>> created at line 151.
    Found 1-bit 3-to-1 multiplexer for signal <RxFSM[2]_GND_80_o_Mux_47_o> created at line 184.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <UARTS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 9x16-bit dual-port RAM                                : 1
 9x20-bit single-port RAM                              : 1
# Adders/Subtractors                                   : 30
 10-bit adder                                          : 1
 12-bit subtractor                                     : 2
 2-bit adder                                           : 2
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 5
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 5-bit adder                                           : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 142
 1-bit register                                        : 40
 10-bit register                                       : 2
 12-bit register                                       : 2
 16-bit register                                       : 19
 2-bit register                                        : 2
 20-bit register                                       : 2
 24-bit register                                       : 3
 3-bit register                                        : 10
 32-bit register                                       : 1
 4-bit register                                        : 7
 5-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 45
 9-bit register                                        : 4
# Comparators                                          : 13
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 5
 8-bit comparator greater                              : 1
# Multiplexers                                         : 188
 1-bit 2-to-1 multiplexer                              : 84
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 30
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 11
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 9
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <proc.ngc>.
Reading core <proc_axi_pwm_0_wrapper.ngc>.
Reading core <proc_proc_sys_reset_0_wrapper.ngc>.
Reading core <proc_clock_generator_0_wrapper.ngc>.
Reading core <proc_my_can_lite_0_wrapper.ngc>.
Reading core <proc_axi_uart16550_0_wrapper.ngc>.
Reading core <proc_axi_spi_0_wrapper.ngc>.
Reading core <proc_microblaze_0_ilmb_wrapper.ngc>.
Reading core <proc_microblaze_0_dlmb_wrapper.ngc>.
Reading core <proc_mcb_ddr2_wrapper.ngc>.
Reading core <proc_axi_intc_0_wrapper.ngc>.
Reading core <proc_axi4lite_0_wrapper.ngc>.
Reading core <proc_axi_ddr_wrapper.ngc>.
Reading core <proc_microblaze_0_wrapper.ngc>.
Reading core <proc_microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <proc_microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <proc_debug_module_wrapper.ngc>.
Reading core <proc_axi_1ms_timer_wrapper.ngc>.
Reading core <proc_axi_timer_1_wrapper.ngc>.
Reading core <proc_axi_gpio_0_wrapper.ngc>.
Reading core <proc_axi_iic_0_wrapper.ngc>.
Reading core <proc_microblaze_0_bram_block_wrapper.ngc>.
Reading core <ipcore_dir/mem_res.ngc>.
Reading core <ipcore_dir/mem_sp.ngc>.
Loading core <proc_axi_pwm_0_wrapper> for timing and area information for instance <axi_pwm_0>.
Loading core <proc_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <proc_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <proc_my_can_lite_0_wrapper> for timing and area information for instance <my_can_lite_0>.
Loading core <proc_axi_uart16550_0_wrapper> for timing and area information for instance <axi_uart16550_0>.
Loading core <proc_axi_spi_0_wrapper> for timing and area information for instance <axi_spi_0>.
Loading core <proc_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <proc_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <proc_mcb_ddr2_wrapper> for timing and area information for instance <MCB_DDR2>.
Loading core <proc_axi_intc_0_wrapper> for timing and area information for instance <axi_intc_0>.
Loading core <proc_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <proc_axi_ddr_wrapper> for timing and area information for instance <axi_ddr>.
Loading core <proc_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <proc_microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <proc_microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <proc_debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <proc_axi_1ms_timer_wrapper> for timing and area information for instance <axi_1ms_timer>.
Loading core <proc_axi_timer_1_wrapper> for timing and area information for instance <axi_timer_1>.
Loading core <proc_axi_gpio_0_wrapper> for timing and area information for instance <axi_gpio_0>.
Loading core <proc_axi_iic_0_wrapper> for timing and area information for instance <axi_iic_0>.
Loading core <proc_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <proc> for timing and area information for instance <microblaze_proc>.
Loading core <mem_res> for timing and area information for instance <adc_mem_res>.
Loading core <mem_sp> for timing and area information for instance <adc_mem_sp>.
WARNING:Xst:1710 - FF/Latch <ich_select_res_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ich_select_res_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ich_select_res_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2404 -  FFs/Latches <ich_select_res<2:1>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <UARTS>.
The following registers are absorbed into counter <TxBitCnt>: 1 register on signal <TxBitCnt>.
The following registers are absorbed into counter <TxDiv>: 1 register on signal <TxDiv>.
The following registers are absorbed into counter <RxBitCnt>: 1 register on signal <RxBitCnt>.
Unit <UARTS> synthesized (advanced).

Synthesizing (advanced) Unit <ads1256>.
The following registers are absorbed into counter <inum_points>: 1 register on signal <inum_points>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ads1256> synthesized (advanced).

Synthesizing (advanced) Unit <max1227_aver>.
The following registers are absorbed into counter <sclock.count>: 1 register on signal <sclock.count>.
The following registers are absorbed into counter <count_ch>: 1 register on signal <count_ch>.
The following registers are absorbed into counter <gen_aver.co_avr>: 1 register on signal <gen_aver.co_avr>.
INFO:Xst:3231 - The small RAM <Mram_ch_out> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <count_ch_q>    |          |
    |     diA            | connected to signal <in_ch<19:4>>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <adr[3]_GND_8_o_mux_109_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <gen_aver.add_dat> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_ch_buf> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 20-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <count_ch>      |          |
    |     diA            | connected to signal <in_ch>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <max1227_aver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 9x16-bit dual-port distributed RAM                    : 1
 9x20-bit single-port distributed RAM                  : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 1
 20-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 3
 3-bit subtractor                                      : 5
 5-bit adder                                           : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 10
 12-bit down counter                                   : 2
 2-bit up counter                                      : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 958
 Flip-Flops                                            : 958
# Comparators                                          : 13
 3-bit comparator greater                              : 2
 3-bit comparator lessequal                            : 2
 4-bit comparator greater                              : 3
 5-bit comparator greater                              : 5
 8-bit comparator greater                              : 1
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 121
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 30
 32-bit 2-to-1 multiplexer                             : 11
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 20
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 9
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <control_reg_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <control_reg_0> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_0> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_1> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_2> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_0> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_3> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_1> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_4> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_2> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_5> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_3> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_6> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_4> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_7> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_5> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_8> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_6> 
INFO:Xst:2261 - The FF/Latch <addr_res_counter.addra_x_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_res_9> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_7> 
INFO:Xst:2261 - The FF/Latch <addr_sp_counter.addra_x_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_mem_addra_sp_8> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <ADC_SP_FSM[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 ch1      | 0001
 prep_ch2 | 0010
 ch2      | 0011
 prep_ch3 | 0100
 ch3      | 0101
 prep_ch4 | 0110
 ch4      | 0111
 ending   | 1000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <ADC_RES_FSM[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 ch1      | 01
 prep_ch2 | unreached
 ch2      | unreached
 prep_ch3 | unreached
 ch3      | unreached
 prep_ch4 | unreached
 ch4      | unreached
 ending   | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Incl/FSM_5> on signal <DmFSM[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 send_cmd   | 001
 send_data1 | 010
 send_data2 | 011
 rcv_data   | 100
 ending     | 101
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Incl/FSM_4> on signal <sdout[1:2]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00
 10000011 | 01
 10000000 | 10
 10101010 | 11
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Incl/i_uarts/FSM_6> on signal <TxFSM[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 load_tx  | 01
 shift_tx | 11
 stop_tx  | 10
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Incl/i_uarts/FSM_7> on signal <RxFSM[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 start_rx | 001
 shift_rx | 010
 edge_rx  | 011
 stop_rx  | 100
 rxovf    | 101
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gen_adc_max1227.spi_adc/FSM_2> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc_RES/FSM_3> on signal <CLLT_ADCS_FSM[1:4]> with user encoding.
Optimizing FSM <adc_SP/FSM_3> on signal <CLLT_ADCS_FSM[1:4]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 0000
 write_adc_reg1    | 0001
 write_adc_reg2    | 0010
 write_adc_reg3    | 0011
 self_cal1         | 0100
 self_cal2         | 0101
 self_cal3         | 0110
 read_adc_com_prep | 0111
 rdata1            | 1000
 rdata2            | 1001
 read_delay1       | 1010
 read_clk_forming1 | 1011
 read_clk_forming2 | 1100
 read_ending1      | 1101
 read_ending2      | 1110
-------------------------------
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    t03 in unit <top>


  List of register instances with asynchronous set or reset and opposite initialization value:
    transit_points_2 in unit <ads1256>
    transit_points_0 in unit <ads1256>
    delay_4 in unit <ads1256>
    delay_2 in unit <ads1256>
    delay_1 in unit <ads1256>
    delay_0 in unit <ads1256>
    count_byte_2 in unit <ads1256>
    count_byte_1 in unit <ads1256>


Optimizing unit <pll3> ...

Optimizing unit <top> ...

Optimizing unit <inclin> ...

Optimizing unit <UARTS> ...

Optimizing unit <max1227_aver> ...

Optimizing unit <ads1256> ...
WARNING:Xst:2677 - Node <Incl/incl_data_rdy> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Incl/i_uarts/RxErr> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.co_avr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.co_avr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.co_avr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.co_avr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_buf1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/Mram_ch_out3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/dat_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/in_ch_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/gen_aver.add_dat_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/end_cycle> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_pr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_byte_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/count_ch_q_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/count_ch_q_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/count_ch_q_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/count_ch_q_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/read_buf_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <gen_adc_max1227.spi_adc/din_q> of sequential type is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <ich_select_res> is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <Incl/Byte_to_Send_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Incl/Byte_to_Send_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Incl/i_uarts/Tx_Reg_8> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <start_ADC_res> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ADC_RES_FSM_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <Incl/i_uarts/TxDiv_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <gen_adc_max1227.spi_adc/sclock.count_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <adc_RES/byte_send_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_RES/byte_send_2> 
INFO:Xst:2261 - The FF/Latch <adc_RES/byte_send_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adc_RES/byte_send_4> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 31.
WARNING:Xst:387 - The KEEP property attached to the net <microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:1426 - The value init of the FF/Latch adc_SP/transit_points_2_LD hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 0.
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_pwm_0> is equivalent to the following 3 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <axi_pwm_0> is equivalent to the following 2 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <axi_pwm_0> is equivalent to the following FF/Latch : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_pwm_0> is equivalent to the following 3 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_2> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_3> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_bsp/error_frame> in Unit <my_can_lite_0> is equivalent to the following FF/Latch : <my_can_lite_0/i_can_top/i_can_bsp/error_frame_1> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_bsp/rx_err_cnt_7> in Unit <my_can_lite_0> is equivalent to the following FF/Latch : <my_can_lite_0/i_can_top/i_can_bsp/rx_err_cnt_7_1> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_btl/sample_point> in Unit <my_can_lite_0> is equivalent to the following 2 FFs/Latches : <my_can_lite_0/i_can_top/i_can_btl/sample_point_1> <my_can_lite_0/i_can_top/i_can_btl/sample_point_2> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_btl/sampled_bit> in Unit <my_can_lite_0> is equivalent to the following 2 FFs/Latches : <my_can_lite_0/i_can_top/i_can_btl/sampled_bit_1> <my_can_lite_0/i_can_top/i_can_btl/sampled_bit_2> 
INFO:Xst:2260 - The FF/Latch <axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_spi_0> is equivalent to the following FF/Latch : <axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_spi_0/bus2ip_reset_int_core> in Unit <axi_spi_0> is equivalent to the following 3 FFs/Latches : <axi_spi_0/bus2ip_reset_int_core_1> <axi_spi_0/bus2ip_reset_int_core_2> <axi_spi_0/bus2ip_reset_int_core_3> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_intc_0> is equivalent to the following 2 FFs/Latches : <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 4 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_4> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i> in Unit <axi_ddr> is equivalent to the following FF/Latch : <axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_1ms_timer> is equivalent to the following 2 FFs/Latches : <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_1ms_timer> is equivalent to the following FF/Latch : <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_1ms_timer> is equivalent to the following FF/Latch : <axi_1ms_timer/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_1> is equivalent to the following FF/Latch : <axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_1> is equivalent to the following FF/Latch : <axi_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_pwm_0> is equivalent to the following 3 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_2> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_3> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <axi_pwm_0> is equivalent to the following FF/Latch : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_pwm_0> is equivalent to the following 3 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <axi_pwm_0> is equivalent to the following 2 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_bsp/error_frame> in Unit <my_can_lite_0> is equivalent to the following FF/Latch : <my_can_lite_0/i_can_top/i_can_bsp/error_frame_1> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_bsp/rx_err_cnt_7> in Unit <my_can_lite_0> is equivalent to the following FF/Latch : <my_can_lite_0/i_can_top/i_can_bsp/rx_err_cnt_7_1> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_btl/sample_point> in Unit <my_can_lite_0> is equivalent to the following 2 FFs/Latches : <my_can_lite_0/i_can_top/i_can_btl/sample_point_1> <my_can_lite_0/i_can_top/i_can_btl/sample_point_2> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_btl/sampled_bit> in Unit <my_can_lite_0> is equivalent to the following 2 FFs/Latches : <my_can_lite_0/i_can_top/i_can_btl/sampled_bit_1> <my_can_lite_0/i_can_top/i_can_btl/sampled_bit_2> 
INFO:Xst:2260 - The FF/Latch <axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_spi_0> is equivalent to the following FF/Latch : <axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_spi_0/bus2ip_reset_int_core> in Unit <axi_spi_0> is equivalent to the following 3 FFs/Latches : <axi_spi_0/bus2ip_reset_int_core_1> <axi_spi_0/bus2ip_reset_int_core_2> <axi_spi_0/bus2ip_reset_int_core_3> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_intc_0> is equivalent to the following 2 FFs/Latches : <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 4 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_4> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i> in Unit <axi_ddr> is equivalent to the following FF/Latch : <axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_1ms_timer> is equivalent to the following 2 FFs/Latches : <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_1ms_timer> is equivalent to the following FF/Latch : <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_1ms_timer> is equivalent to the following FF/Latch : <axi_1ms_timer/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_1> is equivalent to the following FF/Latch : <axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_1> is equivalent to the following FF/Latch : <axi_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_pwm_0> is equivalent to the following 3 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_2> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_3> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1> in Unit <axi_pwm_0> is equivalent to the following FF/Latch : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_pwm_0> is equivalent to the following 3 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3> 
INFO:Xst:2260 - The FF/Latch <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2> in Unit <axi_pwm_0> is equivalent to the following 2 FFs/Latches : <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_1> <axi_pwm_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2_2> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_bsp/error_frame> in Unit <my_can_lite_0> is equivalent to the following FF/Latch : <my_can_lite_0/i_can_top/i_can_bsp/error_frame_1> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_bsp/rx_err_cnt_7> in Unit <my_can_lite_0> is equivalent to the following FF/Latch : <my_can_lite_0/i_can_top/i_can_bsp/rx_err_cnt_7_1> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_btl/sample_point> in Unit <my_can_lite_0> is equivalent to the following 2 FFs/Latches : <my_can_lite_0/i_can_top/i_can_btl/sample_point_1> <my_can_lite_0/i_can_top/i_can_btl/sample_point_2> 
INFO:Xst:2260 - The FF/Latch <my_can_lite_0/i_can_top/i_can_btl/sampled_bit> in Unit <my_can_lite_0> is equivalent to the following 2 FFs/Latches : <my_can_lite_0/i_can_top/i_can_btl/sampled_bit_1> <my_can_lite_0/i_can_top/i_can_btl/sampled_bit_2> 
INFO:Xst:2260 - The FF/Latch <axi_spi_0/bus2ip_reset_int_core> in Unit <axi_spi_0> is equivalent to the following 3 FFs/Latches : <axi_spi_0/bus2ip_reset_int_core_1> <axi_spi_0/bus2ip_reset_int_core_2> <axi_spi_0/bus2ip_reset_int_core_3> 
INFO:Xst:2260 - The FF/Latch <axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_spi_0> is equivalent to the following FF/Latch : <axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3> in Unit <MCB_DDR2> is equivalent to the following FF/Latch : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_2> 
INFO:Xst:2260 - The FF/Latch <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1> in Unit <MCB_DDR2> is equivalent to the following 2 FFs/Latches : <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1> <MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_2> 
INFO:Xst:2260 - The FF/Latch <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_intc_0> is equivalent to the following 2 FFs/Latches : <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_intc_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 4 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_4> 
INFO:Xst:2260 - The FF/Latch <axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i> in Unit <axi_ddr> is equivalent to the following FF/Latch : <axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_1ms_timer> is equivalent to the following FF/Latch : <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_1ms_timer> is equivalent to the following FF/Latch : <axi_1ms_timer/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_1ms_timer> is equivalent to the following 2 FFs/Latches : <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_1ms_timer/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <axi_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_1> is equivalent to the following FF/Latch : <axi_timer_1/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_1> is equivalent to the following FF/Latch : <axi_timer_1/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) slow.ccc_15 has(ve) been backward balanced into : slow.ccc_15_BRB0 .
	Register(s) slow.ccc_19 has(ve) been backward balanced into : slow.ccc_19_BRB0 slow.ccc_19_BRB1 slow.ccc_19_BRB2.
	Register(s) slow.ccc_20 has(ve) been backward balanced into : slow.ccc_20_BRB0 .
	Register(s) slow.ccc_23 has(ve) been backward balanced into : slow.ccc_23_BRB0 .
Unit <top> processed.
Replicating register adc_SP/SPI_CLK to handle IOB=TRUE attribute
Replicating register adc_RES/SPI_CLK to handle IOB=TRUE attribute
Replicating register adc_SP/DOUT to handle IOB=TRUE attribute
Replicating register adc_RES/DOUT to handle IOB=TRUE attribute
Replicating register adc_SP/CS1 to handle IOB=TRUE attribute
Replicating register adc_RES/CS1 to handle IOB=TRUE attribute
Replicating register Incl/i_uarts/Tx_Reg_0 to handle IOB=TRUE attribute
Replicating register gen_adc_max1227.spi_adc/sclk_qq to handle IOB=TRUE attribute


Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 950
 Flip-Flops                                            : 950

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11473
#      GND                         : 25
#      INV                         : 151
#      LUT1                        : 127
#      LUT2                        : 824
#      LUT3                        : 1675
#      LUT4                        : 1349
#      LUT5                        : 1751
#      LUT6                        : 3358
#      LUT6_2                      : 80
#      MULT_AND                    : 19
#      MUXCY                       : 526
#      MUXCY_L                     : 515
#      MUXF7                       : 274
#      MUXF8                       : 47
#      VCC                         : 19
#      XORCY                       : 733
# FlipFlops/Latches                : 7945
#      FD                          : 870
#      FDC                         : 362
#      FDC_1                       : 6
#      FDCE                        : 397
#      FDE                         : 1915
#      FDE_1                       : 8
#      FDP                         : 25
#      FDP_1                       : 1
#      FDPE                        : 23
#      FDR                         : 1910
#      FDR_1                       : 1
#      FDRE                        : 2234
#      FDRE_1                      : 1
#      FDS                         : 51
#      FDSE                        : 138
#      LD                          : 1
#      LDC                         : 1
#      ODDR2                       : 1
# RAMS                             : 140
#      RAM16X1D                    : 2
#      RAM32M                      : 21
#      RAM32X1D                    : 64
#      RAM64X1D                    : 8
#      RAMB16BWER                  : 44
#      RAMB8BWER                   : 1
# Shift Registers                  : 277
#      SRL16                       : 1
#      SRL16E                      : 68
#      SRLC16E                     : 203
#      SRLC32E                     : 5
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 84
#      IBUF                        : 7
#      IBUFG                       : 1
#      IOBUF                       : 27
#      IOBUFDS                     : 2
#      OBUF                        : 24
#      OBUFT                       : 22
#      OBUFTDS                     : 1
# DSPs                             : 8
#      DSP48A1                     : 8
# Others                           : 80
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      BUFPLL_MCB                  : 1
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 43
#      PLL_ADV                     : 2
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:            7927  out of  30064    26%  
 Number of Slice LUTs:                 9824  out of  15032    65%  
    Number used as Logic:              9315  out of  15032    61%  
    Number used as Memory:              509  out of   3664    13%  
       Number used as RAM:              232
       Number used as SRL:              277

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13523
   Number with an unused Flip Flop:    5596  out of  13523    41%  
   Number with an unused LUT:          3699  out of  13523    27%  
   Number of fully used LUT-FF pairs:  4228  out of  13523    31%  
   Number of unique control sets:       559

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  81  out of    186    43%  
    IOB Flip Flops/Latches:              18

Specific Feature Utilization:
 Number of Block RAM/FIFO:               45  out of     52    86%  
    Number using Block RAM only:         45
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of DSP48A1s:                      8  out of     38    21%  
 Number of PLL_ADVs:                      2  out of      2   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                              | Clock buffer(FF name)                                                                                                             | Load  |
----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
clock_module/pll_base_inst/CLKOUT0                                                                        | BUFG                                                                                                                              | 33    |
clock_module/pll_base_inst/CLKOUT3                                                                        | BUFG                                                                                                                              | 8     |
clock_module/pll_base_inst/CLKOUT1                                                                        | BUFG                                                                                                                              | 27    |
t01                                                                                                       | NONE(t02)                                                                                                                         | 3     |
clock_module/pll_base_inst/CLKOUT2                                                                        | BUFG                                                                                                                              | 696   |
clock_module/pll_base_inst/CLKOUT4                                                                        | BUFG                                                                                                                              | 32    |
adc_SP/clk_2m                                                                                             | NONE(adc_SP/inum_points_11)                                                                                                       | 78    |
adc_RES/clk_2m                                                                                            | NONE(adc_RES/inum_points_11)                                                                                                      | 76    |
clock_module/pll_base_inst/CLKOUT0                                                                        | PLL_ADV:CLKOUT2                                                                                                                   | 7160  |
microblaze_proc/debug_module/Interrupt(microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1:O)| NONE(*)(microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6)                                                            | 1     |
microblaze_proc/debug_module/debug_module/drck_i                                                          | BUFG                                                                                                                              | 212   |
microblaze_proc/debug_module/Ext_JTAG_UPDATE                                                              | NONE(microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
reset_t02_AND_241_o(reset_t02_AND_241_o1:O)                                                               | NONE(*)(t03_LDC)                                                                                                                  | 1     |
clock_module/pll_base_inst/LOCKED                                                                         | NONE(adc_SP/transit_points_2_LD)                                                                                                  | 1     |
----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.886ns (Maximum Frequency: 101.156MHz)
   Minimum input arrival time before clock: 7.268ns
   Maximum output required time after clock: 9.618ns
   Maximum combinational path delay: 4.649ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module/pll_base_inst/CLKOUT0'
  Clock period: 5.698ns (frequency: 175.512MHz)
  Total number of paths / destination ports: 1236698 / 19301
-------------------------------------------------------------------------
Delay:               11.395ns (Levels of Logic = 13)
  Source:            microblaze_proc/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:       microblaze_proc/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant (FF)
  Source Clock:      clock_module/pll_base_inst/CLKOUT0 rising 0.5X
  Destination Clock: clock_module/pll_base_inst/CLKOUT0 rising 0.5X

  Data Path: microblaze_proc/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to microblaze_proc/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.447   1.028  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>)
     LUT3:I2->O           17   0.205   1.372  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0323<1>)
     LUT6:I1->O           22   0.203   1.238  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[7].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1 (M_AXI_ARVALID<7>)
     end scope: 'microblaze_proc/axi4lite_0:M_AXI_ARVALID<7>'
     begin scope: 'microblaze_proc/axi_spi_0:S_AXI_ARVALID'
     LUT6:I4->O            2   0.203   0.981  axi_spi_0/AXI_SPI_CORE_INTERFACE_I/ip2Bus_WrAck_int_SW0 (N18)
     LUT6:I0->O            5   0.203   0.943  axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1 (S_AXI_WREADY)
     end scope: 'microblaze_proc/axi_spi_0:S_AXI_WREADY'
     begin scope: 'microblaze_proc/axi4lite_0:M_AXI_WREADY<7>'
     LUT3:I0->O            1   0.205   0.827  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh1)
     LUT6:I2->O            1   0.203   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh5 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh)
     MUXF7:I1->O           1   0.140   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s2_low_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           4   0.144   0.684  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s3_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT6:I5->O            7   0.205   1.002  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0 (N40)
     LUT6:I3->O            3   0.205   0.651  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready)
     LUT6:I5->O            1   0.205   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant_glue_set)
     FDR:D                     0.102          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/any_grant
    ----------------------------------------
    Total                     11.395ns (2.670ns logic, 8.725ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module/pll_base_inst/CLKOUT3'
  Clock period: 3.055ns (frequency: 327.386MHz)
  Total number of paths / destination ports: 14 / 8
-------------------------------------------------------------------------
Delay:               1.527ns (Levels of Logic = 0)
  Source:            s02 (FF)
  Destination:       s03 (FF)
  Source Clock:      clock_module/pll_base_inst/CLKOUT3 rising
  Destination Clock: clock_module/pll_base_inst/CLKOUT3 falling

  Data Path: s02 to s03
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  s02 (s02)
     FDR_1:R                   0.430          s03
    ----------------------------------------
    Total                      1.527ns (0.877ns logic, 0.650ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module/pll_base_inst/CLKOUT1'
  Clock period: 5.467ns (frequency: 182.909MHz)
  Total number of paths / destination ports: 2657 / 27
-------------------------------------------------------------------------
Delay:               5.467ns (Levels of Logic = 7)
  Source:            slow.ccc_15_BRB0 (FF)
  Destination:       slow.ccc_7 (FF)
  Source Clock:      clock_module/pll_base_inst/CLKOUT1 rising
  Destination Clock: clock_module/pll_base_inst/CLKOUT1 rising

  Data Path: slow.ccc_15_BRB0 to slow.ccc_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.808  slow.ccc_15_BRB0 (slow.ccc_15_BRB0)
     LUT3:I0->O            1   0.205   0.580  Mmux_slow.ccc[23]_GND_7_o_mux_4_OUT71 (slow.ccc_15)
     LUT1:I0->O            1   0.205   0.000  Madd_slow.ccc[23]_GND_7_o_add_1_OUT_cy<15>_rt (Madd_slow.ccc[23]_GND_7_o_add_1_OUT_cy<15>_rt)
     MUXCY:S->O            1   0.172   0.000  Madd_slow.ccc[23]_GND_7_o_add_1_OUT_cy<15> (Madd_slow.ccc[23]_GND_7_o_add_1_OUT_cy<15>)
     XORCY:CI->O           2   0.180   0.617  Madd_slow.ccc[23]_GND_7_o_add_1_OUT_xor<16> (slow.ccc[23]_GND_7_o_add_1_OUT<16>)
     LUT3:I2->O            2   0.205   0.721  t01_PWR_7_o_MUX_129_o<23>12 (t01_PWR_7_o_MUX_129_o<23>12)
     LUT6:I4->O            5   0.203   0.819  t01_PWR_7_o_MUX_129_o<23>13 (t01_PWR_7_o_MUX_129_o<23>1)
     LUT3:I1->O            1   0.203   0.000  Mmux_slow.ccc[23]_GND_7_o_mux_4_OUT21 (slow.ccc[23]_GND_7_o_mux_4_OUT<10>)
     FDC:D                     0.102          slow.ccc_10
    ----------------------------------------
    Total                      5.467ns (1.922ns logic, 3.545ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 't01'
  Clock period: 4.764ns (frequency: 209.925MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               2.382ns (Levels of Logic = 1)
  Source:            t02 (FF)
  Destination:       t03_C (FF)
  Source Clock:      t01 rising
  Destination Clock: t01 falling

  Data Path: t02 to t03_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              4   0.447   0.684  t02 (t02)
     LUT2:I1->O            2   0.205   0.616  reset_t02_AND_241_o1 (reset_t02_AND_241_o)
     FDP_1:PRE                 0.430          t03_P
    ----------------------------------------
    Total                      2.382ns (1.082ns logic, 1.300ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module/pll_base_inst/CLKOUT2'
  Clock period: 5.845ns (frequency: 171.093MHz)
  Total number of paths / destination ports: 7360 / 1335
-------------------------------------------------------------------------
Delay:               5.845ns (Levels of Logic = 2)
  Source:            Incl/ByteCnt_5 (FF)
  Destination:       Incl/crc_15 (FF)
  Source Clock:      clock_module/pll_base_inst/CLKOUT2 rising
  Destination Clock: clock_module/pll_base_inst/CLKOUT2 rising

  Data Path: Incl/ByteCnt_5 to Incl/crc_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            38   0.447   1.741  Incl/ByteCnt_5 (Incl/ByteCnt_5)
     LUT6:I0->O           10   0.203   0.857  Incl/GND_79_o_ByteCnt[5]_equal_230_o<5>1 (Incl/GND_79_o_ByteCnt[5]_equal_230_o)
     LUT5:I4->O          288   0.205   2.069  Incl/_n1727_inv1 (Incl/_n1727_inv)
     FDE:CE                    0.322          Incl/inc_0
    ----------------------------------------
    Total                      5.845ns (1.177ns logic, 4.668ns route)
                                       (20.1% logic, 79.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_module/pll_base_inst/CLKOUT4'
  Clock period: 1.371ns (frequency: 729.262MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.371ns (Levels of Logic = 1)
  Source:            ff_16 (FF)
  Destination:       ff_16 (FF)
  Source Clock:      clock_module/pll_base_inst/CLKOUT4 rising
  Destination Clock: clock_module/pll_base_inst/CLKOUT4 rising

  Data Path: ff_16 to ff_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.617  ff_16 (ff_16)
     LUT3:I2->O            1   0.205   0.000  Mmux_ff[31]_ff[31]_mux_38_OUT315 (ff[31]_ff[31]_mux_38_OUT<16>)
     FDE:D                     0.102          ff_16
    ----------------------------------------
    Total                      1.371ns (0.754ns logic, 0.617ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc_SP/clk_2m'
  Clock period: 6.151ns (frequency: 162.569MHz)
  Total number of paths / destination ports: 2145 / 144
-------------------------------------------------------------------------
Delay:               6.151ns (Levels of Logic = 4)
  Source:            adc_SP/delay_0_C_0 (FF)
  Destination:       adc_SP/transit_points_1 (FF)
  Source Clock:      adc_SP/clk_2m rising
  Destination Clock: adc_SP/clk_2m rising

  Data Path: adc_SP/delay_0_C_0 to adc_SP/transit_points_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  adc_SP/delay_0_C_0 (adc_SP/delay_0_C_0)
     LUT3:I1->O           33   0.203   1.670  adc_SP/delay_01 (adc_SP/delay_0)
     LUT6:I0->O            3   0.203   0.651  adc_SP/_n0335_inv11 (adc_SP/_n0335_inv1)
     LUT5:I4->O            1   0.205   0.684  adc_SP/_n0455_inv3_SW0 (N155)
     LUT6:I4->O            5   0.203   0.714  adc_SP/_n0455_inv3 (adc_SP/_n0455_inv)
     FDCE:CE                   0.322          adc_SP/transit_points_1
    ----------------------------------------
    Total                      6.151ns (1.583ns logic, 4.568ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc_RES/clk_2m'
  Clock period: 6.151ns (frequency: 162.569MHz)
  Total number of paths / destination ports: 2075 / 140
-------------------------------------------------------------------------
Delay:               6.151ns (Levels of Logic = 4)
  Source:            adc_RES/delay_0_C_0 (FF)
  Destination:       adc_RES/transit_points_1 (FF)
  Source Clock:      adc_RES/clk_2m rising
  Destination Clock: adc_RES/clk_2m rising

  Data Path: adc_RES/delay_0_C_0 to adc_RES/transit_points_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.447   0.849  adc_RES/delay_0_C_0 (adc_RES/delay_0_C_0)
     LUT3:I1->O           33   0.203   1.670  adc_RES/delay_01 (adc_RES/delay_0)
     LUT6:I0->O            3   0.203   0.651  adc_RES/_n0335_inv11 (adc_RES/_n0335_inv1)
     LUT5:I4->O            1   0.205   0.684  adc_RES/_n0455_inv3_SW0 (N157)
     LUT6:I4->O            5   0.203   0.714  adc_RES/_n0455_inv3 (adc_RES/_n0455_inv)
     FDCE:CE                   0.322          adc_RES/transit_points_1
    ----------------------------------------
    Total                      6.151ns (1.583ns logic, 4.568ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'microblaze_proc/debug_module/debug_module/drck_i'
  Clock period: 6.953ns (frequency: 143.817MHz)
  Total number of paths / destination ports: 346 / 250
-------------------------------------------------------------------------
Delay:               3.477ns (Levels of Logic = 11)
  Source:            microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      microblaze_proc/debug_module/debug_module/drck_i falling
  Destination Clock: microblaze_proc/debug_module/debug_module/drck_i rising

  Data Path: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.447   0.924  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.203   1.132  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'microblaze_proc/debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_proc/microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.477ns (1.421ns logic, 2.056ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'microblaze_proc/debug_module/Ext_JTAG_UPDATE'
  Clock period: 9.886ns (frequency: 101.156MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               4.943ns (Levels of Logic = 4)
  Source:            microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      microblaze_proc/debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: microblaze_proc/debug_module/Ext_JTAG_UPDATE rising

  Data Path: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.203   0.961  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'microblaze_proc/debug_module:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_proc/microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_1139_o_PWR_204_o_MUX_6605_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_1139_o_PWR_204_o_MUX_6605_o11)
     LUT4:I3->O           10   0.205   0.856  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.322          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      4.943ns (1.380ns logic, 3.563ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_module/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.307ns (Levels of Logic = 3)
  Source:            MRX (PAD)
  Destination:       Incl/i_uarts/RxFSM_FSM_FFd3 (FF)
  Destination Clock: clock_module/pll_base_inst/CLKOUT2 rising

  Data Path: MRX to Incl/i_uarts/RxFSM_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.580  MRX_IBUF (MRX_IBUF)
     LUT2:I1->O            3   0.205   0.995  Incl/Mmux_rawrx11 (Incl/rawrx)
     LUT6:I1->O            1   0.203   0.000  Incl/i_uarts/RxFSM_FSM_FFd3-In1 (Incl/i_uarts/RxFSM_FSM_FFd3-In)
     FDC:D                     0.102          Incl/i_uarts/RxFSM_FSM_FFd3
    ----------------------------------------
    Total                      3.307ns (1.732ns logic, 1.575ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc_SP/clk_2m'
  Total number of paths / destination ports: 95 / 74
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 3)
  Source:            ADC_nINT_SP (PAD)
  Destination:       adc_SP/inum_points_11 (FF)
  Destination Clock: adc_SP/clk_2m rising

  Data Path: ADC_nINT_SP to adc_SP/inum_points_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.498  ADC_nINT_SP_IBUF (ADC_nINT_SP_IBUF)
     LUT6:I1->O            3   0.203   0.651  adc_SP/_n0702_inv111 (adc_SP/_n0702_inv11)
     LUT6:I5->O           12   0.205   0.908  adc_SP/_n0583_inv1 (adc_SP/_n0583_inv)
     FDCE:CE                   0.322          adc_SP/inum_points_0
    ----------------------------------------
    Total                      5.010ns (1.952ns logic, 3.058ns route)
                                       (39.0% logic, 61.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc_RES/clk_2m'
  Total number of paths / destination ports: 97 / 72
-------------------------------------------------------------------------
Offset:              5.028ns (Levels of Logic = 3)
  Source:            ADC_nINT_RES (PAD)
  Destination:       adc_RES/inum_points_11 (FF)
  Destination Clock: adc_RES/clk_2m rising

  Data Path: ADC_nINT_RES to adc_RES/inum_points_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.222   1.517  ADC_nINT_RES_IBUF (ADC_nINT_RES_IBUF)
     LUT6:I1->O            3   0.203   0.651  adc_RES/_n0702_inv111 (adc_RES/_n0702_inv11)
     LUT6:I5->O           12   0.205   0.908  adc_RES/_n0583_inv1 (adc_RES/_n0583_inv)
     FDCE:CE                   0.322          adc_RES/inum_points_0
    ----------------------------------------
    Total                      5.028ns (1.952ns logic, 3.076ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_module/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 515 / 484
-------------------------------------------------------------------------
Offset:              4.387ns (Levels of Logic = 3)
  Source:            microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG (PAD)
  Destination:       microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Destination Clock: clock_module/pll_base_inst/CLKOUT0 rising 0.5X

  Data Path: microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0:UOREFRSHFLAG to microblaze_proc/MCB_DDR2/MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:UOREFRSHFLAG      11   0.000   1.247  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/uo_refrsh_flag)
     LUT6:I0->O            4   0.203   0.684  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o<2>1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_9_o_equal_238_o)
     LUT6:I5->O            2   0.205   0.721  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4)
     LUT6:I4->O            8   0.203   0.802  MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1 (MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv)
     FDRE:CE                   0.322          MCB_DDR2/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    ----------------------------------------
    Total                      4.387ns (0.933ns logic, 3.454ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'microblaze_proc/debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 184 / 128
-------------------------------------------------------------------------
Offset:              3.185ns (Levels of Logic = 11)
  Source:            microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: microblaze_proc/debug_module/debug_module/drck_i rising

  Data Path: microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.079  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.203   1.132  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'microblaze_proc/debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_proc/microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.203   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.102          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.185ns (0.974ns logic, 2.211ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'microblaze_proc/debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              7.268ns (Levels of Logic = 6)
  Source:            microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: microblaze_proc/debug_module/Ext_JTAG_UPDATE falling

  Data Path: microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   0.907  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (debug_module/sel)
     LUT5:I3->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.203   0.579  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.430          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      7.268ns (1.648ns logic, 5.620ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_module/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1335 / 152
-------------------------------------------------------------------------
Offset:              8.274ns (Levels of Logic = 13)
  Source:            microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      clock_module/pll_base_inst/CLKOUT0 rising 0.5X

  Data Path: microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.447   1.186  axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT3:I0->O           97   0.205   2.105  axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'microblaze_proc/axi_ddr:S_AXI_RVALID<0>'
     begin scope: 'microblaze_proc/microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O           30   0.203   1.492  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle)
     LUT6:I3->O            1   0.205   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.172   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       34   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      451   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO        1   0.019   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<2>)
     MUXCY_L:CI->LO      584   0.019   2.107  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      8.274ns (1.384ns logic, 6.890ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adc_SP/clk_2m'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            adc_SP/DOUT_1 (FF)
  Destination:       ADC_MOSI_SP (PAD)
  Source Clock:      adc_SP/clk_2m rising

  Data Path: adc_SP/DOUT_1 to ADC_MOSI_SP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  adc_SP/DOUT_1 (adc_SP/DOUT_1)
     OBUF:I->O                 2.571          ADC_MOSI_SP_OBUF (ADC_MOSI_SP)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'adc_RES/clk_2m'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            adc_RES/DOUT_1 (FF)
  Destination:       ADC_MOSI_RES (PAD)
  Source Clock:      adc_RES/clk_2m rising

  Data Path: adc_RES/DOUT_1 to ADC_MOSI_RES
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  adc_RES/DOUT_1 (adc_RES/DOUT_1)
     OBUF:I->O                 2.571          ADC_MOSI_RES_OBUF (ADC_MOSI_RES)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_module/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.735ns (Levels of Logic = 2)
  Source:            gen_adc_max1227.spi_adc/busy (FF)
  Destination:       adc_max1227_cs (PAD)
  Source Clock:      clock_module/pll_base_inst/CLKOUT2 rising

  Data Path: gen_adc_max1227.spi_adc/busy to adc_max1227_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.932  gen_adc_max1227.spi_adc/busy (gen_adc_max1227.spi_adc/busy)
     INV:I->O              1   0.206   0.579  gen_adc_max1227.spi_adc/csn1_INV_0 (adc_max1227_cs_OBUF)
     OBUF:I->O                 2.571          adc_max1227_cs_OBUF (adc_max1227_cs)
    ----------------------------------------
    Total                      4.735ns (3.224ns logic, 1.511ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_module/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              4.593ns (Levels of Logic = 2)
  Source:            s02 (FF)
  Destination:       ADC_CLK_RES (PAD)
  Source Clock:      clock_module/pll_base_inst/CLKOUT3 rising

  Data Path: s02 to ADC_CLK_RES
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.755  s02 (s02)
     LUT2:I0->O            2   0.203   0.616  ADC_CLK_RES1 (ADC_CLK_SP_OBUF)
     OBUF:I->O                 2.571          ADC_CLK_RES_OBUF (ADC_CLK_RES)
    ----------------------------------------
    Total                      4.593ns (3.221ns logic, 1.372ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_proc/debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              6.767ns (Levels of Logic = 8)
  Source:            microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      microblaze_proc/debug_module/Ext_JTAG_UPDATE falling

  Data Path: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.447   1.062  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.203   0.774  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'microblaze_proc/debug_module:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_proc/microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.205   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_proc/microblaze_0:DBG_TDO'
     begin scope: 'microblaze_proc/debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      6.767ns (1.669ns logic, 5.098ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_proc/debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 201 / 1
-------------------------------------------------------------------------
Offset:              9.618ns (Levels of Logic = 9)
  Source:            microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      microblaze_proc/debug_module/debug_module/drck_i rising

  Data Path: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to microblaze_proc/debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.447   1.608  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.203   0.924  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.203   0.827  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I2->O            1   0.203   0.684  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.203   0.808  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.205   0.944  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_proc/microblaze_0:DBG_TDO'
     begin scope: 'microblaze_proc/debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.203   0.827  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.203   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      9.618ns (2.073ns logic, 7.545ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 725 / 679
-------------------------------------------------------------------------
Delay:               4.649ns (Levels of Logic = 2)
  Source:            ADC_MISO_SP (PAD)
  Destination:       IO<5> (PAD)

  Data Path: ADC_MISO_SP to IO<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.856  ADC_MISO_SP_IBUF (IO_5_OBUF)
     OBUF:I->O                 2.571          IO_5_OBUF (IO<5>)
    ----------------------------------------
    Total                      4.649ns (3.793ns logic, 0.856ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock adc_RES/clk_2m
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
adc_RES/clk_2m                    |    6.151|         |         |         |
clock_module/pll_base_inst/CLKOUT2|    3.684|         |         |         |
clock_module/pll_base_inst/LOCKED |    7.215|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_SP/clk_2m
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
adc_SP/clk_2m                     |    6.151|         |         |         |
clock_module/pll_base_inst/CLKOUT2|    3.485|         |         |         |
clock_module/pll_base_inst/LOCKED |    7.215|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_module/pll_base_inst/CLKOUT0
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
adc_RES/clk_2m                                  |    1.576|         |         |         |
adc_SP/clk_2m                                   |    1.520|         |         |         |
clock_module/pll_base_inst/CLKOUT0              |   11.395|         |    3.202|         |
clock_module/pll_base_inst/CLKOUT1              |    1.263|         |         |         |
clock_module/pll_base_inst/CLKOUT2              |    3.173|         |         |         |
clock_module/pll_base_inst/CLKOUT4              |    1.713|         |         |         |
microblaze_proc/debug_module/Ext_JTAG_UPDATE    |    5.444|    2.923|         |         |
microblaze_proc/debug_module/Interrupt          |    1.128|         |         |         |
microblaze_proc/debug_module/debug_module/drck_i|    4.486|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_module/pll_base_inst/CLKOUT1
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clock_module/pll_base_inst/CLKOUT1|    5.467|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_module/pll_base_inst/CLKOUT2
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clock_module/pll_base_inst/CLKOUT0|    4.003|         |         |         |
clock_module/pll_base_inst/CLKOUT2|    5.845|         |         |         |
reset_t02_AND_241_o               |         |    3.497|         |         |
t01                               |    3.566|    3.320|         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_module/pll_base_inst/CLKOUT3
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clock_module/pll_base_inst/CLKOUT3|    2.721|         |    1.527|         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_module/pll_base_inst/CLKOUT4
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
adc_RES/clk_2m                    |    5.690|         |         |         |
clock_module/pll_base_inst/CLKOUT0|   14.418|         |         |         |
clock_module/pll_base_inst/CLKOUT2|    6.782|         |         |         |
clock_module/pll_base_inst/CLKOUT4|    1.371|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock microblaze_proc/debug_module/Ext_JTAG_UPDATE
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clock_module/pll_base_inst/CLKOUT0              |    2.344|         |         |         |
microblaze_proc/debug_module/Ext_JTAG_UPDATE    |         |    4.943|    7.982|         |
microblaze_proc/debug_module/debug_module/drck_i|    1.263|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock microblaze_proc/debug_module/Interrupt
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clock_module/pll_base_inst/CLKOUT0|    3.269|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock microblaze_proc/debug_module/debug_module/drck_i
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clock_module/pll_base_inst/CLKOUT0              |    5.797|         |         |         |
microblaze_proc/debug_module/Ext_JTAG_UPDATE    |         |    4.934|    2.873|         |
microblaze_proc/debug_module/debug_module/drck_i|    2.427|    3.477|    3.249|         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset_t02_AND_241_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
t01            |         |         |    2.382|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock t01
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
t01            |    2.088|         |    2.382|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 112.00 secs
Total CPU time to Xst completion: 112.24 secs
 
--> 

Total memory usage is 4920784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  191 (   0 filtered)
Number of infos    :  139 (   0 filtered)

