ARM GAS  /tmp/ccXt2cmr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f401ccu6.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.UART_init,"ax",%progbits
  18              		.align	1
  19              		.global	UART_init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	UART_init:
  27              	.LVL0:
  28              	.LFB0:
  29              		.file 1 "src/stm32f401ccu6.c"
   1:src/stm32f401ccu6.c **** #include "stm32f401ccu6.h"
   2:src/stm32f401ccu6.c **** 
   3:src/stm32f401ccu6.c **** void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk,  uint32_t BaudRate);
   4:src/stm32f401ccu6.c **** 
   5:src/stm32f401ccu6.c **** void UART_init(USART_TypeDef* UART, UART_Typedef* uartConfig)
   6:src/stm32f401ccu6.c **** {
  30              		.loc 1 6 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
   7:src/stm32f401ccu6.c ****     // Enable UART clock
   8:src/stm32f401ccu6.c ****     if ((void*)UART == (void*)USART1_BASE_ADDR)
  35              		.loc 1 8 5 view .LVU1
  36              		.loc 1 8 8 is_stmt 0 view .LVU2
  37 0000 214B     		ldr	r3, .L11
  38 0002 9842     		cmp	r0, r3
  39 0004 33D0     		beq	.L9
   9:src/stm32f401ccu6.c ****     {
  10:src/stm32f401ccu6.c ****         RCC->APB2ENR |= 0x00000010;     // USART 1 clock enable
  11:src/stm32f401ccu6.c ****     }
  12:src/stm32f401ccu6.c ****     else if ((void*)UART == (void*)USART6_BASE_ADDR)
  40              		.loc 1 12 10 is_stmt 1 view .LVU3
  41              		.loc 1 12 13 is_stmt 0 view .LVU4
  42 0006 214B     		ldr	r3, .L11+4
  43 0008 9842     		cmp	r0, r3
  44 000a 36D0     		beq	.L10
  13:src/stm32f401ccu6.c ****     {
  14:src/stm32f401ccu6.c ****         RCC->APB2ENR |= 0x00000020;     // USART 6 clock enable
ARM GAS  /tmp/ccXt2cmr.s 			page 2


  15:src/stm32f401ccu6.c ****     }
  16:src/stm32f401ccu6.c ****     else
  17:src/stm32f401ccu6.c ****     {
  18:src/stm32f401ccu6.c ****         RCC->APB1ENR |= 0x00020000;     // USART 2 clock enable
  45              		.loc 1 18 9 is_stmt 1 view .LVU5
  46              		.loc 1 18 22 is_stmt 0 view .LVU6
  47 000c 204A     		ldr	r2, .L11+8
  48 000e 136C     		ldr	r3, [r2, #64]
  49 0010 43F40033 		orr	r3, r3, #131072
  50 0014 1364     		str	r3, [r2, #64]
  51              	.L3:
  19:src/stm32f401ccu6.c ****     }
  20:src/stm32f401ccu6.c **** 
  21:src/stm32f401ccu6.c ****     // enable UE
  22:src/stm32f401ccu6.c ****     UART->CR1 |= 0x00002000;
  52              		.loc 1 22 5 is_stmt 1 view .LVU7
  53              		.loc 1 22 15 is_stmt 0 view .LVU8
  54 0016 C368     		ldr	r3, [r0, #12]
  55 0018 43F40053 		orr	r3, r3, #8192
  56 001c C360     		str	r3, [r0, #12]
  23:src/stm32f401ccu6.c **** 
  24:src/stm32f401ccu6.c ****     // Configure parity
  25:src/stm32f401ccu6.c ****     if (uartConfig->ParityEnable)
  57              		.loc 1 25 5 is_stmt 1 view .LVU9
  58              		.loc 1 25 19 is_stmt 0 view .LVU10
  59 001e 4B7A     		ldrb	r3, [r1, #9]	@ zero_extendqisi2
  60              		.loc 1 25 8 view .LVU11
  61 0020 43B1     		cbz	r3, .L5
  26:src/stm32f401ccu6.c ****     {
  27:src/stm32f401ccu6.c ****         UART->CR1 |= 0x00000400;    // Enable parity control
  62              		.loc 1 27 9 is_stmt 1 view .LVU12
  63              		.loc 1 27 19 is_stmt 0 view .LVU13
  64 0022 C368     		ldr	r3, [r0, #12]
  65 0024 43F48063 		orr	r3, r3, #1024
  66 0028 C360     		str	r3, [r0, #12]
  28:src/stm32f401ccu6.c ****         UART->CR1 |= uartConfig->Parity << 9;   // set odd or even parity
  67              		.loc 1 28 9 is_stmt 1 view .LVU14
  68              		.loc 1 28 19 is_stmt 0 view .LVU15
  69 002a C368     		ldr	r3, [r0, #12]
  70              		.loc 1 28 32 view .LVU16
  71 002c 8A7A     		ldrb	r2, [r1, #10]	@ zero_extendqisi2
  72              		.loc 1 28 19 view .LVU17
  73 002e 43EA4223 		orr	r3, r3, r2, lsl #9
  74 0032 C360     		str	r3, [r0, #12]
  75              	.L5:
  29:src/stm32f401ccu6.c ****     }
  30:src/stm32f401ccu6.c **** 
  31:src/stm32f401ccu6.c ****     // Configure stop bit
  32:src/stm32f401ccu6.c ****     UART->CR2 |= 0x00003000;    // 1 stop bit
  76              		.loc 1 32 5 is_stmt 1 view .LVU18
  77              		.loc 1 32 15 is_stmt 0 view .LVU19
  78 0034 0369     		ldr	r3, [r0, #16]
  79 0036 43F44053 		orr	r3, r3, #12288
  80 003a 0361     		str	r3, [r0, #16]
  33:src/stm32f401ccu6.c **** 
  34:src/stm32f401ccu6.c ****     // Baud rate
  35:src/stm32f401ccu6.c ****     UART->BRR = (uartConfig->peripheralClock/uartConfig->baudRate) + 1;
ARM GAS  /tmp/ccXt2cmr.s 			page 3


  81              		.loc 1 35 5 is_stmt 1 view .LVU20
  82              		.loc 1 35 28 is_stmt 0 view .LVU21
  83 003c 4B68     		ldr	r3, [r1, #4]
  84              		.loc 1 35 56 view .LVU22
  85 003e 0A68     		ldr	r2, [r1]
  86              		.loc 1 35 45 view .LVU23
  87 0040 B3FBF2F3 		udiv	r3, r3, r2
  88              		.loc 1 35 68 view .LVU24
  89 0044 0133     		adds	r3, r3, #1
  90              		.loc 1 35 15 view .LVU25
  91 0046 8360     		str	r3, [r0, #8]
  36:src/stm32f401ccu6.c **** 
  37:src/stm32f401ccu6.c ****     // Configure UART mode
  38:src/stm32f401ccu6.c ****     switch (uartConfig->mode)
  92              		.loc 1 38 5 is_stmt 1 view .LVU26
  93              		.loc 1 38 23 is_stmt 0 view .LVU27
  94 0048 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
  95              		.loc 1 38 5 view .LVU28
  96 004a 012B     		cmp	r3, #1
  97 004c 06D0     		beq	.L6
  98 004e 022B     		cmp	r3, #2
  99 0050 08D0     		beq	.L7
 100 0052 5BB9     		cbnz	r3, .L1
  39:src/stm32f401ccu6.c ****     {
  40:src/stm32f401ccu6.c ****         case UART_TX:   UART->CR1 |= 0x00000008;    // enable Tx
 101              		.loc 1 40 25 is_stmt 1 view .LVU29
 102              		.loc 1 40 35 is_stmt 0 view .LVU30
 103 0054 C368     		ldr	r3, [r0, #12]
 104 0056 43F00803 		orr	r3, r3, #8
 105 005a C360     		str	r3, [r0, #12]
 106              	.L6:
  41:src/stm32f401ccu6.c ****         
  42:src/stm32f401ccu6.c ****         case UART_RX:   UART->CR1 |= 0x00000004;    // enable Rx
 107              		.loc 1 42 25 is_stmt 1 view .LVU31
 108              		.loc 1 42 35 is_stmt 0 view .LVU32
 109 005c C368     		ldr	r3, [r0, #12]
 110 005e 43F00403 		orr	r3, r3, #4
 111 0062 C360     		str	r3, [r0, #12]
 112              	.L7:
  43:src/stm32f401ccu6.c **** 
  44:src/stm32f401ccu6.c ****         case UART_TX_RX:    UART->CR1 |= 0x0000000C;    // enable both Tx & Rx
 113              		.loc 1 44 29 is_stmt 1 view .LVU33
 114              		.loc 1 44 39 is_stmt 0 view .LVU34
 115 0064 C368     		ldr	r3, [r0, #12]
 116 0066 43F00C03 		orr	r3, r3, #12
 117 006a C360     		str	r3, [r0, #12]
 118              	.L1:
  45:src/stm32f401ccu6.c ****     }
  46:src/stm32f401ccu6.c **** }
 119              		.loc 1 46 1 view .LVU35
 120 006c 7047     		bx	lr
 121              	.L9:
  10:src/stm32f401ccu6.c ****     }
 122              		.loc 1 10 9 is_stmt 1 view .LVU36
  10:src/stm32f401ccu6.c ****     }
 123              		.loc 1 10 22 is_stmt 0 view .LVU37
 124 006e 084A     		ldr	r2, .L11+8
ARM GAS  /tmp/ccXt2cmr.s 			page 4


 125 0070 536C     		ldr	r3, [r2, #68]
 126 0072 43F01003 		orr	r3, r3, #16
 127 0076 5364     		str	r3, [r2, #68]
 128 0078 CDE7     		b	.L3
 129              	.L10:
  14:src/stm32f401ccu6.c ****     }
 130              		.loc 1 14 9 is_stmt 1 view .LVU38
  14:src/stm32f401ccu6.c ****     }
 131              		.loc 1 14 22 is_stmt 0 view .LVU39
 132 007a 054A     		ldr	r2, .L11+8
 133 007c 536C     		ldr	r3, [r2, #68]
 134 007e 43F02003 		orr	r3, r3, #32
 135 0082 5364     		str	r3, [r2, #68]
 136 0084 C7E7     		b	.L3
 137              	.L12:
 138 0086 00BF     		.align	2
 139              	.L11:
 140 0088 00100140 		.word	1073811456
 141 008c 00140140 		.word	1073812480
 142 0090 00380240 		.word	1073887232
 143              		.cfi_endproc
 144              	.LFE0:
 146              		.section	.text.UART_send,"ax",%progbits
 147              		.align	1
 148              		.global	UART_send
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu fpv4-sp-d16
 154              	UART_send:
 155              	.LFB1:
  47:src/stm32f401ccu6.c **** 
  48:src/stm32f401ccu6.c **** void UART_send(USART_TypeDef* UART, uint8_t Tx_data)
  49:src/stm32f401ccu6.c **** {
 156              		.loc 1 49 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160              		@ link register save eliminated.
 161              	.LVL1:
 162              	.L14:
  50:src/stm32f401ccu6.c ****     while (!(UART->SR & (1 << 7)));
 163              		.loc 1 50 35 discriminator 1 view .LVU41
 164              		.loc 1 50 11 discriminator 1 view .LVU42
 165              		.loc 1 50 18 is_stmt 0 discriminator 1 view .LVU43
 166 0000 0368     		ldr	r3, [r0]
 167              		.loc 1 50 11 discriminator 1 view .LVU44
 168 0002 13F0800F 		tst	r3, #128
 169 0006 FBD0     		beq	.L14
  51:src/stm32f401ccu6.c **** 
  52:src/stm32f401ccu6.c ****     UART->DR = Tx_data;
 170              		.loc 1 52 5 is_stmt 1 view .LVU45
 171              		.loc 1 52 14 is_stmt 0 view .LVU46
 172 0008 4160     		str	r1, [r0, #4]
  53:src/stm32f401ccu6.c **** }
 173              		.loc 1 53 1 view .LVU47
 174 000a 7047     		bx	lr
ARM GAS  /tmp/ccXt2cmr.s 			page 5


 175              		.cfi_endproc
 176              	.LFE1:
 178              		.section	.text.UART_receive,"ax",%progbits
 179              		.align	1
 180              		.global	UART_receive
 181              		.syntax unified
 182              		.thumb
 183              		.thumb_func
 184              		.fpu fpv4-sp-d16
 186              	UART_receive:
 187              	.LFB2:
  54:src/stm32f401ccu6.c **** 
  55:src/stm32f401ccu6.c **** uint8_t UART_receive(USART_TypeDef* UART)
  56:src/stm32f401ccu6.c **** {
 188              		.loc 1 56 1 is_stmt 1 view -0
 189              		.cfi_startproc
 190              		@ args = 0, pretend = 0, frame = 0
 191              		@ frame_needed = 0, uses_anonymous_args = 0
 192              		@ link register save eliminated.
 193              	.LVL2:
 194              	.L16:
  57:src/stm32f401ccu6.c ****     while (!(UART->SR & (1 << 5)));
 195              		.loc 1 57 35 discriminator 1 view .LVU49
 196              		.loc 1 57 11 discriminator 1 view .LVU50
 197              		.loc 1 57 18 is_stmt 0 discriminator 1 view .LVU51
 198 0000 0368     		ldr	r3, [r0]
 199              		.loc 1 57 11 discriminator 1 view .LVU52
 200 0002 13F0200F 		tst	r3, #32
 201 0006 FBD0     		beq	.L16
  58:src/stm32f401ccu6.c **** 
  59:src/stm32f401ccu6.c ****     return UART->DR;
 202              		.loc 1 59 5 is_stmt 1 view .LVU53
 203              		.loc 1 59 16 is_stmt 0 view .LVU54
 204 0008 4068     		ldr	r0, [r0, #4]
 205              	.LVL3:
  60:src/stm32f401ccu6.c **** }...
 206              		.loc 1 60 1 view .LVU55
 207 000a C0B2     		uxtb	r0, r0
 208 000c 7047     		bx	lr
 209              		.cfi_endproc
 210              	.LFE2:
 212              		.text
 213              	.Letext0:
 214              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 215              		.file 3 "inc/stm32f401.h"
 216              		.file 4 "inc/stm32f401ccu6.h"
ARM GAS  /tmp/ccXt2cmr.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f401ccu6.c
     /tmp/ccXt2cmr.s:18     .text.UART_init:0000000000000000 $t
     /tmp/ccXt2cmr.s:26     .text.UART_init:0000000000000000 UART_init
     /tmp/ccXt2cmr.s:140    .text.UART_init:0000000000000088 $d
     /tmp/ccXt2cmr.s:147    .text.UART_send:0000000000000000 $t
     /tmp/ccXt2cmr.s:154    .text.UART_send:0000000000000000 UART_send
     /tmp/ccXt2cmr.s:179    .text.UART_receive:0000000000000000 $t
     /tmp/ccXt2cmr.s:186    .text.UART_receive:0000000000000000 UART_receive

NO UNDEFINED SYMBOLS
