=====
SETUP
-1.340
7.459
6.120
CLK_ibuf
0.000
4.230
TestOE/SRSafetyDelay/cout_reg_s3
6.501
6.732
TestOE/BufferSR/qReg_s6
7.459
=====
SETUP
5.874
7.504
13.377
TestOE/CounterGen[1].Xcounter/count_14_s0
3.412
3.644
TestOE/CounterGen[1].Xcounter/n23_s57
3.801
4.356
TestOE/CounterGen[1].Xcounter/n116_s2
4.757
5.274
TestOE/CounterGen[1].Xcounter/n23_s55
5.676
6.129
TestOE/CounterGen[1].Xcounter/cout_reg_s4
6.811
7.360
TestOE/CounterGen[1].Xcounter/cout_reg_s0
7.504
=====
SETUP
6.230
6.760
12.991
TestOE/CounterGen[4].Xcounter/count_14_s0
3.026
3.258
TestOE/CounterGen[4].Xcounter/n119_s7
3.660
4.209
TestOE/CounterGen[4].Xcounter/n119_s4
4.381
4.936
TestOE/CounterGen[4].Xcounter/n119_s1
5.601
6.150
TestOE/CounterGen[4].Xcounter/cout_reg_s4
6.154
6.616
TestOE/CounterGen[4].Xcounter/cout_reg_s0
6.760
=====
SETUP
6.322
6.668
12.991
TestOE/CounterGen[4].Xcounter/count_14_s0
3.026
3.258
TestOE/CounterGen[4].Xcounter/n119_s7
3.660
4.209
TestOE/CounterGen[4].Xcounter/n119_s4
4.381
4.936
TestOE/CounterGen[4].Xcounter/n119_s1
5.601
6.118
TestOE/CounterGen[4].Xcounter/cout_reg_s0
6.668
=====
SETUP
6.370
6.405
12.775
TestOE/CounterGen[3].Xcounter/count_4_s0
2.810
3.042
TestOE/CounterGen[3].Xcounter/n118_s6
3.211
3.781
TestOE/CounterGen[3].Xcounter/n118_s3
3.953
4.502
TestOE/CounterGen[3].Xcounter/n23_s58
4.505
5.054
TestOE/CounterGen[3].Xcounter/n23_s57
5.055
5.517
TestOE/CounterGen[3].Xcounter/cout_reg_s4
5.691
6.261
TestOE/CounterGen[3].Xcounter/cout_reg_s0
6.405
=====
SETUP
6.438
6.939
13.377
TestOE/CounterGen[1].Xcounter/count_14_s0
3.412
3.644
TestOE/CounterGen[1].Xcounter/n23_s57
3.801
4.356
TestOE/CounterGen[1].Xcounter/n116_s2
4.757
5.274
TestOE/CounterGen[1].Xcounter/n116_s1
5.692
6.145
TestOE/CounterGen[1].Xcounter/cout_reg_s0
6.939
=====
SETUP
6.475
6.520
12.994
TestOE/CounterGen[2].Xcounter/count_12_s0
3.029
3.261
TestOE/CounterGen[2].Xcounter/n117_s6
3.418
3.973
TestOE/CounterGen[2].Xcounter/n23_s57
4.392
4.941
TestOE/CounterGen[2].Xcounter/n23_s56
5.085
5.456
TestOE/CounterGen[2].Xcounter/cout_reg_s4
5.469
5.796
TestOE/CounterGen[2].Xcounter/cout_reg_s0
6.520
=====
SETUP
6.682
6.695
13.377
TestOE/CounterGen[1].Xcounter/count_14_s0
3.412
3.644
TestOE/CounterGen[1].Xcounter/n23_s57
3.801
4.356
TestOE/CounterGen[1].Xcounter/n116_s2
4.757
5.274
TestOE/CounterGen[1].Xcounter/n23_s55
5.676
6.138
TestOE/CounterGen[1].Xcounter/count_12_s0
6.695
=====
SETUP
6.682
6.695
13.377
TestOE/CounterGen[1].Xcounter/count_14_s0
3.412
3.644
TestOE/CounterGen[1].Xcounter/n23_s57
3.801
4.356
TestOE/CounterGen[1].Xcounter/n116_s2
4.757
5.274
TestOE/CounterGen[1].Xcounter/n23_s55
5.676
6.138
TestOE/CounterGen[1].Xcounter/count_13_s0
6.695
=====
SETUP
6.682
6.695
13.377
TestOE/CounterGen[1].Xcounter/count_14_s0
3.412
3.644
TestOE/CounterGen[1].Xcounter/n23_s57
3.801
4.356
TestOE/CounterGen[1].Xcounter/n116_s2
4.757
5.274
TestOE/CounterGen[1].Xcounter/n23_s55
5.676
6.138
TestOE/CounterGen[1].Xcounter/count_14_s0
6.695
=====
SETUP
6.682
6.695
13.377
TestOE/CounterGen[1].Xcounter/count_14_s0
3.412
3.644
TestOE/CounterGen[1].Xcounter/n23_s57
3.801
4.356
TestOE/CounterGen[1].Xcounter/n116_s2
4.757
5.274
TestOE/CounterGen[1].Xcounter/n23_s55
5.676
6.138
TestOE/CounterGen[1].Xcounter/count_15_s0
6.695
=====
SETUP
6.694
6.297
12.991
TestOE/CounterGen[4].Xcounter/count_14_s0
3.026
3.258
TestOE/CounterGen[4].Xcounter/n119_s7
3.660
4.209
TestOE/CounterGen[4].Xcounter/n119_s4
4.381
4.936
TestOE/CounterGen[4].Xcounter/n119_s1
5.601
6.150
TestOE/CounterGen[4].Xcounter/rstFlag_s0
6.297
=====
SETUP
6.697
6.681
13.377
TestOE/CounterGen[1].Xcounter/count_14_s0
3.412
3.644
TestOE/CounterGen[1].Xcounter/n23_s57
3.801
4.356
TestOE/CounterGen[1].Xcounter/n116_s2
4.757
5.274
TestOE/CounterGen[1].Xcounter/n23_s55
5.676
6.138
TestOE/CounterGen[1].Xcounter/count_0_s0
6.681
=====
SETUP
6.763
6.044
12.807
TestOE/CounterGen[0].Xcounter/count_7_s0
2.842
3.074
TestOE/CounterGen[0].Xcounter/n115_s5
3.481
4.030
TestOE/CounterGen[0].Xcounter/n23_s55
4.033
4.603
TestOE/CounterGen[0].Xcounter/n23_s54
4.775
5.324
TestOE/CounterGen[0].Xcounter/cout_reg_s4
5.329
5.899
TestOE/CounterGen[0].Xcounter/cout_reg_s0
6.044
=====
SETUP
6.786
9.680
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_1_s0
9.680
=====
SETUP
6.786
9.680
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_2_s0
9.680
=====
SETUP
6.786
9.680
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_3_s0
9.680
=====
SETUP
6.786
9.680
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_4_s0
9.680
=====
SETUP
6.786
9.680
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_5_s0
9.680
=====
SETUP
6.786
9.680
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_6_s0
9.680
=====
SETUP
6.790
9.676
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_7_s0
9.676
=====
SETUP
6.790
9.676
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_8_s0
9.676
=====
SETUP
6.790
9.676
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_9_s0
9.676
=====
SETUP
6.790
9.676
16.466
CLK_ibuf
0.000
4.230
TestOE/SignalCounter/count_2_s0
6.501
6.733
TestOE/SignalCounter/n91_s3
6.982
7.531
TestOE/SignalCounter/cout_reg_s6
7.707
8.277
TestOE/SignalCounter/cout_reg_s5
8.278
8.740
TestOE/SignalCounter/n18_s41
8.917
9.487
TestOE/SignalCounter/count_10_s0
9.676
=====
SETUP
6.802
6.188
12.991
TestOE/CounterGen[4].Xcounter/count_14_s0
3.026
3.258
TestOE/CounterGen[4].Xcounter/n119_s7
3.660
4.209
TestOE/CounterGen[4].Xcounter/n119_s4
4.381
4.936
TestOE/CounterGen[4].Xcounter/n23_s58
5.358
5.820
TestOE/CounterGen[4].Xcounter/count_6_s0
6.188
=====
HOLD
0.425
5.074
4.649
CLK_ibuf
0.000
3.126
TestOE/SignalCounter/count_0_s1
4.638
4.840
TestOE/SignalCounter/n30_s3
4.842
5.074
TestOE/SignalCounter/count_0_s1
5.074
=====
HOLD
0.425
5.074
4.649
CLK_ibuf
0.000
3.126
TestOE/SignalCounter/count_3_s0
4.638
4.840
TestOE/SignalCounter/n27_s
4.842
5.074
TestOE/SignalCounter/count_3_s0
5.074
=====
HOLD
0.425
2.329
1.903
TestOE/CounterGen[3].Xcounter/count_6_s0
1.892
2.094
TestOE/CounterGen[3].Xcounter/n34_s
2.097
2.329
TestOE/CounterGen[3].Xcounter/count_6_s0
2.329
=====
HOLD
0.425
2.329
1.903
TestOE/CounterGen[3].Xcounter/count_8_s0
1.892
2.094
TestOE/CounterGen[3].Xcounter/n32_s
2.097
2.329
TestOE/CounterGen[3].Xcounter/count_8_s0
2.329
=====
HOLD
0.425
2.329
1.903
TestOE/CounterGen[3].Xcounter/count_12_s0
1.892
2.094
TestOE/CounterGen[3].Xcounter/n28_s
2.097
2.329
TestOE/CounterGen[3].Xcounter/count_12_s0
2.329
=====
HOLD
0.425
2.478
2.053
TestOE/CounterGen[4].Xcounter/count_0_s0
2.042
2.244
TestOE/CounterGen[4].Xcounter/n40_s2
2.246
2.478
TestOE/CounterGen[4].Xcounter/count_0_s0
2.478
=====
HOLD
0.425
2.478
2.053
TestOE/CounterGen[4].Xcounter/count_6_s0
2.042
2.244
TestOE/CounterGen[4].Xcounter/n34_s
2.246
2.478
TestOE/CounterGen[4].Xcounter/count_6_s0
2.478
=====
HOLD
0.425
2.478
2.053
TestOE/CounterGen[4].Xcounter/count_8_s0
2.042
2.244
TestOE/CounterGen[4].Xcounter/n32_s
2.246
2.478
TestOE/CounterGen[4].Xcounter/count_8_s0
2.478
=====
HOLD
0.425
2.494
2.069
TestOE/CounterGen[2].Xcounter/count_6_s0
2.058
2.260
TestOE/CounterGen[2].Xcounter/n34_s
2.262
2.494
TestOE/CounterGen[2].Xcounter/count_6_s0
2.494
=====
HOLD
0.425
2.494
2.069
TestOE/CounterGen[2].Xcounter/count_12_s0
2.058
2.260
TestOE/CounterGen[2].Xcounter/n28_s
2.262
2.494
TestOE/CounterGen[2].Xcounter/count_12_s0
2.494
=====
HOLD
0.425
2.765
2.339
TestOE/CounterGen[1].Xcounter/count_2_s0
2.328
2.530
TestOE/CounterGen[1].Xcounter/n38_s
2.533
2.765
TestOE/CounterGen[1].Xcounter/count_2_s0
2.765
=====
HOLD
0.425
2.765
2.339
TestOE/CounterGen[1].Xcounter/count_6_s0
2.328
2.530
TestOE/CounterGen[1].Xcounter/n34_s
2.533
2.765
TestOE/CounterGen[1].Xcounter/count_6_s0
2.765
=====
HOLD
0.425
2.765
2.339
TestOE/CounterGen[1].Xcounter/count_8_s0
2.328
2.530
TestOE/CounterGen[1].Xcounter/n32_s
2.533
2.765
TestOE/CounterGen[1].Xcounter/count_8_s0
2.765
=====
HOLD
0.425
2.765
2.339
TestOE/CounterGen[1].Xcounter/count_14_s0
2.328
2.530
TestOE/CounterGen[1].Xcounter/n26_s
2.533
2.765
TestOE/CounterGen[1].Xcounter/count_14_s0
2.765
=====
HOLD
0.425
2.356
1.931
TestOE/CounterGen[0].Xcounter/count_2_s0
1.920
2.122
TestOE/CounterGen[0].Xcounter/n38_s
2.124
2.356
TestOE/CounterGen[0].Xcounter/count_2_s0
2.356
=====
HOLD
0.425
2.356
1.931
TestOE/CounterGen[0].Xcounter/count_6_s0
1.920
2.122
TestOE/CounterGen[0].Xcounter/n34_s
2.124
2.356
TestOE/CounterGen[0].Xcounter/count_6_s0
2.356
=====
HOLD
0.425
2.356
1.931
TestOE/CounterGen[0].Xcounter/count_8_s0
1.920
2.122
TestOE/CounterGen[0].Xcounter/n32_s
2.124
2.356
TestOE/CounterGen[0].Xcounter/count_8_s0
2.356
=====
HOLD
0.425
2.356
1.931
TestOE/CounterGen[0].Xcounter/count_12_s0
1.920
2.122
TestOE/CounterGen[0].Xcounter/n28_s
2.124
2.356
TestOE/CounterGen[0].Xcounter/count_12_s0
2.356
=====
HOLD
0.425
2.356
1.931
TestOE/CounterGen[0].Xcounter/count_14_s0
1.920
2.122
TestOE/CounterGen[0].Xcounter/n26_s
2.124
2.356
TestOE/CounterGen[0].Xcounter/count_14_s0
2.356
=====
HOLD
0.427
2.330
1.903
TestOE/CounterGen[3].Xcounter/count_2_s0
1.892
2.094
TestOE/CounterGen[3].Xcounter/n38_s
2.098
2.330
TestOE/CounterGen[3].Xcounter/count_2_s0
2.330
=====
HOLD
0.427
2.479
2.053
TestOE/CounterGen[4].Xcounter/count_2_s0
2.042
2.244
TestOE/CounterGen[4].Xcounter/n38_s
2.247
2.479
TestOE/CounterGen[4].Xcounter/count_2_s0
2.479
=====
HOLD
0.427
2.479
2.053
TestOE/CounterGen[4].Xcounter/count_12_s0
2.042
2.244
TestOE/CounterGen[4].Xcounter/n28_s
2.247
2.479
TestOE/CounterGen[4].Xcounter/count_12_s0
2.479
=====
HOLD
0.427
2.479
2.053
TestOE/CounterGen[4].Xcounter/count_14_s0
2.042
2.244
TestOE/CounterGen[4].Xcounter/n26_s
2.247
2.479
TestOE/CounterGen[4].Xcounter/count_14_s0
2.479
=====
HOLD
0.427
2.495
2.069
TestOE/CounterGen[2].Xcounter/count_0_s0
2.058
2.260
TestOE/CounterGen[2].Xcounter/n40_s2
2.263
2.495
TestOE/CounterGen[2].Xcounter/count_0_s0
2.495
=====
HOLD
0.427
2.495
2.069
TestOE/CounterGen[2].Xcounter/count_2_s0
2.058
2.260
TestOE/CounterGen[2].Xcounter/n38_s
2.263
2.495
TestOE/CounterGen[2].Xcounter/count_2_s0
2.495
