-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_layer1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC );
end;


architecture behav of conv_layer1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv24_7 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000111";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv10_349 : STD_LOGIC_VECTOR (9 downto 0) := "1101001001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv12_FDE : STD_LOGIC_VECTOR (11 downto 0) := "111111011110";
    constant ap_const_lv16_74 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001110100";
    constant ap_const_lv16_FF8C : STD_LOGIC_VECTOR (15 downto 0) := "1111111110001100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_FF8E : STD_LOGIC_VECTOR (15 downto 0) := "1111111110001110";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_9 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001001";
    constant ap_const_lv16_47 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000111";
    constant ap_const_lv14_3FED : STD_LOGIC_VECTOR (13 downto 0) := "11111111101101";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv14_3FE6 : STD_LOGIC_VECTOR (13 downto 0) := "11111111100110";
    constant ap_const_lv16_57 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010111";
    constant ap_const_lv15_7FC9 : STD_LOGIC_VECTOR (14 downto 0) := "111111111001001";
    constant ap_const_lv49_7490DD : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000011101001001000011011101";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv49_6E1D3F : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000011011100001110100111111";
    constant ap_const_lv9_1E9 : STD_LOGIC_VECTOR (8 downto 0) := "111101001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv16_FFAD : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv24_FFFFEB : STD_LOGIC_VECTOR (23 downto 0) := "111111111111111111101011";
    constant ap_const_lv8_EB : STD_LOGIC_VECTOR (7 downto 0) := "11101011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv49_63B3F8 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000011000111011001111111000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_46 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000110";
    constant ap_const_lv13_1FE7 : STD_LOGIC_VECTOR (12 downto 0) := "1111111100111";
    constant ap_const_lv15_32 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110010";
    constant ap_const_lv50_928C55 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000100100101000110001010101";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv9_1F3 : STD_LOGIC_VECTOR (8 downto 0) := "111110011";
    constant ap_const_lv13_10 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_const_lv49_6A5B40 : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000011010100101101101000000";
    constant ap_const_lv11_7DC : STD_LOGIC_VECTOR (10 downto 0) := "11111011100";
    constant ap_const_lv50_85E2EF : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000100001011110001011101111";
    constant ap_const_lv50_8DA37D : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000100011011010001101111101";
    constant ap_const_lv49_670C2B : STD_LOGIC_VECTOR (48 downto 0) := "0000000000000000000000000011001110000110000101011";
    constant ap_const_lv14_1D : STD_LOGIC_VECTOR (13 downto 0) := "00000000011101";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv15_2E : STD_LOGIC_VECTOR (14 downto 0) := "000000000101110";
    constant ap_const_lv14_1B : STD_LOGIC_VECTOR (13 downto 0) := "00000000011011";
    constant ap_const_lv16_FFA7 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100111";
    constant ap_const_lv15_39 : STD_LOGIC_VECTOR (14 downto 0) := "000000000111001";
    constant ap_const_lv14_3FE7 : STD_LOGIC_VECTOR (13 downto 0) := "11111111100111";
    constant ap_const_lv15_7FD4 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010100";
    constant ap_const_lv16_4C : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001100";
    constant ap_const_lv16_61 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100001";
    constant ap_const_lv16_FFB6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110110";
    constant ap_const_lv14_19 : STD_LOGIC_VECTOR (13 downto 0) := "00000000011001";
    constant ap_const_lv16_FFA6 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100110";
    constant ap_const_lv15_7FCB : STD_LOGIC_VECTOR (14 downto 0) := "111111111001011";
    constant ap_const_lv16_64 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001100100";
    constant ap_const_lv16_FFA8 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101000";
    constant ap_const_lv15_65 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100101";
    constant ap_const_lv16_6A : STD_LOGIC_VECTOR (15 downto 0) := "0000000001101010";
    constant ap_const_lv15_7FCC : STD_LOGIC_VECTOR (14 downto 0) := "111111111001100";
    constant ap_const_lv14_2B : STD_LOGIC_VECTOR (13 downto 0) := "00000000101011";
    constant ap_const_lv16_FFA3 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100011";
    constant ap_const_lv16_5C : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011100";
    constant ap_const_lv15_4A : STD_LOGIC_VECTOR (14 downto 0) := "000000001001010";
    constant ap_const_lv16_FFA5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110100101";
    constant ap_const_lv16_58 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011000";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_25 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100101";
    constant ap_const_lv15_2A : STD_LOGIC_VECTOR (14 downto 0) := "000000000101010";
    constant ap_const_lv15_3B : STD_LOGIC_VECTOR (14 downto 0) := "000000000111011";
    constant ap_const_lv15_7FD9 : STD_LOGIC_VECTOR (14 downto 0) := "111111111011001";
    constant ap_const_lv13_1FF3 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110011";
    constant ap_const_lv15_7FDD : STD_LOGIC_VECTOR (14 downto 0) := "111111111011101";
    constant ap_const_lv15_4F : STD_LOGIC_VECTOR (14 downto 0) := "000000001001111";
    constant ap_const_lv16_FF9C : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011100";
    constant ap_const_lv14_3FD2 : STD_LOGIC_VECTOR (13 downto 0) := "11111111010010";
    constant ap_const_lv16_FFA9 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101001";
    constant ap_const_lv15_7FD7 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010111";
    constant ap_const_lv15_7FB5 : STD_LOGIC_VECTOR (14 downto 0) := "111111110110101";
    constant ap_const_lv15_2C : STD_LOGIC_VECTOR (14 downto 0) := "000000000101100";
    constant ap_const_lv16_FF97 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010111";
    constant ap_const_lv16_53 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001010011";
    constant ap_const_lv16_FFB5 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110110101";
    constant ap_const_lv15_2F : STD_LOGIC_VECTOR (14 downto 0) := "000000000101111";
    constant ap_const_lv16_FF9B : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011011";
    constant ap_const_lv14_27 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100111";
    constant ap_const_lv16_5D : STD_LOGIC_VECTOR (15 downto 0) := "0000000001011101";
    constant ap_const_lv15_52 : STD_LOGIC_VECTOR (14 downto 0) := "000000001010010";
    constant ap_const_lv13_16 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010110";
    constant ap_const_lv16_4F : STD_LOGIC_VECTOR (15 downto 0) := "0000000001001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal conv_layer1_weights_s_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_layer1_weights_s_ce0 : STD_LOGIC;
    signal conv_layer1_weights_s_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond_flatten_reg_7140 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_7140_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal exitcond2_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbreadreq_fu_760_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_16_reg_7392 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_mid2_reg_7149 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_7396 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_1_reg_7585 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_2_reg_7796 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_3_reg_7925 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_7400 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_919 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_1_reg_930 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_941 : STD_LOGIC_VECTOR (4 downto 0);
    signal a_1_fu_1755_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal a_1_reg_6978 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_15_cast_fu_1774_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_cast_reg_6983 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond1_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal kernel_sum_V_addr_reg_6988 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_1_fu_1784_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal b_1_reg_6996 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal tmp_32_cast_fu_1799_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_32_cast_reg_7001 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond3_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_1_fu_1813_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_reg_7009 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal exitcond5_fu_1807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_1863_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_op188_read_state7 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal kernel_sum_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal kernel_sum_V_load_1_reg_7040 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal kernel_sum_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal kernel_sum_V_load_3_reg_7045 : STD_LOGIC_VECTOR (23 downto 0);
    signal kernel_sum_V_load_4_reg_7060 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal kernel_sum_V_load_5_reg_7065 : STD_LOGIC_VECTOR (23 downto 0);
    signal kernel_sum_V_load_6_reg_7080 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal kernel_sum_V_load_7_reg_7085 : STD_LOGIC_VECTOR (23 downto 0);
    signal rhs_V_1_cast_fu_1869_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_cast_reg_7100 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal rhs_V_1_1_cast_fu_1872_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_1_cast_reg_7105 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_2_cast_fu_1875_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_2_cast_reg_7110 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_3_cast_fu_1878_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_3_cast_reg_7115 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_4_cast_fu_1881_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_4_cast_reg_7120 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_5_cast_fu_1884_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_5_cast_reg_7125 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_6_cast_fu_1887_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_6_cast_reg_7130 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_7_cast_fu_1891_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal rhs_V_1_7_cast_reg_7135 : STD_LOGIC_VECTOR (24 downto 0);
    signal exitcond_flatten_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state12_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten_next_fu_1913_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten_next_reg_7144 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_mid2_fu_1937_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_mid2_fu_1945_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_1_mid2_reg_7153 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv_buff_val_0_V_0_2_reg_7158 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_0_cast3_fu_1956_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_0_cast3_reg_7165 : STD_LOGIC_VECTOR (14 downto 0);
    signal conv_buff_val_0_V_0_3_reg_7173 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_0_1_cast_fu_1994_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_0217_0_0_1_cast_reg_7184 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv_buff_val_1_V_0_2_reg_7189 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_2_V_0_2_reg_7197 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_31_V_2_reg_7209 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_1_fu_2033_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_1_reg_7215 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_buff_val_32_V_2_reg_7222 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_33_V_2_reg_7233 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_1_2_fu_2053_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_1_2_reg_7240 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_buff_val_34_V_2_reg_7248 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_1_3_cast_fu_2079_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_1_3_cast_reg_7257 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp2_fu_2083_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of tmp2_fu_2083_p2 : signal is "no";
    signal tmp2_reg_7264 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_5919_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp5_reg_7269 : STD_LOGIC_VECTOR (14 downto 0);
    signal conv_buff_val_63_V_2_reg_7274 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl7_fu_2110_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl7_reg_7283 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv_buff_val_64_V_2_reg_7288 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_65_V_2_reg_7299 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_66_V_2_reg_7307 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_95_V_2_reg_7320 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_96_V_2_reg_7330 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_3_1_cast_fu_2158_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_3_1_cast_reg_7338 : STD_LOGIC_VECTOR (14 downto 0);
    signal conv_buff_val_97_V_2_reg_7343 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_98_V_2_reg_7354 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_3_3_cast_fu_2172_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_0217_0_3_3_cast_reg_7362 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5936_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_reg_7367 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_2195_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp13_reg_7372 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_5962_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_1_0_1_reg_7377 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_1_1_fu_2207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_1_1_reg_7382 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_1_fu_2219_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_7387 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_16_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0217_0_0_2_fu_2233_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_0_2_reg_7404 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op973_read_state13 : BOOLEAN;
    signal ap_predicate_op976_read_state13 : BOOLEAN;
    signal ap_block_state13_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal p_0217_0_0_3_fu_2236_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_0_3_reg_7410 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_2_1_fu_2257_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_2_1_reg_7416 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_2_2_fu_2260_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_2_2_reg_7421 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_2_3_fu_2263_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_2_3_reg_7430 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_3_3_fu_2269_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_3_3_reg_7435 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5978_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_reg_7442 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_1_1_fu_2278_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of tmp_38_1_1_fu_2278_p2 : signal is "no";
    signal tmp_38_1_1_reg_7447 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl9_cast_fu_2290_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl9_cast_reg_7452 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_fu_2294_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl5_reg_7458 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_1_1_2_fu_2311_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_1_1_2_reg_7463 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl10_fu_2333_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl10_reg_7469 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl12_fu_2361_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl12_reg_7474 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_36_1_2_3_fu_2393_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of tmp_36_1_2_3_fu_2393_p2 : signal is "no";
    signal tmp_36_1_2_3_reg_7479 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6012_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_reg_7484 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_2415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_reg_7489 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6029_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_reg_7494 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_2_fu_2470_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_2_reg_7499 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_2_1_2_fu_2476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_2_1_2_reg_7504 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_2_1_3_fu_2481_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_2_1_3_reg_7509 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_0217_0_3_1_fu_2499_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_3_1_reg_7514 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state14_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_0217_0_3_2_cast3_fu_2505_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_3_2_cast3_reg_7519 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_6_fu_2529_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_reg_7525 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_1_1_fu_2571_p2 : STD_LOGIC_VECTOR (18 downto 0);
    attribute use_dsp48 of r_V_1_1_fu_2571_p2 : signal is "no";
    signal r_V_1_1_reg_7530 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_32_fu_2588_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_reg_7535 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_38_2_1_3_fu_2606_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_2_1_3_reg_7540 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6088_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp48_reg_7545 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl23_cast_fu_2650_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl23_cast_reg_7550 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl21_fu_2671_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl21_reg_7555 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp55_fu_2738_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of tmp55_fu_2738_p2 : signal is "no";
    signal tmp55_reg_7560 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_4_1_2_fu_2744_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_4_1_2_reg_7565 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp81_fu_2779_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp81_reg_7570 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_5_3_1_fu_2785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_5_3_1_reg_7575 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_5_3_2_fu_2791_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_5_3_2_reg_7580 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_2_fu_2797_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_2_reg_7589 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op1163_read_state15 : BOOLEAN;
    signal ap_block_state15_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal tmp_17_reg_7594 : STD_LOGIC_VECTOR (20 downto 0);
    signal qb_assign_1_fu_2866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_reg_7600 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_1_fu_2884_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_4_1_reg_7606 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_62_reg_7612 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_64_fu_2900_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_64_reg_7618 : STD_LOGIC_VECTOR (26 downto 0);
    signal p_shl20_cast_fu_2935_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl20_cast_reg_7623 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_2_3_fu_2950_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_2_3_reg_7628 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_1_2_fu_2996_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_2_reg_7633 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_shl28_cast_fu_3012_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl28_cast_reg_7638 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_38_3_2_fu_3032_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of tmp_38_3_2_fu_3032_p2 : signal is "no";
    signal tmp_38_3_2_reg_7643 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_3_3_fu_3075_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_3_3_reg_7648 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6145_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_reg_7653 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_3171_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of tmp65_fu_3171_p2 : signal is "no";
    signal tmp65_reg_7658 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl30_fu_3176_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl30_reg_7663 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_6160_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_4_0_1_reg_7668 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_6_3_3_fu_3192_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_6_3_3_reg_7673 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_0_2_cast1_fu_3203_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_0_2_cast1_reg_7678 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_state16_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal tmp_V_fu_3386_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_reg_7683 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_fu_3477_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_67_reg_7688 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_reg_7693 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_1_fu_3505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_1_reg_7699 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_1_fu_3511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_1_reg_7704 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_2_fu_3529_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal p_Val2_4_2_reg_7709 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_71_reg_7715 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_73_fu_3545_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_73_reg_7721 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_36_3_2_1_fu_3563_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_3_2_1_reg_7726 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_3_fu_3600_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_3_reg_7731 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_38_4_2_2_fu_3694_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_4_2_2_reg_7736 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6207_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_reg_7741 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6200_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp75_reg_7746 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_5_0_3_fu_3779_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_36_5_0_3_reg_7751 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_6221_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp78_reg_7756 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_6_0_1_fu_3788_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_6_0_1_reg_7761 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp96_fu_3885_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp96_reg_7766 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_6_3_1_fu_3906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_6_3_1_reg_7771 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp101_fu_3911_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp101_reg_7776 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_7_fu_3917_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_7_reg_7781 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_7_2_fu_3926_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_36_7_2_reg_7786 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_36_7_2_1_fu_3946_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_7_2_1_reg_7791 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_V_1_fu_4037_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_1_reg_7800 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op1645_read_state17 : BOOLEAN;
    signal ap_block_state17_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal tmp_75_fu_4128_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_reg_7805 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_reg_7810 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_2_fu_4156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_2_reg_7816 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_2_fu_4162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_2_reg_7821 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_reg_7826 : STD_LOGIC_VECTOR (21 downto 0);
    signal qb_assign_1_3_fu_4228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_3_reg_7832 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_6_4_fu_4278_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_4_reg_7838 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_38_5_1_3_fu_4307_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_5_1_3_reg_7843 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp84_fu_4316_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp84_reg_7848 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp89_fu_4337_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp89_reg_7853 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_6_0_3_fu_4365_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_6_0_3_reg_7858 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6274_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_reg_7863 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_7_0_3_fu_4436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_7_0_3_reg_7868 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp113_fu_4474_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp113_reg_7873 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_V_2_fu_4567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_2_reg_7878 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state18_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal tmp_V_3_fu_4743_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_3_reg_7883 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_reg_7888 : STD_LOGIC_VECTOR (20 downto 0);
    signal qb_assign_1_4_fu_4808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_4_reg_7894 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_6_5_fu_4838_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_5_reg_7900 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_38_6_2_1_fu_4849_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of tmp_38_6_2_1_fu_4849_p2 : signal is "no";
    signal tmp_38_6_2_1_reg_7905 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp102_fu_4857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of tmp102_fu_4857_p2 : signal is "no";
    signal tmp102_reg_7910 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp110_fu_4920_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp110_reg_7915 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp114_fu_4926_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp114_reg_7920 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_V_4_fu_5103_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_4_reg_7929 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op2016_read_state19 : BOOLEAN;
    signal ap_block_state19_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal tmp_96_reg_7934 : STD_LOGIC_VECTOR (21 downto 0);
    signal qb_assign_1_5_fu_5168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_5_reg_7940 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_6_6_fu_5198_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_6_reg_7946 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_1_7_fu_5233_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_7_reg_7951 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_5_fu_5407_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_5_reg_7956 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_6_7_fu_5418_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_7_reg_7961 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_104_reg_7966 : STD_LOGIC_VECTOR (21 downto 0);
    signal qb_assign_1_6_fu_5480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_6_reg_7972 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_reg_7978 : STD_LOGIC_VECTOR (20 downto 0);
    signal qb_assign_1_7_fu_5543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_7_reg_7984 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_6_fu_5717_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_6_reg_7990 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_fu_5893_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_7_reg_7995 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state12 : STD_LOGIC;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal kernel_sum_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal kernel_sum_V_ce0 : STD_LOGIC;
    signal kernel_sum_V_we0 : STD_LOGIC;
    signal kernel_sum_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal kernel_sum_V_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal kernel_sum_V_ce1 : STD_LOGIC;
    signal a_reg_875 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal b_reg_886 : STD_LOGIC_VECTOR (2 downto 0);
    signal c_reg_897 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_reg_908 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_923_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_i_1_phi_fu_934_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_j_phi_fu_945_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_fu_1761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_117_cast_fu_1828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal conv_buff_val_0_V_0_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_1_V_0_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_2_V_0_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_3_V_0_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_4_V_0_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_5_V_0_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_6_V_0_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_7_V_0_fu_388 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_8_V_0_fu_392 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_9_V_0_fu_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_10_V_s_fu_400 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_11_V_s_fu_404 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_12_V_s_fu_408 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_13_V_s_fu_412 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_14_V_s_fu_416 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_15_V_s_fu_420 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_16_V_s_fu_424 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_17_V_s_fu_428 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_18_V_s_fu_432 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_19_V_s_fu_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_20_V_s_fu_440 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_21_V_s_fu_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_22_V_s_fu_448 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_23_V_s_fu_452 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_24_V_s_fu_456 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_25_V_s_fu_460 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_26_V_s_fu_464 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_27_V_s_fu_468 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_28_V_s_fu_472 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_29_V_s_fu_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_30_V_s_fu_480 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_31_V_s_fu_484 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_32_V_s_fu_488 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_33_V_s_fu_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_34_V_s_fu_496 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_35_V_s_fu_500 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_36_V_s_fu_504 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_37_V_s_fu_508 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_38_V_s_fu_512 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_39_V_s_fu_516 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_40_V_s_fu_520 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_41_V_s_fu_524 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_42_V_s_fu_528 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_43_V_s_fu_532 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_44_V_s_fu_536 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_45_V_s_fu_540 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_46_V_s_fu_544 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_47_V_s_fu_548 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_48_V_s_fu_552 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_49_V_s_fu_556 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_50_V_s_fu_560 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_51_V_s_fu_564 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_52_V_s_fu_568 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_53_V_s_fu_572 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_54_V_s_fu_576 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_55_V_s_fu_580 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_56_V_s_fu_584 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_57_V_s_fu_588 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_58_V_s_fu_592 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_59_V_s_fu_596 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_60_V_s_fu_600 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_61_V_s_fu_604 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_62_V_s_fu_608 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_63_V_s_fu_612 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_64_V_s_fu_616 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_65_V_s_fu_620 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_66_V_s_fu_624 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_67_V_s_fu_628 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_68_V_s_fu_632 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_69_V_s_fu_636 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_70_V_s_fu_640 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_71_V_s_fu_644 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_72_V_s_fu_648 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_73_V_s_fu_652 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_74_V_s_fu_656 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_75_V_s_fu_660 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_76_V_s_fu_664 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_77_V_s_fu_668 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_78_V_s_fu_672 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_79_V_s_fu_676 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_80_V_s_fu_680 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_81_V_s_fu_684 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_82_V_s_fu_688 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_83_V_s_fu_692 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_84_V_s_fu_696 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_85_V_s_fu_700 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_86_V_s_fu_704 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_87_V_s_fu_708 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_88_V_s_fu_712 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_89_V_s_fu_716 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_90_V_s_fu_720 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_91_V_s_fu_724 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_92_V_s_fu_728 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_93_V_s_fu_732 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_94_V_s_fu_736 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_95_V_s_fu_740 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_96_V_s_fu_744 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_97_V_s_fu_748 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_98_V_s_fu_752 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_val_99_V_s_fu_756 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1837_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_1850_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_1766_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_cast_fu_1790_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_1794_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_cast_fu_1819_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_57_fu_1823_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_fu_1833_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_1844_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal i_2_fu_1895_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_2_mid1_fu_1919_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_mid1_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0217_0_0_cast3_fu_1956_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl1_fu_1960_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl2_fu_1972_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl2_fu_1972_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl1_cast_fu_1968_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_cast_fu_1980_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_0_1_fu_1990_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_0_1_cast_fu_1994_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_0_2_cast2_fu_1998_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl3_fu_2002_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl3_fu_2002_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_cast_fu_2010_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_0217_0_0_2_cast2_fu_1998_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5901_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_fu_1984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_cast_fu_2020_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_0_0_2_fu_2023_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_1_fu_2033_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl4_fu_2041_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl4_fu_2041_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0217_0_1_2_fu_2053_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_2057_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_2057_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl_fu_2065_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_0_1_2_fu_2069_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0217_0_1_3_cast_fu_2079_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_0_1_2_cast_fu_2075_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_0_0_2_cast_fu_2029_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_5910_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl6_fu_2092_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl6_fu_2092_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl6_cast_fu_2100_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl7_fu_2110_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_neg2_fu_2104_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl7_cast_fu_2118_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_0_2_fu_2122_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_0217_0_2_2_cast_fu_2132_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl49_fu_2136_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_2_2_cast_fu_2132_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl49_fu_2136_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0217_0_3_1_cast_fu_2158_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_3_2_cast_fu_2162_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_0_3_2_fu_2166_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_3_3_cast_fu_2172_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_5944_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_5927_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_0_2_2_fu_2144_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp11_fu_2182_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_5953_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp76_cast_fu_2179_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp77_cast_fu_2192_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_1_0_1_fu_2201_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_1_1_fu_2207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_op_fu_2213_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_5970_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp69_cast_fu_2242_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_0_1_3_fu_2245_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of tmp_38_0_1_3_fu_2245_p2 : signal is "no";
    signal grp_fu_5995_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5986_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp80_cast_fu_2275_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl9_fu_2283_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl10_cast_fu_2301_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_1_1_2_fu_2311_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl8_fu_2316_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl11_cast_fu_2323_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg3_fu_2327_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl12_cast_fu_2340_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl11_fu_2350_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl14_cast_fu_2368_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl13_cast_fu_2357_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_1_2_1_fu_2372_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_fu_2382_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl51_fu_2389_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6020_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_37_1_2_1_cast_ca_fu_2378_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_1_1_3_fu_2344_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp34_fu_2402_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6003_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp85_cast_fu_2399_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp86_cast_fu_2412_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl13_fu_2421_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl16_cast_fu_2428_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_1_3_2_fu_2432_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp38_fu_2438_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl14_fu_2448_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl15_fu_2459_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl18_cast_fu_2466_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl17_cast_fu_2455_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_2_1_2_fu_2476_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_2_1_3_fu_2481_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp73_cast_fu_2508_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_fu_2511_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of tmp9_fu_2511_p2 : signal is "no";
    signal tmp75_cast_fu_2516_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_fu_2519_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_cast_fu_2525_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_37_1_1_2_cast_fu_2537_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_1_1_cast_fu_2534_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp30_fu_2540_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp83_cast_fu_2546_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp32_fu_2549_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp84_cast_fu_2555_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_1_3_fu_2558_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6037_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp89_cast_fu_2568_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_6046_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6055_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6080_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_2_0_2_cast_fu_2585_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp92_cast_fu_2591_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6072_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6063_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp42_fu_2594_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp93_cast_fu_2603_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_33_fu_2612_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl53_fu_2619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6095_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_3_fu_2632_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl19_fu_2643_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl20_fu_2654_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl24_cast_fu_2661_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl22_fu_2682_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl26_cast_fu_2689_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl25_cast_fu_2678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_3_0_3_fu_2693_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_3_0_cast_cast_fu_2639_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_37_3_0_3_cast_ca_fu_2699_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp54_fu_2703_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_3_0_1_fu_2665_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp103_cast_fu_2709_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_3_0_3_fu_2713_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_neg_fu_2723_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_1_1_cast2_fu_2493_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_3_1_1_fu_2728_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_3_1_1_cast_fu_2734_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_3_0_3_cast_fu_2719_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_4_1_2_fu_2744_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl36_fu_2755_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl48_cast_fu_2762_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl49_cast_fu_2766_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_5_1_3_fu_2769_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_37_5_1_3_cast_ca_fu_2775_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_5_1_1_fu_2750_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_5_3_1_fu_2785_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_5_3_2_fu_2791_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_2812_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_fu_2812_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_19_fu_2844_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_15_fu_2818_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_2848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_fu_2854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_fu_2860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_2836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_1_cast_fu_2872_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_1_fu_2875_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_1_fu_2884_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_shl16_fu_2907_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0217_0_2_3_cast4_fu_2803_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl19_cast_fu_2914_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_2_2_3_fu_2918_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl17_fu_2928_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl18_fu_2939_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl21_cast_fu_2946_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6104_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp97_cast_fu_2959_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_0217_0_2_1_cast2_fu_2800_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp51_fu_2967_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp102_cast_fu_2973_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp52_fu_2977_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6113_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp101_cast_fu_2983_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp53_fu_2987_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of tmp53_fu_2987_p2 : signal is "no";
    signal tmp49_fu_2962_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of tmp49_fu_2962_p2 : signal is "no";
    signal tmp99_cast_fu_2992_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6122_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl23_fu_3005_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl29_cast_fu_3016_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_3_2_fu_3019_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6137_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6129_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp106_cast_fu_3029_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl24_fu_3037_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl31_cast_fu_3044_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_neg1_fu_3048_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0217_0_2_3_cast5_fu_2806_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl25_fu_3060_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl33_cast_fu_3071_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl32_cast_fu_3067_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl26_fu_3085_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl27_fu_3096_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl35_cast_fu_3103_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl34_cast_fu_3092_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_3_3_2_fu_3107_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl28_fu_3117_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl36_cast_fu_3124_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl29_fu_3134_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_neg4_fu_3128_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl37_cast_fu_3141_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_3_2_3_fu_3054_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp63_fu_3151_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_3_3_3_fu_3145_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp113_cast_fu_3157_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp64_fu_3161_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6152_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp112_cast_fu_3167_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl39_cast_fu_3183_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_6_3_3_fu_3192_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_3221_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_fu_3218_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_11_fu_3224_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_12_fu_3227_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_s_fu_3230_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_20_fu_3242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_cast_fu_3236_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i_fu_3250_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i_cast_fu_3258_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_fu_3266_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_fu_3262_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_3280_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_3294_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_fu_3286_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_3304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_3272_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_3310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_3316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_fu_3334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_fu_3328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_fu_3340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_3346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_3322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_0_not_fu_3358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_3352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_3364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_0_mux_fu_3370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_17_fu_3378_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_3394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_1_fu_3411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_1_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_1_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_63_fu_3404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_1_fu_3428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_1_fu_3434_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_1_fu_3401_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_fu_3438_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_30_fu_3442_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_01_1_fu_3445_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_65_fu_3457_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_1_cast_fu_3451_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i1_fu_3465_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i634_cast_fu_3473_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_1_fu_3481_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_31_fu_3495_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_2_cast_fu_3517_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal r_V_6_2_fu_3520_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_2_fu_3529_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_38_fu_3552_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl55_fu_3559_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_3_2_1_cast_fu_3568_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_3_2_cast_fu_3549_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp59_fu_3572_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp109_cast_fu_3578_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp61_fu_3581_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp110_cast_fu_3587_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_3_fu_3590_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_3_cast_fu_3596_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_6167_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_4_1_fu_3611_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl31_fu_3622_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl41_cast_fu_3633_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl40_cast_fu_3629_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_4_1_1_fu_3636_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_42_fu_3646_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0217_0_2_2_cast1_fu_3215_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl54_fu_3653_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_36_4_2_2_fu_3657_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_6184_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6176_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp116_cast_fu_3667_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_4_2_2_cast_ca_fu_3663_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_37_4_1_cast_cast_fu_3618_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp71_fu_3675_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6192_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp119_cast_fu_3681_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp72_fu_3685_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of tmp72_fu_3685_p2 : signal is "no";
    signal tmp69_fu_3670_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of tmp69_fu_3670_p2 : signal is "no";
    signal tmp117_cast_fu_3690_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl32_fu_3700_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl33_fu_3711_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl43_cast_fu_3707_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl44_cast_fu_3718_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_4_3_fu_3722_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl34_fu_3732_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl45_cast_fu_3739_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg5_fu_3743_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_0217_0_0_1_cast1_fu_3197_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_5_0_1_fu_3749_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6213_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl35_fu_3762_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl46_cast_fu_3769_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_neg6_fu_3773_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_0217_0_0_3_cast4_fu_3206_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl50_cast_fu_3785_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0217_0_0_1_cast2_fu_3200_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl37_fu_3794_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl53_cast_fu_3801_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_6_1_1_fu_3805_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl38_fu_3815_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl39_fu_3826_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl54_cast_fu_3822_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl55_cast_fu_3833_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_6_1_2_fu_3837_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl40_fu_3852_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_neg7_fu_3847_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl57_cast_fu_3859_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_37_6_1_2_cast_ca_fu_3843_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_37_6_1_1_cast_ca_fu_3811_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_0217_0_2_1_cast1_fu_3212_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_6_2_fu_3863_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp95_fu_3875_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp94_fu_3869_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp142_cast_fu_3881_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_neg8_fu_3891_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl59_cast_fu_3896_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_6_3_1_fu_3906_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_6_3_fu_3900_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_36_7_fu_3917_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0217_0_2_cast_fu_3209_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl50_fu_3922_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl44_fu_3932_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl65_cast_fu_3939_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl66_cast_fu_3943_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_8_1_fu_3958_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_3963_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_fu_3971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_1_fu_3976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_1_fu_3987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_1_fu_3993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_3998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_3981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_not_fu_4009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_fu_4003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_fu_4015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_1_mux_fu_4021_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_1_18_fu_4029_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_4045_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_2_fu_4062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_2_fu_4067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_2_fu_4073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_4055_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_2_fu_4079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_2_fu_4085_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_2_fu_4052_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_35_fu_4089_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_36_fu_4093_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_01_2_fu_4096_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_74_fu_4108_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_2_cast_fu_4102_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i2_fu_4116_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i636_cast_fu_4124_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_2_fu_4132_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_37_fu_4146_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_4_3_fu_4174_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_3_fu_4174_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_81_fu_4206_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_78_fu_4180_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_3_fu_4210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_3_fu_4216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_3_fu_4222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_4198_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_4_2_2_cast_fu_4234_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp121_cast_fu_4240_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_37_4_3_1_cast_ca_fu_4237_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp76_fu_4249_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp124_cast_fu_4255_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp77_fu_4259_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of tmp77_fu_4259_p2 : signal is "no";
    signal tmp74_fu_4243_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp122_cast_fu_4264_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_4_fu_4268_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_4_cast_fu_4274_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_6228_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp126_cast_fu_4286_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_5_1_fu_4289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of tmp_38_5_1_fu_4289_p2 : signal is "no";
    signal tmp_37_1_1_2_cast1_fu_3955_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_5_1_cast_fu_4294_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp80_fu_4298_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp128_cast_fu_4304_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6236_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_3_2_1_cast_ca_fu_4168_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp132_cast_fu_4313_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6243_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp87_fu_4325_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_6251_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp134_cast_fu_4322_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_cast_fu_4334_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6266_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_49_fu_4349_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl52_fu_4356_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_6_0_2_cast_fu_4346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_6_0_3_fu_4360_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl41_fu_4371_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl42_fu_4382_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl61_cast_fu_4389_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl60_cast_fu_4378_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_36_7_0_2_fu_4393_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl43_fu_4403_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl62_cast_fu_4410_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl63_cast_fu_4414_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_7_0_3_fu_4417_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_7_0_3_cast_ca_fu_4423_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6280_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp103_fu_4427_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of tmp103_fu_4427_p2 : signal is "no";
    signal tmp_36_7_0_2_cast_fu_4399_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp149_cast_fu_4432_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl45_fu_4442_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl46_fu_4453_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl68_cast_fu_4449_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl69_cast_fu_4460_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_7_2_3_fu_4464_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_37_7_2_3_cast_ca_fu_4470_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_8_2_fu_4488_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_4493_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_fu_4501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_2_fu_4506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_2_fu_4517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_2_fu_4523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_4528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_4511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_not_fu_4539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_fu_4533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge2_fu_4545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_2_mux_fu_4551_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_2_19_fu_4559_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_3_fu_4578_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_3_fu_4575_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_39_fu_4581_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_40_fu_4584_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_01_3_fu_4587_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_82_fu_4599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_3_cast_fu_4593_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i3_fu_4607_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i638_cast_fu_4615_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_3_fu_4623_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_83_fu_4619_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_3_fu_4637_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_4651_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_85_fu_4643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_3_fu_4661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_4629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_3_fu_4667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_3_fu_4673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_3_fu_4691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_3_fu_4685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_3_fu_4697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_4703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_4679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_not_fu_4715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_fu_4709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge3_fu_4721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_3_mux_fu_4727_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_3_20_fu_4735_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_4_fu_4754_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_4_fu_4754_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_89_fu_4786_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_86_fu_4760_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_4_fu_4790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_4_fu_4796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_4_fu_4802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_fu_4778_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_6287_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp131_cast_fu_4817_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp85_fu_4820_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of tmp85_fu_4820_p2 : signal is "no";
    signal tmp133_cast_fu_4825_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_5_fu_4828_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_5_cast_fu_4834_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_6295_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp140_cast_fu_4846_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6311_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp148_cast_fu_4854_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6325_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6342_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6318_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp152_cast_fu_4871_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_7_2_fu_4874_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of tmp_38_7_2_fu_4874_p2 : signal is "no";
    signal tmp_53_fu_4883_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl48_fu_4890_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_7_2_2_fu_4894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl47_fu_4903_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0217_0_3_2_cast1_fu_4485_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl70_cast_fu_4910_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_37_7_2_2_cast_fu_4899_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_7_2_cast_fu_4879_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_36_7_3_2_fu_4914_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_4_fu_4938_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_4_fu_4935_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_43_fu_4941_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_44_fu_4944_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_01_4_fu_4947_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_90_fu_4959_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_4_cast_fu_4953_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i4_fu_4967_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i640_cast_fu_4975_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_4_fu_4983_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_92_fu_4979_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_4_fu_4997_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_5011_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_94_fu_5003_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_4_fu_5021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_fu_4989_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_4_fu_5027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_4_fu_5033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_4_fu_5051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_4_fu_5045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_4_fu_5057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_5063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_5039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_not_fu_5075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_fu_5069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge4_fu_5081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_4_mux_fu_5087_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_4_21_fu_5095_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_5_fu_5114_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_5_fu_5114_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_98_fu_5146_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_95_fu_5120_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_5_fu_5150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_5_fu_5156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_5_fu_5162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_97_fu_5138_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_6350_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp145_cast_fu_5177_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp99_fu_5180_p2 : STD_LOGIC_VECTOR (17 downto 0);
    attribute use_dsp48 of tmp99_fu_5180_p2 : signal is "no";
    signal tmp146_cast_fu_5185_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_6_fu_5188_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_6_cast_fu_5194_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_6367_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_cast_fu_5206_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_6358_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp158_cast_fu_5214_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_cast_fu_5220_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_fu_5223_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp112_fu_5209_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp157_cast_fu_5229_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_5_fu_5242_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_5_fu_5239_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_46_fu_5245_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_47_fu_5248_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_01_5_fu_5251_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_99_fu_5263_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_5_cast_fu_5257_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i5_fu_5271_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i642_cast_fu_5279_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_5_fu_5287_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_100_fu_5283_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_5_fu_5301_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_5315_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_fu_5307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_5_fu_5325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_101_fu_5293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_5_fu_5331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_5_fu_5337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_5_fu_5355_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_5_fu_5349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_5_fu_5361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_5367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_5343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_not_fu_5379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_fu_5373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge5_fu_5385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_5_mux_fu_5391_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_5_22_fu_5399_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_1_7_cast_fu_5415_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_6_fu_5426_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_6_fu_5426_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp_106_fu_5458_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_103_fu_5432_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_6_fu_5462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_6_fu_5468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_6_fu_5474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_105_fu_5450_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_4_7_fu_5489_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_Val2_4_7_fu_5489_p2 : STD_LOGIC_VECTOR (48 downto 0);
    signal tmp_121_fu_5521_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_118_fu_5495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_7_fu_5525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_7_fu_5531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_7_fu_5537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_5513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_6_fu_5552_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_6_fu_5549_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_50_fu_5555_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_51_fu_5558_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_01_6_fu_5561_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_107_fu_5573_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_6_cast_fu_5567_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i6_fu_5581_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i644_cast_fu_5589_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_6_fu_5597_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_108_fu_5593_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_6_fu_5611_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_5625_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_111_fu_5617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_6_fu_5635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_5603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_6_fu_5641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_6_fu_5647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_6_fu_5665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_6_fu_5659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_6_fu_5671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_5677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_5653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_not_fu_5689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_fu_5683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge6_fu_5695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_6_mux_fu_5701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_6_23_fu_5709_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_7_fu_5728_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_5_7_fu_5725_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_54_fu_5731_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_55_fu_5734_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_01_7_fu_5737_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_122_fu_5749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_7_cast_fu_5743_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i7_fu_5757_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_a_V_i646_cast_fu_5765_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal r_V_7_7_fu_5773_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_123_fu_5769_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_7_fu_5787_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_5801_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_125_fu_5793_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_7_fu_5811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_124_fu_5779_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_7_fu_5817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_7_fu_5823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not38_i_i_7_fu_5841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_0_not_i_i_7_fu_5835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge39_i_i_7_fu_5847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_5853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_5829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_not_fu_5865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_fu_5859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge7_fu_5871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_7_mux_fu_5877_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_7_24_fu_5885_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_5901_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5901_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5910_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_5919_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_5927_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5927_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5936_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_5944_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_5953_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5962_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_5962_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5970_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_5995_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_5995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6003_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_6012_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6020_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6020_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6029_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6037_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6037_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6046_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6055_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6055_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6063_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6072_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6080_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6095_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6095_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_6113_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6122_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6122_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6129_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6137_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6137_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6145_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6145_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6152_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6152_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6160_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6160_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6160_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6176_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6176_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6184_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6184_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6192_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_6192_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6200_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6207_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6213_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6213_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6221_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6221_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6228_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6228_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6236_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6236_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6243_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6251_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_6251_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6259_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6259_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6266_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6259_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_6274_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6274_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6280_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6287_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6287_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6295_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6302_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6302_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6311_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6318_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6318_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6334_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_6325_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_6334_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6342_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6342_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6350_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6350_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6358_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_6367_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_6367_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_860 : BOOLEAN;
    signal ap_condition_865 : BOOLEAN;
    signal ap_condition_870 : BOOLEAN;
    signal ap_condition_875 : BOOLEAN;
    signal ap_condition_880 : BOOLEAN;
    signal ap_condition_885 : BOOLEAN;
    signal ap_condition_890 : BOOLEAN;
    signal ap_condition_895 : BOOLEAN;

    component nnet_mac_muladd_6eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_mul_sub_fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component nnet_mac_muladd_7g8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_8hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_7ibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_6jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_muladd_7kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_1lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component nnet_mac_muladd_1mb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component nnet_mac_muladd_1ncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component nnet_mac_muladd_8ocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_6pcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_muladd_7qcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_8rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_8sc4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component nnet_mac_muladd_8tde IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_8udo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_7vdy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_7wdI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_muladd_8xdS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_7yd2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_1zec IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_8Aem IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component nnet_mac_muladd_5Bew IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_muladd_7CeG IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_muladd_6DeQ IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_muladd_8Ee0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_7Ffa IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_1Gfk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_8Hfu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component nnet_mac_muladd_1IfE IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component nnet_mac_muladd_1JfO IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnet_mac_muladd_8KfY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component nnet_mac_muladd_7Lf8 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component nnet_mac_muladd_8Mgi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component nnet_mac_muladd_6Ngs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component conv_layer1_conv_cud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component conv_layer1_kernedEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    conv_layer1_weights_s_U : component conv_layer1_conv_cud
    generic map (
        DataWidth => 8,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_layer1_weights_s_address0,
        ce0 => conv_layer1_weights_s_ce0,
        q0 => conv_layer1_weights_s_q0);

    kernel_sum_V_U : component conv_layer1_kernedEe
    generic map (
        DataWidth => 24,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kernel_sum_V_address0,
        ce0 => kernel_sum_V_ce0,
        we0 => kernel_sum_V_we0,
        d0 => kernel_sum_V_d0,
        q0 => kernel_sum_V_q0,
        address1 => kernel_sum_V_address1,
        ce1 => kernel_sum_V_ce1,
        q1 => kernel_sum_V_q1);

    nnet_mac_muladd_6eOg_U3 : component nnet_mac_muladd_6eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_5901_p0,
        din1 => conv_buff_val_1_V_0_fu_364,
        din2 => grp_fu_5901_p2,
        dout => grp_fu_5901_p3);

    nnet_mac_mul_sub_fYi_U4 : component nnet_mac_mul_sub_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_5910_p0,
        din1 => conv_buff_val_32_V_s_fu_488,
        din2 => p_shl4_fu_2041_p3,
        dout => grp_fu_5910_p3);

    nnet_mac_muladd_7g8j_U5 : component nnet_mac_muladd_7g8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_5919_p0,
        din1 => conv_buff_val_35_V_s_fu_500,
        din2 => grp_fu_5910_p3,
        dout => grp_fu_5919_p3);

    nnet_mac_muladd_6eOg_U6 : component nnet_mac_muladd_6eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_5927_p0,
        din1 => conv_buff_val_67_V_s_fu_628,
        din2 => grp_fu_5927_p2,
        dout => grp_fu_5927_p3);

    nnet_mac_muladd_8hbi_U7 : component nnet_mac_muladd_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_5936_p0,
        din1 => conv_buff_val_96_V_s_fu_744,
        din2 => grp_fu_5944_p3,
        dout => grp_fu_5936_p3);

    nnet_mac_muladd_7ibs_U8 : component nnet_mac_muladd_7ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_5944_p0,
        din1 => conv_buff_val_97_V_s_fu_748,
        din2 => tmp_36_0_2_fu_2122_p2,
        dout => grp_fu_5944_p3);

    nnet_mac_muladd_6jbC_U9 : component nnet_mac_muladd_6jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_5953_p0,
        din1 => conv_buff_val_99_V_s_fu_756,
        din2 => tmp11_fu_2182_p2,
        dout => grp_fu_5953_p3);

    nnet_mac_muladd_7kbM_U10 : component nnet_mac_muladd_7kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_5962_p0,
        din1 => conv_buff_val_0_V_0_fu_360,
        din2 => grp_fu_5962_p2,
        dout => grp_fu_5962_p3);

    nnet_mac_muladd_1lbW_U11 : component nnet_mac_muladd_1lbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => ap_const_lv16_4C,
        din1 => grp_fu_5970_p1,
        din2 => tmp2_reg_7264,
        dout => grp_fu_5970_p3);

    nnet_mac_muladd_1mb6_U12 : component nnet_mac_muladd_1mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => ap_const_lv16_46,
        din1 => conv_buff_val_64_V_2_reg_7288,
        din2 => tmp_38_0_1_3_fu_2245_p2,
        dout => grp_fu_5978_p3);

    nnet_mac_muladd_1ncg_U13 : component nnet_mac_muladd_1ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => ap_const_lv16_61,
        din1 => conv_buff_val_1_V_0_2_reg_7189,
        din2 => tmp_38_1_0_1_reg_7377,
        dout => grp_fu_5986_p3);

    nnet_mac_muladd_8ocq_U14 : component nnet_mac_muladd_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_5995_p0,
        din1 => grp_fu_5995_p1,
        din2 => tmp_36_1_1_reg_7382,
        dout => grp_fu_5995_p3);

    nnet_mac_muladd_6pcA_U15 : component nnet_mac_muladd_6pcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6003_p0,
        din1 => conv_buff_val_63_V_2_reg_7274,
        din2 => tmp34_fu_2402_p2,
        dout => grp_fu_6003_p3);

    nnet_mac_muladd_8ocq_U16 : component nnet_mac_muladd_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6012_p0,
        din1 => conv_buff_val_65_V_2_reg_7299,
        din2 => grp_fu_6012_p2,
        dout => grp_fu_6012_p3);

    nnet_mac_muladd_7qcK_U17 : component nnet_mac_muladd_7qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6020_p0,
        din1 => conv_buff_val_95_V_2_reg_7320,
        din2 => grp_fu_6020_p2,
        dout => grp_fu_6020_p3);

    nnet_mac_muladd_8rcU_U18 : component nnet_mac_muladd_8rcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6029_p0,
        din1 => conv_buff_val_98_V_2_reg_7354,
        din2 => tmp38_fu_2438_p2,
        dout => grp_fu_6029_p3);

    nnet_mac_muladd_8sc4_U19 : component nnet_mac_muladd_8sc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 18,
        dout_WIDTH => 19)
    port map (
        din0 => grp_fu_6037_p0,
        din1 => grp_fu_6037_p1,
        din2 => tmp_38_1_3_fu_2558_p2,
        dout => grp_fu_6037_p3);

    nnet_mac_muladd_8tde_U20 : component nnet_mac_muladd_8tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6046_p0,
        din1 => conv_buff_val_0_V_0_3_reg_7173,
        din2 => tmp_36_2_reg_7499,
        dout => grp_fu_6046_p3);

    nnet_mac_muladd_8udo_U21 : component nnet_mac_muladd_8udo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6055_p0,
        din1 => grp_fu_6055_p1,
        din2 => grp_fu_6046_p3,
        dout => grp_fu_6055_p3);

    nnet_mac_muladd_7vdy_U22 : component nnet_mac_muladd_7vdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6063_p0,
        din1 => conv_buff_val_2_V_0_2_reg_7197,
        din2 => grp_fu_6072_p3,
        dout => grp_fu_6063_p3);

    nnet_mac_muladd_7wdI_U23 : component nnet_mac_muladd_7wdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6072_p0,
        din1 => conv_buff_val_31_V_2_reg_7209,
        din2 => tmp_36_2_1_3_reg_7509,
        dout => grp_fu_6072_p3);

    nnet_mac_muladd_8ocq_U24 : component nnet_mac_muladd_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6080_p0,
        din1 => conv_buff_val_32_V_2_reg_7222,
        din2 => tmp_36_2_1_2_reg_7504,
        dout => grp_fu_6080_p3);

    nnet_mac_muladd_1ncg_U25 : component nnet_mac_muladd_1ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => ap_const_lv16_5C,
        din1 => grp_fu_6088_p1,
        din2 => grp_fu_6095_p3,
        dout => grp_fu_6088_p3);

    nnet_mac_muladd_8xdS_U26 : component nnet_mac_muladd_8xdS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6095_p0,
        din1 => conv_buff_val_97_V_2_reg_7343,
        din2 => grp_fu_6095_p2,
        dout => grp_fu_6095_p3);

    nnet_mac_muladd_1mb6_U27 : component nnet_mac_muladd_1mb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => ap_const_lv16_4C,
        din1 => conv_buff_val_63_V_2_reg_7274,
        din2 => tmp_38_2_1_3_reg_7540,
        dout => grp_fu_6104_p3);

    nnet_mac_muladd_8tde_U28 : component nnet_mac_muladd_8tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6113_p0,
        din1 => conv_buff_val_98_V_2_reg_7354,
        din2 => tmp_36_2_2_3_fu_2918_p2,
        dout => grp_fu_6113_p3);

    nnet_mac_muladd_8ocq_U29 : component nnet_mac_muladd_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6122_p0,
        din1 => grp_fu_6122_p1,
        din2 => tmp55_reg_7560,
        dout => grp_fu_6122_p3);

    nnet_mac_muladd_1ncg_U30 : component nnet_mac_muladd_1ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => ap_const_lv16_58,
        din1 => grp_fu_6129_p1,
        din2 => grp_fu_6122_p3,
        dout => grp_fu_6129_p3);

    nnet_mac_muladd_8tde_U31 : component nnet_mac_muladd_8tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6137_p0,
        din1 => grp_fu_6137_p1,
        din2 => tmp_36_3_2_fu_3019_p2,
        dout => grp_fu_6137_p3);

    nnet_mac_muladd_8hbi_U32 : component nnet_mac_muladd_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6145_p0,
        din1 => grp_fu_6145_p1,
        din2 => tmp_36_3_3_fu_3075_p2,
        dout => grp_fu_6145_p3);

    nnet_mac_muladd_7ibs_U33 : component nnet_mac_muladd_7ibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6152_p0,
        din1 => grp_fu_6152_p1,
        din2 => tmp_36_3_3_2_fu_3107_p2,
        dout => grp_fu_6152_p3);

    nnet_mac_muladd_7yd2_U34 : component nnet_mac_muladd_7yd2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6160_p0,
        din1 => grp_fu_6160_p1,
        din2 => grp_fu_6160_p2,
        dout => grp_fu_6160_p3);

    nnet_mac_muladd_1zec_U35 : component nnet_mac_muladd_1zec
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv15_3B,
        din1 => conv_buff_val_1_V_0_2_reg_7189,
        din2 => tmp_38_4_0_1_reg_7668,
        dout => grp_fu_6167_p3);

    nnet_mac_muladd_8Aem_U36 : component nnet_mac_muladd_8Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_6176_p0,
        din1 => grp_fu_6176_p1,
        din2 => grp_fu_6167_p3,
        dout => grp_fu_6176_p3);

    nnet_mac_muladd_7vdy_U37 : component nnet_mac_muladd_7vdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6184_p0,
        din1 => grp_fu_6184_p1,
        din2 => tmp_36_4_1_1_fu_3636_p2,
        dout => grp_fu_6184_p3);

    nnet_mac_muladd_5Bew_U38 : component nnet_mac_muladd_5Bew
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6192_p0,
        din1 => grp_fu_6192_p1,
        din2 => tmp_36_4_1_2_reg_7565,
        dout => grp_fu_6192_p3);

    nnet_mac_muladd_7vdy_U39 : component nnet_mac_muladd_7vdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6200_p0,
        din1 => grp_fu_6200_p1,
        din2 => tmp_36_4_3_fu_3722_p2,
        dout => grp_fu_6200_p3);

    nnet_mac_muladd_8ocq_U40 : component nnet_mac_muladd_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6207_p0,
        din1 => grp_fu_6207_p1,
        din2 => tmp_36_1_2_3_reg_7479,
        dout => grp_fu_6207_p3);

    nnet_mac_muladd_8tde_U41 : component nnet_mac_muladd_8tde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6213_p0,
        din1 => grp_fu_6213_p1,
        din2 => tmp_36_5_0_1_fu_3749_p2,
        dout => grp_fu_6213_p3);

    nnet_mac_muladd_8hbi_U42 : component nnet_mac_muladd_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6221_p0,
        din1 => grp_fu_6221_p1,
        din2 => grp_fu_6213_p3,
        dout => grp_fu_6221_p3);

    nnet_mac_muladd_7CeG_U43 : component nnet_mac_muladd_7CeG
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6228_p0,
        din1 => grp_fu_6228_p1,
        din2 => tmp_36_5_0_3_reg_7751,
        dout => grp_fu_6228_p3);

    nnet_mac_muladd_8ocq_U44 : component nnet_mac_muladd_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6236_p0,
        din1 => grp_fu_6236_p1,
        din2 => tmp_36_5_3_1_reg_7575,
        dout => grp_fu_6236_p3);

    nnet_mac_muladd_7qcK_U45 : component nnet_mac_muladd_7qcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6243_p0,
        din1 => conv_buff_val_66_V_2_reg_7307,
        din2 => tmp_36_5_3_2_reg_7580,
        dout => grp_fu_6243_p3);

    nnet_mac_muladd_6DeQ_U46 : component nnet_mac_muladd_6DeQ
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6251_p0,
        din1 => grp_fu_6251_p1,
        din2 => tmp87_fu_4325_p2,
        dout => grp_fu_6251_p3);

    nnet_mac_muladd_8Ee0_U47 : component nnet_mac_muladd_8Ee0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6259_p0,
        din1 => grp_fu_6259_p1,
        din2 => tmp_36_6_0_1_reg_7761,
        dout => grp_fu_6259_p3);

    nnet_mac_muladd_7Ffa_U48 : component nnet_mac_muladd_7Ffa
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6266_p0,
        din1 => grp_fu_6266_p1,
        din2 => grp_fu_6259_p3,
        dout => grp_fu_6266_p3);

    nnet_mac_muladd_8ocq_U49 : component nnet_mac_muladd_8ocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6274_p0,
        din1 => grp_fu_6274_p1,
        din2 => tmp_36_6_3_1_reg_7771,
        dout => grp_fu_6274_p3);

    nnet_mac_muladd_1Gfk_U50 : component nnet_mac_muladd_1Gfk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 14,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => ap_const_lv14_1B,
        din1 => grp_fu_6280_p1,
        din2 => tmp_36_7_reg_7781,
        dout => grp_fu_6280_p3);

    nnet_mac_muladd_8Hfu_U51 : component nnet_mac_muladd_8Hfu
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_6287_p0,
        din1 => grp_fu_6287_p1,
        din2 => tmp_38_5_1_3_reg_7843,
        dout => grp_fu_6287_p3);

    nnet_mac_muladd_1IfE_U52 : component nnet_mac_muladd_1IfE
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => ap_const_lv16_53,
        din1 => grp_fu_6295_p1,
        din2 => grp_fu_6302_p3,
        dout => grp_fu_6295_p3);

    nnet_mac_muladd_8Aem_U53 : component nnet_mac_muladd_8Aem
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_6302_p0,
        din1 => conv_buff_val_34_V_2_reg_7248,
        din2 => tmp_38_6_0_3_reg_7858,
        dout => grp_fu_6302_p3);

    nnet_mac_muladd_1JfO_U54 : component nnet_mac_muladd_1JfO
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv15_2F,
        din1 => grp_fu_6311_p1,
        din2 => tmp_36_6_3_3_reg_7673,
        dout => grp_fu_6311_p3);

    nnet_mac_muladd_8KfY_U55 : component nnet_mac_muladd_8KfY
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => grp_fu_6318_p0,
        din1 => grp_fu_6318_p1,
        din2 => grp_fu_6334_p3,
        dout => grp_fu_6318_p3);

    nnet_mac_muladd_7Lf8_U56 : component nnet_mac_muladd_7Lf8
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_6325_p0,
        din1 => conv_buff_val_32_V_2_reg_7222,
        din2 => tmp_36_7_2_reg_7786,
        dout => grp_fu_6325_p3);

    nnet_mac_muladd_1ncg_U57 : component nnet_mac_muladd_1ncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => ap_const_lv16_5D,
        din1 => grp_fu_6334_p1,
        din2 => tmp_38_7_0_3_reg_7868,
        dout => grp_fu_6334_p3);

    nnet_mac_muladd_8Mgi_U58 : component nnet_mac_muladd_8Mgi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_6342_p0,
        din1 => grp_fu_6342_p1,
        din2 => grp_fu_6325_p3,
        dout => grp_fu_6342_p3);

    nnet_mac_muladd_8Hfu_U59 : component nnet_mac_muladd_8Hfu
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        din0 => grp_fu_6350_p0,
        din1 => grp_fu_6350_p1,
        din2 => tmp_38_6_2_1_reg_7905,
        dout => grp_fu_6350_p3);

    nnet_mac_muladd_6Ngs_U60 : component nnet_mac_muladd_6Ngs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_6358_p0,
        din1 => conv_buff_val_96_V_2_reg_7330,
        din2 => tmp114_reg_7920,
        dout => grp_fu_6358_p3);

    nnet_mac_muladd_8udo_U61 : component nnet_mac_muladd_8udo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_6367_p0,
        din1 => grp_fu_6367_p1,
        din2 => tmp_36_7_2_1_reg_7791,
        dout => grp_fu_6367_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state12)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state12);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_reg_875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                a_reg_875 <= a_1_reg_6978;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                a_reg_875 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    b_reg_886_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond5_fu_1807_p2 = ap_const_lv1_1))) then 
                b_reg_886 <= b_1_reg_6996;
            elsif (((exitcond1_fu_1749_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                b_reg_886 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    c_reg_897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_1778_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c_reg_897 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                c_reg_897 <= c_1_reg_7009;
            end if; 
        end if;
    end process;

    i_1_reg_930_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_1_reg_930 <= i_1_mid2_reg_7153;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i_1_reg_930 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_reg_908_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond1_fu_1749_p2 = ap_const_lv1_1))) then 
                i_reg_908 <= ap_const_lv7_0;
            elsif ((not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_1857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                i_reg_908 <= i_3_fu_1863_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_919_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_919 <= indvar_flatten_next_reg_7144;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                indvar_flatten_reg_919 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_reg_941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_reg_941 <= j_1_reg_7387;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                j_reg_941 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                a_1_reg_6978 <= a_1_fu_1755_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                b_1_reg_6996 <= b_1_fu_1784_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c_1_reg_7009 <= c_1_fu_1813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_1907_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                conv_buff_val_0_V_0_2_reg_7158 <= conv_buff_val_0_V_0_fu_360;
                p_0217_0_0_1_cast_reg_7184 <= p_0217_0_0_1_cast_fu_1994_p1;
                p_0217_0_0_cast3_reg_7165 <= p_0217_0_0_cast3_fu_1956_p1;
                p_0217_0_1_2_reg_7240 <= p_0217_0_1_2_fu_2053_p1;
                p_0217_0_1_3_cast_reg_7257 <= p_0217_0_1_3_cast_fu_2079_p1;
                p_0217_0_1_reg_7215 <= p_0217_0_1_fu_2033_p1;
                p_0217_0_3_1_cast_reg_7338 <= p_0217_0_3_1_cast_fu_2158_p1;
                p_0217_0_3_3_cast_reg_7362 <= p_0217_0_3_3_cast_fu_2172_p1;
                    p_shl7_reg_7283(8 downto 1) <= p_shl7_fu_2110_p3(8 downto 1);
                tmp13_reg_7372 <= tmp13_fu_2195_p2;
                tmp2_reg_7264 <= tmp2_fu_2083_p2;
                tmp_16_reg_7392 <= tmp_16_fu_2227_p2;
                tmp_36_1_1_reg_7382 <= tmp_36_1_1_fu_2207_p2;
                tmp_8_mid2_reg_7149 <= tmp_8_mid2_fu_1937_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_1907_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                conv_buff_val_0_V_0_3_reg_7173 <= conv_buff_val_1_V_0_fu_364;
                conv_buff_val_1_V_0_2_reg_7189 <= conv_buff_val_2_V_0_fu_368;
                conv_buff_val_2_V_0_2_reg_7197 <= conv_buff_val_3_V_0_fu_372;
                conv_buff_val_31_V_2_reg_7209 <= conv_buff_val_32_V_s_fu_488;
                conv_buff_val_32_V_2_reg_7222 <= conv_buff_val_33_V_s_fu_492;
                conv_buff_val_33_V_2_reg_7233 <= conv_buff_val_34_V_s_fu_496;
                conv_buff_val_34_V_2_reg_7248 <= conv_buff_val_35_V_s_fu_500;
                conv_buff_val_63_V_2_reg_7274 <= conv_buff_val_64_V_s_fu_616;
                conv_buff_val_64_V_2_reg_7288 <= conv_buff_val_65_V_s_fu_620;
                conv_buff_val_65_V_2_reg_7299 <= conv_buff_val_66_V_s_fu_624;
                conv_buff_val_66_V_2_reg_7307 <= conv_buff_val_67_V_s_fu_628;
                conv_buff_val_95_V_2_reg_7320 <= conv_buff_val_96_V_s_fu_744;
                conv_buff_val_96_V_2_reg_7330 <= conv_buff_val_97_V_s_fu_748;
                conv_buff_val_97_V_2_reg_7343 <= conv_buff_val_98_V_s_fu_752;
                conv_buff_val_98_V_2_reg_7354 <= conv_buff_val_99_V_s_fu_756;
                i_1_mid2_reg_7153 <= i_1_mid2_fu_1945_p3;
                j_1_reg_7387 <= j_1_fu_2219_p3;
                tmp5_reg_7269 <= grp_fu_5919_p3;
                tmp8_reg_7367 <= grp_fu_5936_p3;
                tmp_38_1_0_1_reg_7377 <= grp_fu_5962_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op1163_read_state15 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (ap_predicate_op188_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((exitcond_flatten_fu_1907_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_16_fu_2227_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_760_p3 = ap_const_lv1_1)) or ((tmp_16_fu_2227_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_1907_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_8_mid2_fu_1937_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_760_p3 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_predicate_op2016_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op1645_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                conv_buff_val_0_V_0_fu_360 <= conv_buff_val_1_V_0_fu_364;
                conv_buff_val_10_V_s_fu_400 <= conv_buff_val_11_V_s_fu_404;
                conv_buff_val_11_V_s_fu_404 <= conv_buff_val_12_V_s_fu_408;
                conv_buff_val_12_V_s_fu_408 <= conv_buff_val_13_V_s_fu_412;
                conv_buff_val_13_V_s_fu_412 <= conv_buff_val_14_V_s_fu_416;
                conv_buff_val_14_V_s_fu_416 <= conv_buff_val_15_V_s_fu_420;
                conv_buff_val_15_V_s_fu_420 <= conv_buff_val_16_V_s_fu_424;
                conv_buff_val_16_V_s_fu_424 <= conv_buff_val_17_V_s_fu_428;
                conv_buff_val_17_V_s_fu_428 <= conv_buff_val_18_V_s_fu_432;
                conv_buff_val_18_V_s_fu_432 <= conv_buff_val_19_V_s_fu_436;
                conv_buff_val_19_V_s_fu_436 <= conv_buff_val_20_V_s_fu_440;
                conv_buff_val_1_V_0_fu_364 <= conv_buff_val_2_V_0_fu_368;
                conv_buff_val_20_V_s_fu_440 <= conv_buff_val_21_V_s_fu_444;
                conv_buff_val_21_V_s_fu_444 <= conv_buff_val_22_V_s_fu_448;
                conv_buff_val_22_V_s_fu_448 <= conv_buff_val_23_V_s_fu_452;
                conv_buff_val_23_V_s_fu_452 <= conv_buff_val_24_V_s_fu_456;
                conv_buff_val_24_V_s_fu_456 <= conv_buff_val_25_V_s_fu_460;
                conv_buff_val_25_V_s_fu_460 <= conv_buff_val_26_V_s_fu_464;
                conv_buff_val_26_V_s_fu_464 <= conv_buff_val_27_V_s_fu_468;
                conv_buff_val_27_V_s_fu_468 <= conv_buff_val_28_V_s_fu_472;
                conv_buff_val_28_V_s_fu_472 <= conv_buff_val_29_V_s_fu_476;
                conv_buff_val_29_V_s_fu_476 <= conv_buff_val_30_V_s_fu_480;
                conv_buff_val_2_V_0_fu_368 <= conv_buff_val_3_V_0_fu_372;
                conv_buff_val_30_V_s_fu_480 <= conv_buff_val_31_V_s_fu_484;
                conv_buff_val_31_V_s_fu_484 <= conv_buff_val_32_V_s_fu_488;
                conv_buff_val_32_V_s_fu_488 <= conv_buff_val_33_V_s_fu_492;
                conv_buff_val_33_V_s_fu_492 <= conv_buff_val_34_V_s_fu_496;
                conv_buff_val_34_V_s_fu_496 <= conv_buff_val_35_V_s_fu_500;
                conv_buff_val_35_V_s_fu_500 <= conv_buff_val_36_V_s_fu_504;
                conv_buff_val_36_V_s_fu_504 <= conv_buff_val_37_V_s_fu_508;
                conv_buff_val_37_V_s_fu_508 <= conv_buff_val_38_V_s_fu_512;
                conv_buff_val_38_V_s_fu_512 <= conv_buff_val_39_V_s_fu_516;
                conv_buff_val_39_V_s_fu_516 <= conv_buff_val_40_V_s_fu_520;
                conv_buff_val_3_V_0_fu_372 <= conv_buff_val_4_V_0_fu_376;
                conv_buff_val_40_V_s_fu_520 <= conv_buff_val_41_V_s_fu_524;
                conv_buff_val_41_V_s_fu_524 <= conv_buff_val_42_V_s_fu_528;
                conv_buff_val_42_V_s_fu_528 <= conv_buff_val_43_V_s_fu_532;
                conv_buff_val_43_V_s_fu_532 <= conv_buff_val_44_V_s_fu_536;
                conv_buff_val_44_V_s_fu_536 <= conv_buff_val_45_V_s_fu_540;
                conv_buff_val_45_V_s_fu_540 <= conv_buff_val_46_V_s_fu_544;
                conv_buff_val_46_V_s_fu_544 <= conv_buff_val_47_V_s_fu_548;
                conv_buff_val_47_V_s_fu_548 <= conv_buff_val_48_V_s_fu_552;
                conv_buff_val_48_V_s_fu_552 <= conv_buff_val_49_V_s_fu_556;
                conv_buff_val_49_V_s_fu_556 <= conv_buff_val_50_V_s_fu_560;
                conv_buff_val_4_V_0_fu_376 <= conv_buff_val_5_V_0_fu_380;
                conv_buff_val_50_V_s_fu_560 <= conv_buff_val_51_V_s_fu_564;
                conv_buff_val_51_V_s_fu_564 <= conv_buff_val_52_V_s_fu_568;
                conv_buff_val_52_V_s_fu_568 <= conv_buff_val_53_V_s_fu_572;
                conv_buff_val_53_V_s_fu_572 <= conv_buff_val_54_V_s_fu_576;
                conv_buff_val_54_V_s_fu_576 <= conv_buff_val_55_V_s_fu_580;
                conv_buff_val_55_V_s_fu_580 <= conv_buff_val_56_V_s_fu_584;
                conv_buff_val_56_V_s_fu_584 <= conv_buff_val_57_V_s_fu_588;
                conv_buff_val_57_V_s_fu_588 <= conv_buff_val_58_V_s_fu_592;
                conv_buff_val_58_V_s_fu_592 <= conv_buff_val_59_V_s_fu_596;
                conv_buff_val_59_V_s_fu_596 <= conv_buff_val_60_V_s_fu_600;
                conv_buff_val_5_V_0_fu_380 <= conv_buff_val_6_V_0_fu_384;
                conv_buff_val_60_V_s_fu_600 <= conv_buff_val_61_V_s_fu_604;
                conv_buff_val_61_V_s_fu_604 <= conv_buff_val_62_V_s_fu_608;
                conv_buff_val_62_V_s_fu_608 <= conv_buff_val_63_V_s_fu_612;
                conv_buff_val_63_V_s_fu_612 <= conv_buff_val_64_V_s_fu_616;
                conv_buff_val_64_V_s_fu_616 <= conv_buff_val_65_V_s_fu_620;
                conv_buff_val_65_V_s_fu_620 <= conv_buff_val_66_V_s_fu_624;
                conv_buff_val_66_V_s_fu_624 <= conv_buff_val_67_V_s_fu_628;
                conv_buff_val_67_V_s_fu_628 <= conv_buff_val_68_V_s_fu_632;
                conv_buff_val_68_V_s_fu_632 <= conv_buff_val_69_V_s_fu_636;
                conv_buff_val_69_V_s_fu_636 <= conv_buff_val_70_V_s_fu_640;
                conv_buff_val_6_V_0_fu_384 <= conv_buff_val_7_V_0_fu_388;
                conv_buff_val_70_V_s_fu_640 <= conv_buff_val_71_V_s_fu_644;
                conv_buff_val_71_V_s_fu_644 <= conv_buff_val_72_V_s_fu_648;
                conv_buff_val_72_V_s_fu_648 <= conv_buff_val_73_V_s_fu_652;
                conv_buff_val_73_V_s_fu_652 <= conv_buff_val_74_V_s_fu_656;
                conv_buff_val_74_V_s_fu_656 <= conv_buff_val_75_V_s_fu_660;
                conv_buff_val_75_V_s_fu_660 <= conv_buff_val_76_V_s_fu_664;
                conv_buff_val_76_V_s_fu_664 <= conv_buff_val_77_V_s_fu_668;
                conv_buff_val_77_V_s_fu_668 <= conv_buff_val_78_V_s_fu_672;
                conv_buff_val_78_V_s_fu_672 <= conv_buff_val_79_V_s_fu_676;
                conv_buff_val_79_V_s_fu_676 <= conv_buff_val_80_V_s_fu_680;
                conv_buff_val_7_V_0_fu_388 <= conv_buff_val_8_V_0_fu_392;
                conv_buff_val_80_V_s_fu_680 <= conv_buff_val_81_V_s_fu_684;
                conv_buff_val_81_V_s_fu_684 <= conv_buff_val_82_V_s_fu_688;
                conv_buff_val_82_V_s_fu_688 <= conv_buff_val_83_V_s_fu_692;
                conv_buff_val_83_V_s_fu_692 <= conv_buff_val_84_V_s_fu_696;
                conv_buff_val_84_V_s_fu_696 <= conv_buff_val_85_V_s_fu_700;
                conv_buff_val_85_V_s_fu_700 <= conv_buff_val_86_V_s_fu_704;
                conv_buff_val_86_V_s_fu_704 <= conv_buff_val_87_V_s_fu_708;
                conv_buff_val_87_V_s_fu_708 <= conv_buff_val_88_V_s_fu_712;
                conv_buff_val_88_V_s_fu_712 <= conv_buff_val_89_V_s_fu_716;
                conv_buff_val_89_V_s_fu_716 <= conv_buff_val_90_V_s_fu_720;
                conv_buff_val_8_V_0_fu_392 <= conv_buff_val_9_V_0_fu_396;
                conv_buff_val_90_V_s_fu_720 <= conv_buff_val_91_V_s_fu_724;
                conv_buff_val_91_V_s_fu_724 <= conv_buff_val_92_V_s_fu_728;
                conv_buff_val_92_V_s_fu_728 <= conv_buff_val_93_V_s_fu_732;
                conv_buff_val_93_V_s_fu_732 <= conv_buff_val_94_V_s_fu_736;
                conv_buff_val_94_V_s_fu_736 <= conv_buff_val_95_V_s_fu_740;
                conv_buff_val_95_V_s_fu_740 <= conv_buff_val_96_V_s_fu_744;
                conv_buff_val_96_V_s_fu_744 <= conv_buff_val_97_V_s_fu_748;
                conv_buff_val_97_V_s_fu_748 <= conv_buff_val_98_V_s_fu_752;
                conv_buff_val_98_V_s_fu_752 <= conv_buff_val_99_V_s_fu_756;
                conv_buff_val_9_V_0_fu_396 <= conv_buff_val_10_V_s_fu_400;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op1163_read_state15 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op976_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op973_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (ap_predicate_op188_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_predicate_op2016_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op1645_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                conv_buff_val_99_V_s_fu_756 <= in_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_7140 <= exitcond_flatten_fu_1907_p2;
                exitcond_flatten_reg_7140_pp0_iter1_reg <= exitcond_flatten_reg_7140;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                indvar_flatten_next_reg_7144 <= indvar_flatten_next_fu_1913_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_1749_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                kernel_sum_V_addr_reg_6988 <= tmp_7_fu_1761_p1(3 - 1 downto 0);
                    tmp_15_cast_reg_6983(5 downto 2) <= tmp_15_cast_fu_1774_p1(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                kernel_sum_V_load_1_reg_7040 <= kernel_sum_V_q0;
                kernel_sum_V_load_3_reg_7045 <= kernel_sum_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                kernel_sum_V_load_4_reg_7060 <= kernel_sum_V_q1;
                kernel_sum_V_load_5_reg_7065 <= kernel_sum_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                kernel_sum_V_load_6_reg_7080 <= kernel_sum_V_q1;
                kernel_sum_V_load_7_reg_7085 <= kernel_sum_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                p_0217_0_0_2_cast1_reg_7678 <= p_0217_0_0_2_cast1_fu_3203_p1;
                p_Val2_4_2_reg_7709 <= p_Val2_4_2_fu_3529_p2;
                p_not38_i_i_1_reg_7704 <= p_not38_i_i_1_fu_3511_p2;
                p_not_i_i_1_reg_7699 <= p_not_i_i_1_fu_3505_p2;
                r_V_6_3_reg_7731 <= r_V_6_3_fu_3600_p2;
                    tmp101_reg_7776(12 downto 1) <= tmp101_fu_3911_p2(12 downto 1);
                tmp96_reg_7766 <= tmp96_fu_3885_p2;
                tmp_36_3_2_1_reg_7726 <= tmp_36_3_2_1_fu_3563_p2;
                tmp_36_5_0_3_reg_7751 <= tmp_36_5_0_3_fu_3779_p2;
                tmp_36_6_0_1_reg_7761 <= tmp_36_6_0_1_fu_3788_p2;
                tmp_36_6_3_1_reg_7771 <= tmp_36_6_3_1_fu_3906_p2;
                    tmp_36_7_2_1_reg_7791(14 downto 1) <= tmp_36_7_2_1_fu_3946_p2(14 downto 1);
                tmp_36_7_2_reg_7786 <= tmp_36_7_2_fu_3926_p2;
                tmp_36_7_reg_7781 <= tmp_36_7_fu_3917_p2;
                tmp_38_4_2_2_reg_7736 <= tmp_38_4_2_2_fu_3694_p2;
                tmp_67_reg_7688 <= tmp_67_fu_3477_p1;
                tmp_68_reg_7693 <= r_V_7_1_fu_3481_p2(23 downto 23);
                tmp_71_reg_7715 <= p_Val2_4_2_fu_3529_p2(48 downto 28);
                tmp_73_reg_7721 <= tmp_73_fu_3545_p1;
                tmp_V_reg_7683 <= tmp_V_fu_3386_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_0217_0_0_2_reg_7404 <= p_0217_0_0_2_fu_2233_p1;
                p_0217_0_0_3_reg_7410 <= p_0217_0_0_3_fu_2236_p1;
                p_0217_0_2_1_reg_7416 <= p_0217_0_2_1_fu_2257_p1;
                p_0217_0_2_2_reg_7421 <= p_0217_0_2_2_fu_2260_p1;
                p_0217_0_2_3_reg_7430 <= p_0217_0_2_3_fu_2263_p1;
                p_0217_0_3_3_reg_7435 <= p_0217_0_3_3_fu_2269_p1;
                    p_shl10_reg_7469(8 downto 1) <= p_shl10_fu_2333_p3(8 downto 1);
                    p_shl12_reg_7474(8 downto 1) <= p_shl12_fu_2361_p3(8 downto 1);
                    p_shl5_reg_7458(9 downto 2) <= p_shl5_fu_2294_p3(9 downto 2);
                    p_shl9_cast_reg_7452(14 downto 6) <= p_shl9_cast_fu_2290_p1(14 downto 6);
                tmp36_reg_7489 <= tmp36_fu_2415_p2;
                tmp_36_1_1_2_reg_7463 <= tmp_36_1_1_2_fu_2311_p2;
                tmp_36_1_2_3_reg_7479 <= tmp_36_1_2_3_fu_2393_p2;
                tmp_36_2_1_2_reg_7504 <= tmp_36_2_1_2_fu_2476_p2;
                tmp_36_2_1_3_reg_7509 <= tmp_36_2_1_3_fu_2481_p2;
                    tmp_36_2_reg_7499(12 downto 1) <= tmp_36_2_fu_2470_p2(12 downto 1);
                tmp_38_1_1_reg_7447 <= tmp_38_1_1_fu_2278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                p_0217_0_2_reg_7589 <= p_0217_0_2_fu_2797_p1;
                p_Val2_4_1_reg_7606 <= p_Val2_4_1_fu_2884_p2;
                    p_shl20_cast_reg_7623(12 downto 4) <= p_shl20_cast_fu_2935_p1(12 downto 4);
                    p_shl28_cast_reg_7638(12 downto 4) <= p_shl28_cast_fu_3012_p1(12 downto 4);
                    p_shl30_reg_7663(10 downto 3) <= p_shl30_fu_3176_p3(10 downto 3);
                qb_assign_1_reg_7600 <= qb_assign_1_fu_2866_p2;
                r_V_1_2_reg_7633 <= r_V_1_2_fu_2996_p2;
                tmp65_reg_7658 <= tmp65_fu_3171_p2;
                tmp_17_reg_7594 <= p_Val2_4_fu_2812_p2(48 downto 28);
                    tmp_36_2_3_reg_7628(12 downto 2) <= tmp_36_2_3_fu_2950_p2(12 downto 2);
                    tmp_36_3_3_reg_7648(14 downto 2) <= tmp_36_3_3_fu_3075_p2(14 downto 2);
                tmp_36_6_3_3_reg_7673 <= tmp_36_6_3_3_fu_3192_p2;
                tmp_38_3_2_reg_7643 <= tmp_38_3_2_fu_3032_p2;
                tmp_62_reg_7612 <= p_Val2_4_1_fu_2884_p2(48 downto 28);
                tmp_64_reg_7618 <= tmp_64_fu_2900_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_0217_0_3_1_reg_7514 <= p_0217_0_3_1_fu_2499_p1;
                p_0217_0_3_2_cast3_reg_7519 <= p_0217_0_3_2_cast3_fu_2505_p1;
                    p_shl21_reg_7555(10 downto 3) <= p_shl21_fu_2671_p3(10 downto 3);
                    p_shl23_cast_reg_7550(14 downto 6) <= p_shl23_cast_fu_2650_p1(14 downto 6);
                r_V_1_1_reg_7530 <= r_V_1_1_fu_2571_p2;
                r_V_6_reg_7525 <= r_V_6_fu_2529_p2;
                tmp55_reg_7560 <= tmp55_fu_2738_p2;
                tmp81_reg_7570 <= tmp81_fu_2779_p2;
                tmp_32_reg_7535 <= tmp_32_fu_2588_p1;
                tmp_36_4_1_2_reg_7565 <= tmp_36_4_1_2_fu_2744_p2;
                tmp_36_5_3_1_reg_7575 <= tmp_36_5_3_1_fu_2785_p2;
                tmp_36_5_3_2_reg_7580 <= tmp_36_5_3_2_fu_2791_p2;
                tmp_38_2_1_3_reg_7540 <= tmp_38_2_1_3_fu_2606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                p_not38_i_i_2_reg_7821 <= p_not38_i_i_2_fu_4162_p2;
                p_not_i_i_2_reg_7816 <= p_not_i_i_2_fu_4156_p2;
                qb_assign_1_3_reg_7832 <= qb_assign_1_3_fu_4228_p2;
                r_V_6_4_reg_7838 <= r_V_6_4_fu_4278_p2;
                    tmp113_reg_7873(14 downto 2) <= tmp113_fu_4474_p2(14 downto 2);
                tmp84_reg_7848 <= tmp84_fu_4316_p2;
                tmp89_reg_7853 <= tmp89_fu_4337_p2;
                tmp_38_5_1_3_reg_7843 <= tmp_38_5_1_3_fu_4307_p2;
                tmp_38_6_0_3_reg_7858 <= tmp_38_6_0_3_fu_4365_p2;
                tmp_38_7_0_3_reg_7868 <= tmp_38_7_0_3_fu_4436_p2;
                tmp_75_reg_7805 <= tmp_75_fu_4128_p1;
                tmp_76_reg_7810 <= r_V_7_2_fu_4132_p2(23 downto 23);
                tmp_79_reg_7826 <= p_Val2_4_3_fu_4174_p2(49 downto 28);
                tmp_V_1_reg_7800 <= tmp_V_1_fu_4037_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                qb_assign_1_4_reg_7894 <= qb_assign_1_4_fu_4808_p2;
                r_V_6_5_reg_7900 <= r_V_6_5_fu_4838_p2;
                tmp102_reg_7910 <= tmp102_fu_4857_p2;
                tmp110_reg_7915 <= tmp110_fu_4920_p2;
                tmp114_reg_7920 <= tmp114_fu_4926_p2;
                tmp_38_6_2_1_reg_7905 <= tmp_38_6_2_1_fu_4849_p2;
                tmp_87_reg_7888 <= p_Val2_4_4_fu_4754_p2(48 downto 28);
                tmp_V_2_reg_7878 <= tmp_V_2_fu_4567_p3;
                tmp_V_3_reg_7883 <= tmp_V_3_fu_4743_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                qb_assign_1_5_reg_7940 <= qb_assign_1_5_fu_5168_p2;
                r_V_1_7_reg_7951 <= r_V_1_7_fu_5233_p2;
                r_V_6_6_reg_7946 <= r_V_6_6_fu_5198_p2;
                tmp_96_reg_7934 <= p_Val2_4_5_fu_5114_p2(49 downto 28);
                tmp_V_4_reg_7929 <= tmp_V_4_fu_5103_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                qb_assign_1_6_reg_7972 <= qb_assign_1_6_fu_5480_p2;
                qb_assign_1_7_reg_7984 <= qb_assign_1_7_fu_5543_p2;
                tmp_104_reg_7966 <= p_Val2_4_6_fu_5426_p2(49 downto 28);
                tmp_119_reg_7978 <= p_Val2_4_7_fu_5489_p2(48 downto 28);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_V_6_7_reg_7961 <= r_V_6_7_fu_5418_p2;
                tmp_V_5_reg_7956 <= tmp_V_5_fu_5407_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                rhs_V_1_1_cast_reg_7105 <= rhs_V_1_1_cast_fu_1872_p1;
                rhs_V_1_2_cast_reg_7110 <= rhs_V_1_2_cast_fu_1875_p1;
                rhs_V_1_3_cast_reg_7115 <= rhs_V_1_3_cast_fu_1878_p1;
                rhs_V_1_4_cast_reg_7120 <= rhs_V_1_4_cast_fu_1881_p1;
                rhs_V_1_5_cast_reg_7125 <= rhs_V_1_5_cast_fu_1884_p1;
                rhs_V_1_6_cast_reg_7130 <= rhs_V_1_6_cast_fu_1887_p1;
                rhs_V_1_7_cast_reg_7135 <= rhs_V_1_7_cast_fu_1891_p1;
                rhs_V_1_cast_reg_7100 <= rhs_V_1_cast_fu_1869_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp31_reg_7484 <= grp_fu_6012_p3;
                tmp39_reg_7494 <= grp_fu_6029_p3;
                tmp6_reg_7442 <= grp_fu_5978_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp48_reg_7545 <= grp_fu_6088_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp60_reg_7653 <= grp_fu_6145_p3;
                tmp_38_4_0_1_reg_7668 <= grp_fu_6160_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp73_reg_7741 <= grp_fu_6207_p3;
                tmp75_reg_7746 <= grp_fu_6200_p3;
                tmp78_reg_7756 <= grp_fu_6221_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                tmp98_reg_7863 <= grp_fu_6274_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_1907_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_16_fu_2227_p2 = ap_const_lv1_1))) then
                tmp_24_reg_7400 <= (0=>in_V_V_empty_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_16_fu_2227_p2 = ap_const_lv1_0) and (exitcond_flatten_fu_1907_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_8_mid2_fu_1937_p3 = ap_const_lv1_1))) then
                tmp_25_reg_7396 <= (0=>in_V_V_empty_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1))) then
                tmp_27_1_reg_7585 <= (0=>in_V_V_empty_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1))) then
                tmp_27_2_reg_7796 <= (0=>in_V_V_empty_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1))) then
                tmp_27_3_reg_7925 <= (0=>in_V_V_empty_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_1778_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    tmp_32_cast_reg_7001(8 downto 2) <= tmp_32_cast_fu_1799_p3(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                tmp_V_6_reg_7990 <= tmp_V_6_fu_5717_p3;
                tmp_V_7_reg_7995 <= tmp_V_7_fu_5893_p3;
            end if;
        end if;
    end process;
    tmp_15_cast_reg_6983(1 downto 0) <= "00";
    tmp_15_cast_reg_6983(6) <= '0';
    tmp_32_cast_reg_7001(1 downto 0) <= "00";
    p_shl7_reg_7283(0) <= '0';
    p_shl9_cast_reg_7452(5 downto 0) <= "000000";
    p_shl5_reg_7458(1 downto 0) <= "00";
    p_shl10_reg_7469(0) <= '0';
    p_shl12_reg_7474(0) <= '0';
    tmp_36_2_reg_7499(0) <= '0';
    p_shl23_cast_reg_7550(5 downto 0) <= "000000";
    p_shl21_reg_7555(2 downto 0) <= "000";
    p_shl20_cast_reg_7623(3 downto 0) <= "0000";
    tmp_36_2_3_reg_7628(1 downto 0) <= "00";
    p_shl28_cast_reg_7638(3 downto 0) <= "0000";
    tmp_36_3_3_reg_7648(1 downto 0) <= "00";
    p_shl30_reg_7663(2 downto 0) <= "000";
    tmp101_reg_7776(0) <= '1';
    tmp_36_7_2_1_reg_7791(0) <= '0';
    tmp113_reg_7873(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, in_V_V_empty_n, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state7, exitcond2_fu_1857_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state2, exitcond1_fu_1749_p2, ap_CS_fsm_state3, exitcond3_fu_1778_p2, ap_CS_fsm_state4, exitcond5_fu_1807_p2, ap_predicate_op188_read_state7, exitcond_flatten_fu_1907_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (exitcond1_fu_1749_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond3_fu_1778_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (exitcond5_fu_1807_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state7 => 
                if ((not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_1857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond2_fu_1857_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_1907_p2 = ap_const_lv1_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_1907_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    a_1_fu_1755_p2 <= std_logic_vector(unsigned(a_reg_875) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(18);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state29 <= ap_CS_fsm(19);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op973_read_state13, ap_predicate_op976_read_state13)
    begin
                ap_block_pp0_stage1_01001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op976_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op973_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op973_read_state13, ap_predicate_op976_read_state13)
    begin
                ap_block_pp0_stage1_11001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op976_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op973_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op973_read_state13, ap_predicate_op976_read_state13)
    begin
                ap_block_pp0_stage1_subdone <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op976_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op973_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_01001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_11001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage2_subdone <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op1163_read_state15)
    begin
                ap_block_pp0_stage3_01001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op1163_read_state15 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op1163_read_state15)
    begin
                ap_block_pp0_stage3_11001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op1163_read_state15 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op1163_read_state15)
    begin
                ap_block_pp0_stage3_subdone <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op1163_read_state15 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage4_01001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage4_11001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage4_subdone <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op1645_read_state17)
    begin
                ap_block_pp0_stage5_01001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op1645_read_state17 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op1645_read_state17)
    begin
                ap_block_pp0_stage5_11001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op1645_read_state17 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op1645_read_state17)
    begin
                ap_block_pp0_stage5_subdone <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op1645_read_state17 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage6_01001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage6_11001 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(out_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_pp0_stage6_subdone <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op2016_read_state19)
    begin
                ap_block_pp0_stage7_01001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op2016_read_state19 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op2016_read_state19)
    begin
                ap_block_pp0_stage7_11001 <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op2016_read_state19 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(out_V_V_full_n, in_V_V_empty_n, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_enable_reg_pp0_iter0, ap_predicate_op2016_read_state19)
    begin
                ap_block_pp0_stage7_subdone <= (((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_predicate_op2016_read_state19 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state12_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage1_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op973_read_state13, ap_predicate_op976_read_state13)
    begin
                ap_block_state13_pp0_stage1_iter0 <= (((ap_predicate_op976_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)) or ((ap_predicate_op973_read_state13 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state14_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp0_stage3_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op1163_read_state15)
    begin
                ap_block_state15_pp0_stage3_iter0 <= ((ap_predicate_op1163_read_state15 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state16_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp0_stage5_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op1645_read_state17)
    begin
                ap_block_state17_pp0_stage5_iter0 <= ((ap_predicate_op1645_read_state17 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state18_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state19_pp0_stage7_iter0_assign_proc : process(in_V_V_empty_n, ap_predicate_op2016_read_state19)
    begin
                ap_block_state19_pp0_stage7_iter0 <= ((ap_predicate_op2016_read_state19 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state20_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state21_pp0_stage1_iter1_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state21_pp0_stage1_iter1 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state22_pp0_stage2_iter1_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state22_pp0_stage2_iter1 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state23_pp0_stage3_iter1_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state23_pp0_stage3_iter1 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state24_pp0_stage4_iter1_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state24_pp0_stage4_iter1 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage5_iter1_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state25_pp0_stage5_iter1 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state26_pp0_stage6_iter1_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state26_pp0_stage6_iter1 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state27_pp0_stage7_iter1_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state27_pp0_stage7_iter1 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state28_pp0_stage0_iter2_assign_proc : process(out_V_V_full_n, exitcond_flatten_reg_7140_pp0_iter1_reg)
    begin
                ap_block_state28_pp0_stage0_iter2 <= ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(in_V_V_empty_n, ap_predicate_op188_read_state7)
    begin
                ap_block_state7 <= ((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_860_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_01001)
    begin
                ap_condition_860 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_865_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_01001)
    begin
                ap_condition_865 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_870_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_01001)
    begin
                ap_condition_870 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_875_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_01001)
    begin
                ap_condition_875 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_880_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_01001)
    begin
                ap_condition_880 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_885_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_01001)
    begin
                ap_condition_885 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_890_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_01001)
    begin
                ap_condition_890 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_895_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_01001)
    begin
                ap_condition_895 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state12_assign_proc : process(exitcond_flatten_fu_1907_p2)
    begin
        if ((exitcond_flatten_fu_1907_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state12 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_1_phi_fu_934_p4_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_1_reg_930, i_1_mid2_reg_7153)
    begin
        if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_i_1_phi_fu_934_p4 <= i_1_mid2_reg_7153;
        else 
            ap_phi_mux_i_1_phi_fu_934_p4 <= i_1_reg_930;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_923_p4_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_reg_919, indvar_flatten_next_reg_7144)
    begin
        if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_923_p4 <= indvar_flatten_next_reg_7144;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_923_p4 <= indvar_flatten_reg_919;
        end if; 
    end process;


    ap_phi_mux_j_phi_fu_945_p4_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_reg_941, j_1_reg_7387)
    begin
        if (((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_j_phi_fu_945_p4 <= j_1_reg_7387;
        else 
            ap_phi_mux_j_phi_fu_945_p4 <= j_reg_941;
        end if; 
    end process;


    ap_predicate_op1163_read_state15_assign_proc : process(exitcond_flatten_reg_7140, tmp_16_reg_7392, tmp_8_mid2_reg_7149, tmp_27_1_reg_7585)
    begin
                ap_predicate_op1163_read_state15 <= ((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (tmp_27_1_reg_7585 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1));
    end process;


    ap_predicate_op1645_read_state17_assign_proc : process(exitcond_flatten_reg_7140, tmp_16_reg_7392, tmp_8_mid2_reg_7149, tmp_27_2_reg_7796)
    begin
                ap_predicate_op1645_read_state17 <= ((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (tmp_27_2_reg_7796 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1));
    end process;


    ap_predicate_op188_read_state7_assign_proc : process(exitcond2_fu_1857_p2, grp_nbreadreq_fu_760_p3)
    begin
                ap_predicate_op188_read_state7 <= ((exitcond2_fu_1857_p2 = ap_const_lv1_0) and (grp_nbreadreq_fu_760_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op2016_read_state19_assign_proc : process(exitcond_flatten_reg_7140, tmp_16_reg_7392, tmp_8_mid2_reg_7149, tmp_27_3_reg_7925)
    begin
                ap_predicate_op2016_read_state19 <= ((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (tmp_27_3_reg_7925 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1));
    end process;


    ap_predicate_op973_read_state13_assign_proc : process(exitcond_flatten_reg_7140, tmp_16_reg_7392, tmp_8_mid2_reg_7149, tmp_25_reg_7396)
    begin
                ap_predicate_op973_read_state13 <= ((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (tmp_25_reg_7396 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1));
    end process;


    ap_predicate_op976_read_state13_assign_proc : process(exitcond_flatten_reg_7140, tmp_16_reg_7392, tmp_24_reg_7400)
    begin
                ap_predicate_op976_read_state13 <= ((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (tmp_24_reg_7400 = ap_const_lv1_1) and (tmp_16_reg_7392 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    b_1_fu_1784_p2 <= std_logic_vector(unsigned(b_reg_886) + unsigned(ap_const_lv3_1));
    brmerge1_fu_4015_p2 <= (underflow_1_not_fu_4009_p2 or overflow_1_fu_3981_p2);
    brmerge2_fu_4545_p2 <= (underflow_2_not_fu_4539_p2 or overflow_2_fu_4511_p2);
    brmerge39_i_i_1_fu_3993_p2 <= (p_not38_i_i_1_reg_7704 or newsignbit_0_not_i_i_1_fu_3987_p2);
    brmerge39_i_i_2_fu_4523_p2 <= (p_not38_i_i_2_reg_7821 or newsignbit_0_not_i_i_2_fu_4517_p2);
    brmerge39_i_i_3_fu_4697_p2 <= (p_not38_i_i_3_fu_4691_p2 or newsignbit_0_not_i_i_3_fu_4685_p2);
    brmerge39_i_i_4_fu_5057_p2 <= (p_not38_i_i_4_fu_5051_p2 or newsignbit_0_not_i_i_4_fu_5045_p2);
    brmerge39_i_i_5_fu_5361_p2 <= (p_not38_i_i_5_fu_5355_p2 or newsignbit_0_not_i_i_5_fu_5349_p2);
    brmerge39_i_i_6_fu_5671_p2 <= (p_not38_i_i_6_fu_5665_p2 or newsignbit_0_not_i_i_6_fu_5659_p2);
    brmerge39_i_i_7_fu_5847_p2 <= (p_not38_i_i_7_fu_5841_p2 or newsignbit_0_not_i_i_7_fu_5835_p2);
    brmerge39_i_i_fu_3340_p2 <= (p_not38_i_i_fu_3334_p2 or newsignbit_0_not_i_i_fu_3328_p2);
    brmerge3_fu_4721_p2 <= (underflow_3_not_fu_4715_p2 or overflow_3_fu_4679_p2);
    brmerge4_fu_5081_p2 <= (underflow_4_not_fu_5075_p2 or overflow_4_fu_5039_p2);
    brmerge5_fu_5385_p2 <= (underflow_5_not_fu_5379_p2 or overflow_5_fu_5343_p2);
    brmerge6_fu_5695_p2 <= (underflow_6_not_fu_5689_p2 or overflow_6_fu_5653_p2);
    brmerge7_fu_5871_p2 <= (underflow_7_not_fu_5865_p2 or overflow_7_fu_5829_p2);
    brmerge_fu_3364_p2 <= (underflow_0_not_fu_3358_p2 or overflow_fu_3322_p2);
    brmerge_i_i_1_fu_3971_p2 <= (tmp_69_fu_3963_p3 or p_not_i_i_1_reg_7699);
    brmerge_i_i_2_fu_4501_p2 <= (tmp_77_fu_4493_p3 or p_not_i_i_2_reg_7816);
    brmerge_i_i_3_fu_4667_p2 <= (tmp_85_fu_4643_p3 or p_not_i_i_3_fu_4661_p2);
    brmerge_i_i_4_fu_5027_p2 <= (tmp_94_fu_5003_p3 or p_not_i_i_4_fu_5021_p2);
    brmerge_i_i_5_fu_5331_p2 <= (tmp_102_fu_5307_p3 or p_not_i_i_5_fu_5325_p2);
    brmerge_i_i_6_fu_5641_p2 <= (tmp_111_fu_5617_p3 or p_not_i_i_6_fu_5635_p2);
    brmerge_i_i_7_fu_5817_p2 <= (tmp_125_fu_5793_p3 or p_not_i_i_7_fu_5811_p2);
    brmerge_i_i_fu_3310_p2 <= (tmp_27_fu_3286_p3 or p_not_i_i_fu_3304_p2);
    brmerge_i_i_i_1_fu_4003_p2 <= (underflow_1_fu_3998_p2 or overflow_1_fu_3981_p2);
    brmerge_i_i_i_2_fu_4533_p2 <= (underflow_2_fu_4528_p2 or overflow_2_fu_4511_p2);
    brmerge_i_i_i_3_fu_4709_p2 <= (underflow_3_fu_4703_p2 or overflow_3_fu_4679_p2);
    brmerge_i_i_i_4_fu_5069_p2 <= (underflow_4_fu_5063_p2 or overflow_4_fu_5039_p2);
    brmerge_i_i_i_5_fu_5373_p2 <= (underflow_5_fu_5367_p2 or overflow_5_fu_5343_p2);
    brmerge_i_i_i_6_fu_5683_p2 <= (underflow_6_fu_5677_p2 or overflow_6_fu_5653_p2);
    brmerge_i_i_i_7_fu_5859_p2 <= (underflow_7_fu_5853_p2 or overflow_7_fu_5829_p2);
    brmerge_i_i_i_fu_3352_p2 <= (underflow_fu_3346_p2 or overflow_fu_3322_p2);
    c_1_fu_1813_p2 <= std_logic_vector(unsigned(c_reg_897) + unsigned(ap_const_lv3_1));
    conv_layer1_weights_s_address0 <= tmp_117_cast_fu_1828_p1(7 - 1 downto 0);

    conv_layer1_weights_s_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_layer1_weights_s_ce0 <= ap_const_logic_1;
        else 
            conv_layer1_weights_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_1749_p2 <= "1" when (a_reg_875 = ap_const_lv4_8) else "0";
    exitcond2_fu_1857_p2 <= "1" when (i_reg_908 = ap_const_lv7_64) else "0";
    exitcond3_fu_1778_p2 <= "1" when (b_reg_886 = ap_const_lv3_4) else "0";
    exitcond5_fu_1807_p2 <= "1" when (c_reg_897 = ap_const_lv3_4) else "0";
    exitcond_flatten_fu_1907_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_923_p4 = ap_const_lv10_349) else "0";
    exitcond_fu_1931_p2 <= "1" when (ap_phi_mux_j_phi_fu_945_p4 = ap_const_lv5_1D) else "0";
    grp_fu_5901_p0 <= ap_const_lv14_1D(6 - 1 downto 0);
    grp_fu_5901_p2 <= std_logic_vector(signed(p_shl3_cast_fu_2010_p1) - signed(p_0217_0_0_2_cast2_fu_1998_p1));
    grp_fu_5910_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_5919_p0 <= ap_const_lv15_2E(7 - 1 downto 0);
    grp_fu_5927_p0 <= ap_const_lv14_1B(6 - 1 downto 0);
    grp_fu_5927_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv14_3FEB) * signed(tmp_36_0_3_2_fu_2166_p1))), 14));
    grp_fu_5936_p0 <= ap_const_lv16_FFA7(8 - 1 downto 0);
    grp_fu_5944_p0 <= ap_const_lv15_39(7 - 1 downto 0);
    grp_fu_5953_p0 <= ap_const_lv14_3FE7(6 - 1 downto 0);
    grp_fu_5962_p0 <= ap_const_lv15_7FD4(7 - 1 downto 0);
    grp_fu_5962_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv16_74) * signed(tmp_36_1_0_1_fu_2201_p1))), 16));
    grp_fu_5970_p1 <= p_0217_0_0_3_fu_2236_p1(8 - 1 downto 0);
    grp_fu_5995_p0 <= ap_const_lv16_FFB6(8 - 1 downto 0);
    grp_fu_5995_p1 <= p_0217_0_0_3_fu_2236_p1(8 - 1 downto 0);
    grp_fu_6003_p0 <= ap_const_lv14_19(6 - 1 downto 0);
    grp_fu_6012_p0 <= ap_const_lv16_FFA6(8 - 1 downto 0);
    grp_fu_6012_p2 <= std_logic_vector(signed(p_0217_0_2_3_fu_2263_p1) - signed(p_shl51_fu_2389_p1));
    grp_fu_6020_p0 <= ap_const_lv15_7FCB(7 - 1 downto 0);
    grp_fu_6020_p2 <= std_logic_vector(signed(p_shl10_cast_fu_2301_p1) + signed(p_shl9_cast_fu_2290_p1));
    grp_fu_6029_p0 <= ap_const_lv16_64(8 - 1 downto 0);
    grp_fu_6037_p0 <= ap_const_lv16_FFA8(8 - 1 downto 0);
    grp_fu_6037_p1 <= p_0217_0_3_1_fu_2499_p1(8 - 1 downto 0);
    grp_fu_6046_p0 <= ap_const_lv15_65(8 - 1 downto 0);
    grp_fu_6055_p0 <= ap_const_lv16_6A(8 - 1 downto 0);
    grp_fu_6055_p1 <= p_0217_0_0_2_reg_7404(8 - 1 downto 0);
    grp_fu_6063_p0 <= ap_const_lv15_7FCC(7 - 1 downto 0);
    grp_fu_6072_p0 <= ap_const_lv14_2B(7 - 1 downto 0);
    grp_fu_6080_p0 <= ap_const_lv16_FFA3(8 - 1 downto 0);
    grp_fu_6088_p1 <= p_0217_0_2_2_reg_7421(8 - 1 downto 0);
    grp_fu_6095_p0 <= ap_const_lv16_46(8 - 1 downto 0);
    grp_fu_6095_p2 <= std_logic_vector(signed(p_0217_0_3_1_fu_2499_p1) - signed(p_shl53_fu_2619_p1));
    grp_fu_6113_p0 <= ap_const_lv15_4A(8 - 1 downto 0);
    grp_fu_6122_p0 <= ap_const_lv16_FFA5(8 - 1 downto 0);
    grp_fu_6122_p1 <= p_0217_0_1_reg_7215(8 - 1 downto 0);
    grp_fu_6129_p1 <= p_0217_0_1_2_reg_7240(8 - 1 downto 0);
    grp_fu_6137_p0 <= ap_const_lv15_4D(8 - 1 downto 0);
    grp_fu_6137_p1 <= p_0217_0_1_3_cast_reg_7257(8 - 1 downto 0);
    grp_fu_6145_p0 <= ap_const_lv16_FF8E(8 - 1 downto 0);
    grp_fu_6145_p1 <= p_0217_0_2_2_reg_7421(8 - 1 downto 0);
    grp_fu_6152_p0 <= ap_const_lv15_25(7 - 1 downto 0);
    grp_fu_6152_p1 <= p_0217_0_3_1_cast_reg_7338(8 - 1 downto 0);
    grp_fu_6160_p0 <= ap_const_lv15_2A(7 - 1 downto 0);
    grp_fu_6160_p1 <= p_0217_0_0_cast3_reg_7165(8 - 1 downto 0);
    grp_fu_6160_p2 <= std_logic_vector(signed(p_shl23_cast_reg_7550) - signed(p_shl39_cast_fu_3183_p1));
    grp_fu_6176_p0 <= ap_const_lv16_FFA7(8 - 1 downto 0);
    grp_fu_6176_p1 <= p_0217_0_0_3_reg_7410(8 - 1 downto 0);
    grp_fu_6184_p0 <= ap_const_lv15_7FD9(7 - 1 downto 0);
    grp_fu_6184_p1 <= p_0217_0_1_3_cast_reg_7257(8 - 1 downto 0);
    grp_fu_6192_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_6192_p1 <= p_0217_0_2_1_cast1_fu_3212_p1(8 - 1 downto 0);
    grp_fu_6200_p0 <= ap_const_lv15_7FDD(7 - 1 downto 0);
    grp_fu_6200_p1 <= p_0217_0_3_2_cast3_reg_7519(8 - 1 downto 0);
    grp_fu_6207_p0 <= ap_const_lv16_FFA5(8 - 1 downto 0);
    grp_fu_6207_p1 <= p_0217_0_3_3_reg_7435(8 - 1 downto 0);
    grp_fu_6213_p0 <= ap_const_lv15_4F(8 - 1 downto 0);
    grp_fu_6213_p1 <= p_0217_0_0_cast3_reg_7165(8 - 1 downto 0);
    grp_fu_6221_p0 <= ap_const_lv16_FF9C(8 - 1 downto 0);
    grp_fu_6221_p1 <= p_0217_0_0_2_reg_7404(8 - 1 downto 0);
    grp_fu_6228_p0 <= ap_const_lv14_3FD2(7 - 1 downto 0);
    grp_fu_6228_p1 <= tmp_32_reg_7535(8 - 1 downto 0);
    grp_fu_6236_p0 <= ap_const_lv16_FFA9(8 - 1 downto 0);
    grp_fu_6236_p1 <= p_0217_0_2_2_reg_7421(8 - 1 downto 0);
    grp_fu_6243_p0 <= ap_const_lv15_7FD7(7 - 1 downto 0);
    grp_fu_6251_p0 <= ap_const_lv14_3FE6(6 - 1 downto 0);
    grp_fu_6251_p1 <= p_0217_0_3_3_cast_reg_7362(8 - 1 downto 0);
    grp_fu_6259_p0 <= ap_const_lv15_7FB5(8 - 1 downto 0);
    grp_fu_6259_p1 <= p_0217_0_0_cast3_reg_7165(8 - 1 downto 0);
    grp_fu_6266_p0 <= ap_const_lv15_2C(7 - 1 downto 0);
    grp_fu_6266_p1 <= p_0217_0_0_2_cast1_reg_7678(8 - 1 downto 0);
    grp_fu_6274_p0 <= ap_const_lv16_FF97(8 - 1 downto 0);
    grp_fu_6274_p1 <= p_0217_0_2_3_reg_7430(8 - 1 downto 0);
    grp_fu_6280_p1 <= p_0217_0_0_1_cast_reg_7184(8 - 1 downto 0);
    grp_fu_6287_p0 <= ap_const_lv16_FFB6(8 - 1 downto 0);
    grp_fu_6287_p1 <= p_0217_0_2_reg_7589(8 - 1 downto 0);
    grp_fu_6295_p1 <= p_0217_0_1_reg_7215(8 - 1 downto 0);
    grp_fu_6302_p0 <= ap_const_lv16_FFB5(8 - 1 downto 0);
    grp_fu_6311_p1 <= p_0217_0_3_2_cast3_reg_7519(8 - 1 downto 0);
    grp_fu_6318_p0 <= ap_const_lv16_FF9B(8 - 1 downto 0);
    grp_fu_6318_p1 <= p_0217_0_1_reg_7215(8 - 1 downto 0);
    grp_fu_6325_p0 <= ap_const_lv14_27(7 - 1 downto 0);
    grp_fu_6334_p1 <= p_0217_0_1_2_reg_7240(8 - 1 downto 0);
    grp_fu_6342_p0 <= ap_const_lv15_52(8 - 1 downto 0);
    grp_fu_6342_p1 <= p_0217_0_1_3_cast_reg_7257(8 - 1 downto 0);
    grp_fu_6350_p0 <= ap_const_lv16_FF97(8 - 1 downto 0);
    grp_fu_6350_p1 <= p_0217_0_2_2_reg_7421(8 - 1 downto 0);
    grp_fu_6358_p0 <= ap_const_lv13_16(6 - 1 downto 0);
    grp_fu_6367_p0 <= ap_const_lv16_4F(8 - 1 downto 0);
    grp_fu_6367_p1 <= p_0217_0_3_3_reg_7435(8 - 1 downto 0);
    grp_nbreadreq_fu_760_p3 <= (0=>in_V_V_empty_n, others=>'-');
    i_1_mid2_fu_1945_p3 <= 
        i_2_fu_1895_p2 when (exitcond_fu_1931_p2(0) = '1') else 
        ap_phi_mux_i_1_phi_fu_934_p4;
    i_2_fu_1895_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_1_phi_fu_934_p4) + unsigned(ap_const_lv5_1));
    i_2_mid1_fu_1919_p2 <= std_logic_vector(unsigned(ap_const_lv5_2) + unsigned(ap_phi_mux_i_1_phi_fu_934_p4));
    i_3_fu_1863_p2 <= std_logic_vector(unsigned(i_reg_908) + unsigned(ap_const_lv7_1));

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, exitcond_flatten_reg_7140, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_state7, exitcond2_fu_1857_p2, grp_nbreadreq_fu_760_p3, ap_enable_reg_pp0_iter0, tmp_16_reg_7392, tmp_8_mid2_reg_7149, tmp_25_reg_7396, tmp_27_1_reg_7585, tmp_27_2_reg_7796, tmp_27_3_reg_7925, tmp_24_reg_7400)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_27_1_reg_7585 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1)) or ((exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_24_reg_7400 = ap_const_lv1_1) and (tmp_16_reg_7392 = ap_const_lv1_1)) or ((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (tmp_25_reg_7396 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1)) or ((exitcond2_fu_1857_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7) and (grp_nbreadreq_fu_760_p3 = ap_const_lv1_1)) or ((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (tmp_27_3_reg_7925 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((tmp_16_reg_7392 = ap_const_lv1_0) and (exitcond_flatten_reg_7140 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_27_2_reg_7796 = ap_const_lv1_1) and (tmp_8_mid2_reg_7149 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5)))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_state7, ap_enable_reg_pp0_iter0, ap_predicate_op188_read_state7, ap_predicate_op973_read_state13, ap_predicate_op976_read_state13, ap_block_pp0_stage1_11001, ap_predicate_op1163_read_state15, ap_block_pp0_stage3_11001, ap_predicate_op1645_read_state17, ap_block_pp0_stage5_11001, ap_predicate_op2016_read_state19, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op1163_read_state15 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op976_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op973_read_state13 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (ap_predicate_op188_read_state7 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_predicate_op2016_read_state19 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op1645_read_state17 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next_fu_1913_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_923_p4) + unsigned(ap_const_lv10_1));
    j_1_fu_2219_p3 <= 
        ap_const_lv5_1 when (exitcond_fu_1931_p2(0) = '1') else 
        j_op_fu_2213_p2;
    j_op_fu_2213_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_j_phi_fu_945_p4));

    kernel_sum_V_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state2, kernel_sum_V_addr_reg_6988, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state5, tmp_7_fu_1761_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            kernel_sum_V_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            kernel_sum_V_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            kernel_sum_V_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            kernel_sum_V_address0 <= ap_const_lv64_0(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            kernel_sum_V_address0 <= kernel_sum_V_addr_reg_6988;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kernel_sum_V_address0 <= tmp_7_fu_1761_p1(3 - 1 downto 0);
        else 
            kernel_sum_V_address0 <= "XXX";
        end if; 
    end process;


    kernel_sum_V_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            kernel_sum_V_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            kernel_sum_V_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            kernel_sum_V_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            kernel_sum_V_address1 <= ap_const_lv64_1(3 - 1 downto 0);
        else 
            kernel_sum_V_address1 <= "XXX";
        end if; 
    end process;


    kernel_sum_V_ce0_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_predicate_op188_read_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            kernel_sum_V_ce0 <= ap_const_logic_1;
        else 
            kernel_sum_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_sum_V_ce1_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_state7, ap_predicate_op188_read_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (not(((ap_predicate_op188_read_state7 = ap_const_boolean_1) and (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            kernel_sum_V_ce1 <= ap_const_logic_1;
        else 
            kernel_sum_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    kernel_sum_V_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5, tmp_14_fu_1837_p2, tmp_5_fu_1850_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            kernel_sum_V_d0 <= tmp_5_fu_1850_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            kernel_sum_V_d0 <= tmp_14_fu_1837_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            kernel_sum_V_d0 <= ap_const_lv24_0;
        else 
            kernel_sum_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    kernel_sum_V_we0_assign_proc : process(ap_CS_fsm_state2, exitcond1_fu_1749_p2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((exitcond1_fu_1749_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            kernel_sum_V_we0 <= ap_const_logic_1;
        else 
            kernel_sum_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    newsignbit_0_not_i_i_1_fu_3987_p2 <= (tmp_69_fu_3963_p3 xor ap_const_lv1_1);
    newsignbit_0_not_i_i_2_fu_4517_p2 <= (tmp_77_fu_4493_p3 xor ap_const_lv1_1);
    newsignbit_0_not_i_i_3_fu_4685_p2 <= (tmp_85_fu_4643_p3 xor ap_const_lv1_1);
    newsignbit_0_not_i_i_4_fu_5045_p2 <= (tmp_94_fu_5003_p3 xor ap_const_lv1_1);
    newsignbit_0_not_i_i_5_fu_5349_p2 <= (tmp_102_fu_5307_p3 xor ap_const_lv1_1);
    newsignbit_0_not_i_i_6_fu_5659_p2 <= (tmp_111_fu_5617_p3 xor ap_const_lv1_1);
    newsignbit_0_not_i_i_7_fu_5835_p2 <= (tmp_125_fu_5793_p3 xor ap_const_lv1_1);
    newsignbit_0_not_i_i_fu_3328_p2 <= (tmp_27_fu_3286_p3 xor ap_const_lv1_1);
    not_s_i_i_1_fu_3416_p2 <= (tmp_61_fu_3394_p3 xor ap_const_lv1_1);
    not_s_i_i_2_fu_4067_p2 <= (tmp_70_fu_4045_p3 xor ap_const_lv1_1);
    not_s_i_i_3_fu_4216_p2 <= (tmp_78_fu_4180_p3 xor ap_const_lv1_1);
    not_s_i_i_4_fu_4796_p2 <= (tmp_86_fu_4760_p3 xor ap_const_lv1_1);
    not_s_i_i_5_fu_5156_p2 <= (tmp_95_fu_5120_p3 xor ap_const_lv1_1);
    not_s_i_i_6_fu_5468_p2 <= (tmp_103_fu_5432_p3 xor ap_const_lv1_1);
    not_s_i_i_7_fu_5531_p2 <= (tmp_118_fu_5495_p3 xor ap_const_lv1_1);
    not_s_i_i_fu_2854_p2 <= (tmp_15_fu_2818_p3 xor ap_const_lv1_1);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0)
    begin
        if ((((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_V_din_assign_proc : process(exitcond_flatten_reg_7140_pp0_iter1_reg, tmp_V_reg_7683, tmp_V_1_reg_7800, tmp_V_2_reg_7878, tmp_V_3_reg_7883, tmp_V_4_reg_7929, tmp_V_5_reg_7956, tmp_V_6_reg_7990, tmp_V_7_reg_7995, ap_condition_860, ap_condition_865, ap_condition_870, ap_condition_875, ap_condition_880, ap_condition_885, ap_condition_890, ap_condition_895)
    begin
        if ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0)) then
            if ((ap_const_boolean_1 = ap_condition_895)) then 
                out_V_V_din <= tmp_V_7_reg_7995;
            elsif ((ap_const_boolean_1 = ap_condition_890)) then 
                out_V_V_din <= tmp_V_6_reg_7990;
            elsif ((ap_const_boolean_1 = ap_condition_885)) then 
                out_V_V_din <= tmp_V_5_reg_7956;
            elsif ((ap_const_boolean_1 = ap_condition_880)) then 
                out_V_V_din <= tmp_V_4_reg_7929;
            elsif ((ap_const_boolean_1 = ap_condition_875)) then 
                out_V_V_din <= tmp_V_3_reg_7883;
            elsif ((ap_const_boolean_1 = ap_condition_870)) then 
                out_V_V_din <= tmp_V_2_reg_7878;
            elsif ((ap_const_boolean_1 = ap_condition_865)) then 
                out_V_V_din <= tmp_V_1_reg_7800;
            elsif ((ap_const_boolean_1 = ap_condition_860)) then 
                out_V_V_din <= tmp_V_reg_7683;
            else 
                out_V_V_din <= "XXXXXXXX";
            end if;
        else 
            out_V_V_din <= "XXXXXXXX";
        end if; 
    end process;


    out_V_V_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, exitcond_flatten_reg_7140_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((exitcond_flatten_reg_7140_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    overflow_1_fu_3981_p2 <= (tmp_33_1_fu_3976_p2 and brmerge_i_i_1_fu_3971_p2);
    overflow_2_fu_4511_p2 <= (tmp_33_2_fu_4506_p2 and brmerge_i_i_2_fu_4501_p2);
    overflow_3_fu_4679_p2 <= (tmp_33_3_fu_4673_p2 and brmerge_i_i_3_fu_4667_p2);
    overflow_4_fu_5039_p2 <= (tmp_33_4_fu_5033_p2 and brmerge_i_i_4_fu_5027_p2);
    overflow_5_fu_5343_p2 <= (tmp_33_5_fu_5337_p2 and brmerge_i_i_5_fu_5331_p2);
    overflow_6_fu_5653_p2 <= (tmp_33_6_fu_5647_p2 and brmerge_i_i_6_fu_5641_p2);
    overflow_7_fu_5829_p2 <= (tmp_33_7_fu_5823_p2 and brmerge_i_i_7_fu_5817_p2);
    overflow_fu_3322_p2 <= (tmp_22_fu_3316_p2 and brmerge_i_i_fu_3310_p2);
    p_01_1_cast_fu_3451_p2 <= std_logic_vector(unsigned(tmp_29_fu_3438_p1) + unsigned(tmp_30_fu_3442_p1));
    p_01_1_fu_3445_p2 <= std_logic_vector(unsigned(tmp_23_1_fu_3434_p1) + unsigned(p_Val2_5_1_fu_3401_p1));
    p_01_2_cast_fu_4102_p2 <= std_logic_vector(unsigned(tmp_35_fu_4089_p1) + unsigned(tmp_36_fu_4093_p1));
    p_01_2_fu_4096_p2 <= std_logic_vector(unsigned(tmp_23_2_fu_4085_p1) + unsigned(p_Val2_5_2_fu_4052_p1));
    p_01_3_cast_fu_4593_p2 <= std_logic_vector(unsigned(tmp_39_fu_4581_p1) + unsigned(tmp_40_fu_4584_p1));
    p_01_3_fu_4587_p2 <= std_logic_vector(unsigned(tmp_23_3_fu_4578_p1) + unsigned(p_Val2_5_3_fu_4575_p1));
    p_01_4_cast_fu_4953_p2 <= std_logic_vector(unsigned(tmp_43_fu_4941_p1) + unsigned(tmp_44_fu_4944_p1));
    p_01_4_fu_4947_p2 <= std_logic_vector(unsigned(tmp_23_4_fu_4938_p1) + unsigned(p_Val2_5_4_fu_4935_p1));
    p_01_5_cast_fu_5257_p2 <= std_logic_vector(unsigned(tmp_46_fu_5245_p1) + unsigned(tmp_47_fu_5248_p1));
    p_01_5_fu_5251_p2 <= std_logic_vector(unsigned(tmp_23_5_fu_5242_p1) + unsigned(p_Val2_5_5_fu_5239_p1));
    p_01_6_cast_fu_5567_p2 <= std_logic_vector(unsigned(tmp_50_fu_5555_p1) + unsigned(tmp_51_fu_5558_p1));
    p_01_6_fu_5561_p2 <= std_logic_vector(unsigned(tmp_23_6_fu_5552_p1) + unsigned(p_Val2_5_6_fu_5549_p1));
    p_01_7_cast_fu_5743_p2 <= std_logic_vector(unsigned(tmp_54_fu_5731_p1) + unsigned(tmp_55_fu_5734_p1));
    p_01_7_fu_5737_p2 <= std_logic_vector(unsigned(tmp_23_7_fu_5728_p1) + unsigned(p_Val2_5_7_fu_5725_p1));
    p_01_cast_fu_3236_p2 <= std_logic_vector(unsigned(tmp_11_fu_3224_p1) + unsigned(tmp_12_fu_3227_p1));
        p_0217_0_0_1_cast1_fu_3197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_0_V_0_3_reg_7173),13));

        p_0217_0_0_1_cast2_fu_3200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_0_V_0_3_reg_7173),12));

    p_0217_0_0_1_cast_fu_1994_p0 <= conv_buff_val_1_V_0_fu_364;
        p_0217_0_0_1_cast_fu_1994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_0_1_cast_fu_1994_p0),14));

    p_0217_0_0_1_fu_1990_p0 <= conv_buff_val_1_V_0_fu_364;
        p_0217_0_0_2_cast1_fu_3203_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_1_V_0_2_reg_7189),15));

    p_0217_0_0_2_cast2_fu_1998_p0 <= conv_buff_val_2_V_0_fu_368;
        p_0217_0_0_2_cast2_fu_1998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_0_2_cast2_fu_1998_p0),14));

        p_0217_0_0_2_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_1_V_0_2_reg_7189),16));

        p_0217_0_0_3_cast4_fu_3206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_2_V_0_2_reg_7197),11));

        p_0217_0_0_3_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_2_V_0_2_reg_7197),16));

    p_0217_0_0_cast3_fu_1956_p0 <= conv_buff_val_0_V_0_fu_360;
        p_0217_0_0_cast3_fu_1956_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_0_cast3_fu_1956_p0),15));

        p_0217_0_1_1_cast2_fu_2493_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_32_V_2_reg_7222),15));

    p_0217_0_1_2_fu_2053_p0 <= conv_buff_val_34_V_s_fu_496;
        p_0217_0_1_2_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_1_2_fu_2053_p0),16));

    p_0217_0_1_3_cast_fu_2079_p0 <= conv_buff_val_35_V_s_fu_500;
        p_0217_0_1_3_cast_fu_2079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_1_3_cast_fu_2079_p0),15));

    p_0217_0_1_fu_2033_p0 <= conv_buff_val_32_V_s_fu_488;
        p_0217_0_1_fu_2033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_1_fu_2033_p0),16));

        p_0217_0_2_1_cast1_fu_3212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_64_V_2_reg_7288),13));

        p_0217_0_2_1_cast2_fu_2800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_64_V_2_reg_7288),9));

        p_0217_0_2_1_fu_2257_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_64_V_2_reg_7288),16));

        p_0217_0_2_2_cast1_fu_3215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_65_V_2_reg_7299),11));

    p_0217_0_2_2_cast_fu_2132_p0 <= conv_buff_val_66_V_s_fu_624;
        p_0217_0_2_2_cast_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_2_2_cast_fu_2132_p0),12));

        p_0217_0_2_2_fu_2260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_65_V_2_reg_7299),16));

        p_0217_0_2_3_cast4_fu_2803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_66_V_2_reg_7307),13));

        p_0217_0_2_3_cast5_fu_2806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_66_V_2_reg_7307),12));

        p_0217_0_2_3_fu_2263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_66_V_2_reg_7307),16));

        p_0217_0_2_cast_fu_3209_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_63_V_2_reg_7274),11));

        p_0217_0_2_fu_2797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_63_V_2_reg_7274),16));

    p_0217_0_3_1_cast_fu_2158_p0 <= conv_buff_val_97_V_s_fu_748;
        p_0217_0_3_1_cast_fu_2158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_3_1_cast_fu_2158_p0),15));

        p_0217_0_3_1_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_96_V_2_reg_7330),16));

        p_0217_0_3_2_cast1_fu_4485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_97_V_2_reg_7343),11));

        p_0217_0_3_2_cast3_fu_2505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_97_V_2_reg_7343),15));

    p_0217_0_3_2_cast_fu_2162_p0 <= conv_buff_val_98_V_s_fu_752;
    p_0217_0_3_3_cast_fu_2172_p0 <= conv_buff_val_99_V_s_fu_756;
        p_0217_0_3_3_cast_fu_2172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_0217_0_3_3_cast_fu_2172_p0),14));

        p_0217_0_3_3_fu_2269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_98_V_2_reg_7354),16));

    p_Val2_4_1_fu_2884_p1 <= r_V_6_1_fu_2875_p2;
    p_Val2_4_1_fu_2884_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv49_6E1D3F) * signed(p_Val2_4_1_fu_2884_p1))), 49));
    p_Val2_4_2_fu_3529_p1 <= r_V_6_2_fu_3520_p2;
    p_Val2_4_2_fu_3529_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv49_63B3F8) * signed(p_Val2_4_2_fu_3529_p1))), 49));
    p_Val2_4_3_fu_4174_p1 <= r_V_6_3_reg_7731;
    p_Val2_4_3_fu_4174_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv50_928C55) * signed(p_Val2_4_3_fu_4174_p1))), 50));
    p_Val2_4_4_fu_4754_p1 <= r_V_6_4_reg_7838;
    p_Val2_4_4_fu_4754_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv49_6A5B40) * signed(p_Val2_4_4_fu_4754_p1))), 49));
    p_Val2_4_5_fu_5114_p1 <= r_V_6_5_reg_7900;
    p_Val2_4_5_fu_5114_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv50_85E2EF) * signed(p_Val2_4_5_fu_5114_p1))), 50));
    p_Val2_4_6_fu_5426_p1 <= r_V_6_6_reg_7946;
    p_Val2_4_6_fu_5426_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv50_8DA37D) * signed(p_Val2_4_6_fu_5426_p1))), 50));
    p_Val2_4_7_fu_5489_p1 <= r_V_6_7_reg_7961;
    p_Val2_4_7_fu_5489_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv49_670C2B) * signed(p_Val2_4_7_fu_5489_p1))), 49));
    p_Val2_4_fu_2812_p1 <= r_V_6_reg_7525;
    p_Val2_4_fu_2812_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv49_7490DD) * signed(p_Val2_4_fu_2812_p1))), 49));
        p_Val2_5_1_fu_3401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_62_reg_7612),24));

        p_Val2_5_2_fu_4052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_71_reg_7715),24));

        p_Val2_5_3_fu_4575_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_79_reg_7826),24));

        p_Val2_5_4_fu_4935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_87_reg_7888),24));

        p_Val2_5_5_fu_5239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_96_reg_7934),24));

        p_Val2_5_6_fu_5549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_104_reg_7966),24));

        p_Val2_5_7_fu_5725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_119_reg_7978),24));

        p_Val2_5_fu_3218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_reg_7594),24));

    p_Val2_8_0_mux_fu_3370_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_fu_3352_p2(0) = '1') else 
        p_Val2_8_fu_3280_p2;
    p_Val2_8_17_fu_3378_p3 <= 
        ap_const_lv8_80 when (underflow_fu_3346_p2(0) = '1') else 
        p_Val2_8_fu_3280_p2;
    p_Val2_8_1_18_fu_4029_p3 <= 
        ap_const_lv8_80 when (underflow_1_fu_3998_p2(0) = '1') else 
        p_Val2_8_1_fu_3958_p2;
    p_Val2_8_1_fu_3958_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_67_reg_7688));
    p_Val2_8_1_mux_fu_4021_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_1_fu_4003_p2(0) = '1') else 
        p_Val2_8_1_fu_3958_p2;
    p_Val2_8_2_19_fu_4559_p3 <= 
        ap_const_lv8_80 when (underflow_2_fu_4528_p2(0) = '1') else 
        p_Val2_8_2_fu_4488_p2;
    p_Val2_8_2_fu_4488_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_75_reg_7805));
    p_Val2_8_2_mux_fu_4551_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_2_fu_4533_p2(0) = '1') else 
        p_Val2_8_2_fu_4488_p2;
    p_Val2_8_3_20_fu_4735_p3 <= 
        ap_const_lv8_80 when (underflow_3_fu_4703_p2(0) = '1') else 
        p_Val2_8_3_fu_4637_p2;
    p_Val2_8_3_fu_4637_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_83_fu_4619_p1));
    p_Val2_8_3_mux_fu_4727_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_3_fu_4709_p2(0) = '1') else 
        p_Val2_8_3_fu_4637_p2;
    p_Val2_8_4_21_fu_5095_p3 <= 
        ap_const_lv8_80 when (underflow_4_fu_5063_p2(0) = '1') else 
        p_Val2_8_4_fu_4997_p2;
    p_Val2_8_4_fu_4997_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_92_fu_4979_p1));
    p_Val2_8_4_mux_fu_5087_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_4_fu_5069_p2(0) = '1') else 
        p_Val2_8_4_fu_4997_p2;
    p_Val2_8_5_22_fu_5399_p3 <= 
        ap_const_lv8_80 when (underflow_5_fu_5367_p2(0) = '1') else 
        p_Val2_8_5_fu_5301_p2;
    p_Val2_8_5_fu_5301_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_100_fu_5283_p1));
    p_Val2_8_5_mux_fu_5391_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_5_fu_5373_p2(0) = '1') else 
        p_Val2_8_5_fu_5301_p2;
    p_Val2_8_6_23_fu_5709_p3 <= 
        ap_const_lv8_80 when (underflow_6_fu_5677_p2(0) = '1') else 
        p_Val2_8_6_fu_5611_p2;
    p_Val2_8_6_fu_5611_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_108_fu_5593_p1));
    p_Val2_8_6_mux_fu_5701_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_6_fu_5683_p2(0) = '1') else 
        p_Val2_8_6_fu_5611_p2;
    p_Val2_8_7_24_fu_5885_p3 <= 
        ap_const_lv8_80 when (underflow_7_fu_5853_p2(0) = '1') else 
        p_Val2_8_7_fu_5787_p2;
    p_Val2_8_7_fu_5787_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_123_fu_5769_p1));
    p_Val2_8_7_mux_fu_5877_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_7_fu_5859_p2(0) = '1') else 
        p_Val2_8_7_fu_5787_p2;
    p_Val2_8_fu_3280_p2 <= std_logic_vector(signed(ap_const_lv8_EB) + signed(tmp_21_fu_3262_p1));
    p_a_V_i1_fu_3465_p3 <= 
        ap_const_lv23_0 when (tmp_65_fu_3457_p3(0) = '1') else 
        p_01_1_cast_fu_3451_p2;
    p_a_V_i2_fu_4116_p3 <= 
        ap_const_lv23_0 when (tmp_74_fu_4108_p3(0) = '1') else 
        p_01_2_cast_fu_4102_p2;
    p_a_V_i3_fu_4607_p3 <= 
        ap_const_lv23_0 when (tmp_82_fu_4599_p3(0) = '1') else 
        p_01_3_cast_fu_4593_p2;
    p_a_V_i4_fu_4967_p3 <= 
        ap_const_lv23_0 when (tmp_90_fu_4959_p3(0) = '1') else 
        p_01_4_cast_fu_4953_p2;
    p_a_V_i5_fu_5271_p3 <= 
        ap_const_lv23_0 when (tmp_99_fu_5263_p3(0) = '1') else 
        p_01_5_cast_fu_5257_p2;
    p_a_V_i634_cast_fu_3473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i1_fu_3465_p3),24));
    p_a_V_i636_cast_fu_4124_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i2_fu_4116_p3),24));
    p_a_V_i638_cast_fu_4615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i3_fu_4607_p3),24));
    p_a_V_i640_cast_fu_4975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i4_fu_4967_p3),24));
    p_a_V_i642_cast_fu_5279_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i5_fu_5271_p3),24));
    p_a_V_i644_cast_fu_5589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i6_fu_5581_p3),24));
    p_a_V_i646_cast_fu_5765_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i7_fu_5757_p3),24));
    p_a_V_i6_fu_5581_p3 <= 
        ap_const_lv23_0 when (tmp_107_fu_5573_p3(0) = '1') else 
        p_01_6_cast_fu_5567_p2;
    p_a_V_i7_fu_5757_p3 <= 
        ap_const_lv23_0 when (tmp_122_fu_5749_p3(0) = '1') else 
        p_01_7_cast_fu_5743_p2;
    p_a_V_i_cast_fu_3258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_a_V_i_fu_3250_p3),24));
    p_a_V_i_fu_3250_p3 <= 
        ap_const_lv23_0 when (tmp_20_fu_3242_p3(0) = '1') else 
        p_01_cast_fu_3236_p2;
    p_neg1_fu_3048_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(p_shl31_cast_fu_3044_p1));
    p_neg2_fu_2104_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(p_shl6_cast_fu_2100_p1));
    p_neg3_fu_2327_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl11_cast_fu_2323_p1));
    p_neg4_fu_3128_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl36_cast_fu_3124_p1));
    p_neg5_fu_3743_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl45_cast_fu_3739_p1));
    p_neg6_fu_3773_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(p_shl46_cast_fu_3769_p1));
    p_neg7_fu_3847_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl28_cast_reg_7638));
    p_neg8_fu_3891_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl20_cast_reg_7623));
    p_neg_fu_2723_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(p_shl9_cast_reg_7452));
    p_not38_i_i_1_fu_3511_p2 <= "0" when (tmp_31_fu_3495_p4 = ap_const_lv16_FFFF) else "1";
    p_not38_i_i_2_fu_4162_p2 <= "0" when (tmp_37_fu_4146_p4 = ap_const_lv16_FFFF) else "1";
    p_not38_i_i_3_fu_4691_p2 <= "0" when (tmp_41_fu_4651_p4 = ap_const_lv16_FFFF) else "1";
    p_not38_i_i_4_fu_5051_p2 <= "0" when (tmp_45_fu_5011_p4 = ap_const_lv16_FFFF) else "1";
    p_not38_i_i_5_fu_5355_p2 <= "0" when (tmp_48_fu_5315_p4 = ap_const_lv16_FFFF) else "1";
    p_not38_i_i_6_fu_5665_p2 <= "0" when (tmp_52_fu_5625_p4 = ap_const_lv16_FFFF) else "1";
    p_not38_i_i_7_fu_5841_p2 <= "0" when (tmp_56_fu_5801_p4 = ap_const_lv16_FFFF) else "1";
    p_not38_i_i_fu_3334_p2 <= "0" when (tmp_13_fu_3294_p4 = ap_const_lv16_FFFF) else "1";
    p_not_i_i_1_fu_3505_p2 <= "0" when (tmp_31_fu_3495_p4 = ap_const_lv16_0) else "1";
    p_not_i_i_2_fu_4156_p2 <= "0" when (tmp_37_fu_4146_p4 = ap_const_lv16_0) else "1";
    p_not_i_i_3_fu_4661_p2 <= "0" when (tmp_41_fu_4651_p4 = ap_const_lv16_0) else "1";
    p_not_i_i_4_fu_5021_p2 <= "0" when (tmp_45_fu_5011_p4 = ap_const_lv16_0) else "1";
    p_not_i_i_5_fu_5325_p2 <= "0" when (tmp_48_fu_5315_p4 = ap_const_lv16_0) else "1";
    p_not_i_i_6_fu_5635_p2 <= "0" when (tmp_52_fu_5625_p4 = ap_const_lv16_0) else "1";
    p_not_i_i_7_fu_5811_p2 <= "0" when (tmp_56_fu_5801_p4 = ap_const_lv16_0) else "1";
    p_not_i_i_fu_3304_p2 <= "0" when (tmp_13_fu_3294_p4 = ap_const_lv16_0) else "1";
    p_s_fu_3230_p2 <= std_logic_vector(unsigned(tmp_9_fu_3221_p1) + unsigned(p_Val2_5_fu_3218_p1));
        p_shl10_cast_fu_2301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl5_fu_2294_p3),15));

    p_shl10_fu_2333_p3 <= (conv_buff_val_34_V_2_reg_7248 & ap_const_lv1_0);
        p_shl11_cast_fu_2323_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl8_fu_2316_p3),13));

    p_shl11_fu_2350_p3 <= (conv_buff_val_64_V_2_reg_7288 & ap_const_lv3_0);
        p_shl12_cast_fu_2340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl10_fu_2333_p3),13));

    p_shl12_fu_2361_p3 <= (conv_buff_val_64_V_2_reg_7288 & ap_const_lv1_0);
        p_shl13_cast_fu_2357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl11_fu_2350_p3),12));

    p_shl13_fu_2421_p3 <= (conv_buff_val_97_V_2_reg_7343 & ap_const_lv4_0);
        p_shl14_cast_fu_2368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl12_fu_2361_p3),12));

    p_shl14_fu_2448_p3 <= (conv_buff_val_0_V_0_2_reg_7158 & ap_const_lv4_0);
    p_shl15_fu_2459_p3 <= (conv_buff_val_0_V_0_2_reg_7158 & ap_const_lv1_0);
        p_shl16_cast_fu_2428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl13_fu_2421_p3),13));

    p_shl16_fu_2907_p3 <= (conv_buff_val_66_V_2_reg_7307 & ap_const_lv4_0);
        p_shl17_cast_fu_2455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl14_fu_2448_p3),13));

    p_shl17_fu_2928_p3 <= (conv_buff_val_95_V_2_reg_7320 & ap_const_lv4_0);
        p_shl18_cast_fu_2466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl15_fu_2459_p3),13));

    p_shl18_fu_2939_p3 <= (conv_buff_val_95_V_2_reg_7320 & ap_const_lv2_0);
        p_shl19_cast_fu_2914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl16_fu_2907_p3),13));

    p_shl19_fu_2643_p3 <= (conv_buff_val_0_V_0_3_reg_7173 & ap_const_lv6_0);
        p_shl1_cast_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl1_fu_1960_p3),16));

    p_shl1_fu_1960_p1 <= conv_buff_val_0_V_0_fu_360;
    p_shl1_fu_1960_p3 <= (p_shl1_fu_1960_p1 & ap_const_lv7_0);
        p_shl20_cast_fu_2935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl17_fu_2928_p3),13));

    p_shl20_fu_2654_p3 <= (conv_buff_val_0_V_0_3_reg_7173 & ap_const_lv2_0);
        p_shl21_cast_fu_2946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl18_fu_2939_p3),13));

    p_shl21_fu_2671_p3 <= (conv_buff_val_2_V_0_2_reg_7197 & ap_const_lv3_0);
    p_shl22_fu_2682_p3 <= (conv_buff_val_2_V_0_2_reg_7197 & ap_const_lv1_0);
        p_shl23_cast_fu_2650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl19_fu_2643_p3),15));

    p_shl23_fu_3005_p3 <= (conv_buff_val_63_V_2_reg_7274 & ap_const_lv4_0);
        p_shl24_cast_fu_2661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl20_fu_2654_p3),15));

    p_shl24_fu_3037_p3 <= (conv_buff_val_66_V_2_reg_7307 & ap_const_lv3_0);
        p_shl25_cast_fu_2678_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl21_fu_2671_p3),12));

    p_shl25_fu_3060_p3 <= (conv_buff_val_95_V_2_reg_7320 & ap_const_lv6_0);
        p_shl26_cast_fu_2689_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl22_fu_2682_p3),12));

    p_shl26_fu_3085_p3 <= (conv_buff_val_97_V_2_reg_7343 & ap_const_lv5_0);
    p_shl27_fu_3096_p3 <= (conv_buff_val_97_V_2_reg_7343 & ap_const_lv1_0);
        p_shl28_cast_fu_3012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl23_fu_3005_p3),13));

    p_shl28_fu_3117_p3 <= (conv_buff_val_98_V_2_reg_7354 & ap_const_lv4_0);
        p_shl29_cast_fu_3016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl7_reg_7283),13));

    p_shl29_fu_3134_p3 <= (conv_buff_val_98_V_2_reg_7354 & ap_const_lv2_0);
        p_shl2_cast_fu_1980_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl2_fu_1972_p3),16));

    p_shl2_fu_1972_p1 <= conv_buff_val_0_V_0_fu_360;
    p_shl2_fu_1972_p3 <= (p_shl2_fu_1972_p1 & ap_const_lv5_0);
    p_shl30_fu_3176_p3 <= (conv_buff_val_0_V_0_3_reg_7173 & ap_const_lv3_0);
        p_shl31_cast_fu_3044_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl24_fu_3037_p3),12));

    p_shl31_fu_3622_p3 <= (conv_buff_val_32_V_2_reg_7222 & ap_const_lv5_0);
        p_shl32_cast_fu_3067_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl25_fu_3060_p3),15));

    p_shl32_fu_3700_p3 <= (conv_buff_val_95_V_2_reg_7320 & ap_const_lv5_0);
        p_shl33_cast_fu_3071_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl18_fu_2939_p3),15));

    p_shl33_fu_3711_p3 <= (conv_buff_val_95_V_2_reg_7320 & ap_const_lv1_0);
        p_shl34_cast_fu_3092_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl26_fu_3085_p3),14));

    p_shl34_fu_3732_p3 <= (conv_buff_val_0_V_0_3_reg_7173 & ap_const_lv4_0);
        p_shl35_cast_fu_3103_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl27_fu_3096_p3),14));

    p_shl35_fu_3762_p3 <= (conv_buff_val_2_V_0_2_reg_7197 & ap_const_lv2_0);
        p_shl36_cast_fu_3124_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl28_fu_3117_p3),13));

    p_shl36_fu_2755_p3 <= (conv_buff_val_34_V_2_reg_7248 & ap_const_lv5_0);
        p_shl37_cast_fu_3141_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl29_fu_3134_p3),13));

    p_shl37_fu_3794_p3 <= (conv_buff_val_32_V_2_reg_7222 & ap_const_lv1_0);
    p_shl38_fu_3815_p3 <= (conv_buff_val_33_V_2_reg_7233 & ap_const_lv5_0);
        p_shl39_cast_fu_3183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl30_fu_3176_p3),15));

    p_shl39_fu_3826_p3 <= (conv_buff_val_33_V_2_reg_7233 & ap_const_lv2_0);
        p_shl3_cast_fu_2010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl3_fu_2002_p3),14));

    p_shl3_fu_2002_p1 <= conv_buff_val_2_V_0_fu_368;
    p_shl3_fu_2002_p3 <= (p_shl3_fu_2002_p1 & ap_const_lv5_0);
        p_shl40_cast_fu_3629_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl31_fu_3622_p3),14));

    p_shl40_fu_3852_p3 <= (conv_buff_val_63_V_2_reg_7274 & ap_const_lv2_0);
        p_shl41_cast_fu_3633_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl5_reg_7458),14));

    p_shl41_fu_4371_p3 <= (conv_buff_val_1_V_0_2_reg_7189 & ap_const_lv6_0);
    p_shl42_fu_4382_p3 <= (conv_buff_val_1_V_0_2_reg_7189 & ap_const_lv1_0);
        p_shl43_cast_fu_3707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl32_fu_3700_p3),14));

    p_shl43_fu_4403_p3 <= (conv_buff_val_2_V_0_2_reg_7197 & ap_const_lv5_0);
        p_shl44_cast_fu_3718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl33_fu_3711_p3),14));

    p_shl44_fu_3932_p3 <= (conv_buff_val_64_V_2_reg_7288 & ap_const_lv6_0);
        p_shl45_cast_fu_3739_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl34_fu_3732_p3),13));

    p_shl45_fu_4442_p3 <= (conv_buff_val_66_V_2_reg_7307 & ap_const_lv5_0);
        p_shl46_cast_fu_3769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl35_fu_3762_p3),11));

    p_shl46_fu_4453_p3 <= (conv_buff_val_66_V_2_reg_7307 & ap_const_lv2_0);
    p_shl47_fu_4903_p3 <= (conv_buff_val_97_V_2_reg_7343 & ap_const_lv2_0);
        p_shl48_cast_fu_2762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl36_fu_2755_p3),14));

        p_shl48_fu_4890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_53_fu_4883_p3),16));

        p_shl49_cast_fu_2766_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl10_reg_7469),14));

    p_shl49_fu_2136_p1 <= conv_buff_val_66_V_s_fu_624;
    p_shl49_fu_2136_p3 <= (p_shl49_fu_2136_p1 & ap_const_lv4_0);
    p_shl4_fu_2041_p1 <= conv_buff_val_33_V_s_fu_492;
    p_shl4_fu_2041_p3 <= (p_shl4_fu_2041_p1 & ap_const_lv4_0);
        p_shl50_cast_fu_3785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl30_reg_7663),12));

        p_shl50_fu_3922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl40_fu_3852_p3),11));

        p_shl51_fu_2389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_fu_2382_p3),16));

        p_shl52_fu_4356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_49_fu_4349_p3),16));

        p_shl53_cast_fu_3801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl37_fu_3794_p3),14));

        p_shl53_fu_2619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_33_fu_2612_p3),16));

        p_shl54_cast_fu_3822_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl38_fu_3815_p3),14));

        p_shl54_fu_3653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_3646_p3),11));

        p_shl55_cast_fu_3833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl39_fu_3826_p3),14));

        p_shl55_fu_3559_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_3552_p3),16));

        p_shl57_cast_fu_3859_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl40_fu_3852_p3),13));

        p_shl59_cast_fu_3896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl33_fu_3711_p3),13));

    p_shl5_fu_2294_p3 <= (conv_buff_val_32_V_2_reg_7222 & ap_const_lv2_0);
        p_shl60_cast_fu_4378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl41_fu_4371_p3),15));

        p_shl61_cast_fu_4389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl42_fu_4382_p3),15));

        p_shl62_cast_fu_4410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl43_fu_4403_p3),14));

        p_shl63_cast_fu_4414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl21_reg_7555),14));

        p_shl65_cast_fu_3939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl44_fu_3932_p3),15));

        p_shl66_cast_fu_3943_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl12_reg_7474),15));

        p_shl68_cast_fu_4449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl45_fu_4442_p3),14));

        p_shl69_cast_fu_4460_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl46_fu_4453_p3),14));

        p_shl6_cast_fu_2100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl6_fu_2092_p3),14));

    p_shl6_fu_2092_p1 <= conv_buff_val_64_V_s_fu_616;
    p_shl6_fu_2092_p3 <= (p_shl6_fu_2092_p1 & ap_const_lv5_0);
        p_shl70_cast_fu_4910_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl47_fu_4903_p3),11));

        p_shl7_cast_fu_2118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl7_fu_2110_p3),14));

    p_shl7_fu_2110_p1 <= conv_buff_val_64_V_s_fu_616;
    p_shl7_fu_2110_p3 <= (p_shl7_fu_2110_p1 & ap_const_lv1_0);
    p_shl8_fu_2316_p3 <= (conv_buff_val_34_V_2_reg_7248 & ap_const_lv4_0);
        p_shl9_cast_fu_2290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl9_fu_2283_p3),15));

    p_shl9_fu_2283_p3 <= (conv_buff_val_32_V_2_reg_7222 & ap_const_lv6_0);
        p_shl_fu_2065_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_2057_p3),16));

    qb_assign_1_1_fu_3428_p2 <= (tmp_63_fu_3404_p3 and r_i_i_1_fu_3422_p2);
    qb_assign_1_2_fu_4079_p2 <= (tmp_72_fu_4055_p3 and r_i_i_2_fu_4073_p2);
    qb_assign_1_3_fu_4228_p2 <= (tmp_80_fu_4198_p3 and r_i_i_3_fu_4222_p2);
    qb_assign_1_4_fu_4808_p2 <= (tmp_88_fu_4778_p3 and r_i_i_4_fu_4802_p2);
    qb_assign_1_5_fu_5168_p2 <= (tmp_97_fu_5138_p3 and r_i_i_5_fu_5162_p2);
    qb_assign_1_6_fu_5480_p2 <= (tmp_105_fu_5450_p3 and r_i_i_6_fu_5474_p2);
    qb_assign_1_7_fu_5543_p2 <= (tmp_120_fu_5513_p3 and r_i_i_7_fu_5537_p2);
    qb_assign_1_fu_2866_p2 <= (tmp_18_fu_2836_p3 and r_i_i_fu_2860_p2);
    r_1_fu_3411_p2 <= "0" when (tmp_64_reg_7618 = ap_const_lv27_0) else "1";
    r_2_fu_4062_p2 <= "0" when (tmp_73_reg_7721 = ap_const_lv27_0) else "1";
    r_3_fu_4210_p2 <= "0" when (tmp_81_fu_4206_p1 = ap_const_lv27_0) else "1";
    r_4_fu_4790_p2 <= "0" when (tmp_89_fu_4786_p1 = ap_const_lv27_0) else "1";
    r_5_fu_5150_p2 <= "0" when (tmp_98_fu_5146_p1 = ap_const_lv27_0) else "1";
    r_6_fu_5462_p2 <= "0" when (tmp_106_fu_5458_p1 = ap_const_lv27_0) else "1";
    r_7_fu_5525_p2 <= "0" when (tmp_121_fu_5521_p1 = ap_const_lv27_0) else "1";
        r_V_1_1_cast_fu_2872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_1_reg_7530),25));

    r_V_1_1_fu_2571_p2 <= std_logic_vector(signed(grp_fu_6037_p3) + signed(tmp89_cast_fu_2568_p1));
        r_V_1_2_cast_fu_3517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_2_reg_7633),25));

    r_V_1_2_fu_2996_p2 <= std_logic_vector(unsigned(tmp49_fu_2962_p2) + unsigned(tmp99_cast_fu_2992_p1));
        r_V_1_3_cast_fu_3596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_3_fu_3590_p2),25));

    r_V_1_3_fu_3590_p2 <= std_logic_vector(unsigned(tmp61_fu_3581_p2) + unsigned(tmp110_cast_fu_3587_p1));
        r_V_1_4_cast_fu_4274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_4_fu_4268_p2),25));

    r_V_1_4_fu_4268_p2 <= std_logic_vector(unsigned(tmp74_fu_4243_p2) + unsigned(tmp122_cast_fu_4264_p1));
        r_V_1_5_cast_fu_4834_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_5_fu_4828_p2),25));

    r_V_1_5_fu_4828_p2 <= std_logic_vector(unsigned(tmp85_fu_4820_p2) + unsigned(tmp133_cast_fu_4825_p1));
        r_V_1_6_cast_fu_5194_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_6_fu_5188_p2),25));

    r_V_1_6_fu_5188_p2 <= std_logic_vector(unsigned(tmp99_fu_5180_p2) + unsigned(tmp146_cast_fu_5185_p1));
        r_V_1_7_cast_fu_5415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_7_reg_7951),25));

    r_V_1_7_fu_5233_p2 <= std_logic_vector(unsigned(tmp112_fu_5209_p2) + unsigned(tmp157_cast_fu_5229_p1));
        r_V_1_cast_fu_2525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_fu_2519_p2),25));

    r_V_1_fu_2519_p2 <= std_logic_vector(unsigned(tmp9_fu_2511_p2) + unsigned(tmp75_cast_fu_2516_p1));
    r_V_6_1_fu_2875_p2 <= std_logic_vector(signed(r_V_1_1_cast_fu_2872_p1) - signed(rhs_V_1_1_cast_reg_7105));
    r_V_6_2_fu_3520_p2 <= std_logic_vector(signed(r_V_1_2_cast_fu_3517_p1) - signed(rhs_V_1_2_cast_reg_7110));
    r_V_6_3_fu_3600_p2 <= std_logic_vector(signed(r_V_1_3_cast_fu_3596_p1) - signed(rhs_V_1_3_cast_reg_7115));
    r_V_6_4_fu_4278_p2 <= std_logic_vector(signed(r_V_1_4_cast_fu_4274_p1) - signed(rhs_V_1_4_cast_reg_7120));
    r_V_6_5_fu_4838_p2 <= std_logic_vector(signed(r_V_1_5_cast_fu_4834_p1) - signed(rhs_V_1_5_cast_reg_7125));
    r_V_6_6_fu_5198_p2 <= std_logic_vector(signed(r_V_1_6_cast_fu_5194_p1) - signed(rhs_V_1_6_cast_reg_7130));
    r_V_6_7_fu_5418_p2 <= std_logic_vector(signed(r_V_1_7_cast_fu_5415_p1) - signed(rhs_V_1_7_cast_reg_7135));
    r_V_6_fu_2529_p2 <= std_logic_vector(signed(r_V_1_cast_fu_2525_p1) - signed(rhs_V_1_cast_reg_7100));
    r_V_7_1_fu_3481_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i634_cast_fu_3473_p1));
    r_V_7_2_fu_4132_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i636_cast_fu_4124_p1));
    r_V_7_3_fu_4623_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i638_cast_fu_4615_p1));
    r_V_7_4_fu_4983_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i640_cast_fu_4975_p1));
    r_V_7_5_fu_5287_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i642_cast_fu_5279_p1));
    r_V_7_6_fu_5597_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i644_cast_fu_5589_p1));
    r_V_7_7_fu_5773_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i646_cast_fu_5765_p1));
    r_V_7_fu_3266_p2 <= std_logic_vector(signed(ap_const_lv24_FFFFEB) + signed(p_a_V_i_cast_fu_3258_p1));
    r_fu_2848_p2 <= "0" when (tmp_19_fu_2844_p1 = ap_const_lv27_0) else "1";
    r_i_i_1_fu_3422_p2 <= (r_1_fu_3411_p2 or not_s_i_i_1_fu_3416_p2);
    r_i_i_2_fu_4073_p2 <= (r_2_fu_4062_p2 or not_s_i_i_2_fu_4067_p2);
    r_i_i_3_fu_4222_p2 <= (r_3_fu_4210_p2 or not_s_i_i_3_fu_4216_p2);
    r_i_i_4_fu_4802_p2 <= (r_4_fu_4790_p2 or not_s_i_i_4_fu_4796_p2);
    r_i_i_5_fu_5162_p2 <= (r_5_fu_5150_p2 or not_s_i_i_5_fu_5156_p2);
    r_i_i_6_fu_5474_p2 <= (r_6_fu_5462_p2 or not_s_i_i_6_fu_5468_p2);
    r_i_i_7_fu_5537_p2 <= (r_7_fu_5525_p2 or not_s_i_i_7_fu_5531_p2);
    r_i_i_fu_2860_p2 <= (r_fu_2848_p2 or not_s_i_i_fu_2854_p2);
        rhs_V_1_1_cast_fu_1872_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_load_3_reg_7045),25));

        rhs_V_1_2_cast_fu_1875_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_load_4_reg_7060),25));

        rhs_V_1_3_cast_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_load_5_reg_7065),25));

        rhs_V_1_4_cast_fu_1881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_load_6_reg_7080),25));

        rhs_V_1_5_cast_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_load_7_reg_7085),25));

        rhs_V_1_6_cast_fu_1887_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_q1),25));

        rhs_V_1_7_cast_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_q0),25));

        rhs_V_1_cast_fu_1869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(kernel_sum_V_load_1_reg_7040),25));

        tmp101_cast_fu_2983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp52_fu_2977_p2),15));

    tmp101_fu_3911_p2 <= std_logic_vector(signed(ap_const_lv13_1FE7) + signed(tmp_36_6_3_fu_3900_p2));
        tmp102_cast_fu_2973_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp51_fu_2967_p2),13));

    tmp102_fu_4857_p2 <= std_logic_vector(signed(grp_fu_6311_p3) + signed(tmp148_cast_fu_4854_p1));
        tmp103_cast_fu_2709_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp54_fu_2703_p2),15));

    tmp103_fu_4427_p2 <= std_logic_vector(signed(tmp_36_7_0_3_cast_ca_fu_4423_p1) + signed(grp_fu_6280_p3));
        tmp106_cast_fu_3029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6137_p3),17));

        tmp109_cast_fu_3578_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp60_reg_7653),18));

        tmp110_cast_fu_3587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp65_reg_7658),18));

    tmp110_fu_4920_p2 <= std_logic_vector(signed(tmp_37_7_2_2_cast_fu_4899_p1) + signed(tmp_38_7_2_cast_fu_4879_p1));
        tmp112_cast_fu_3167_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp64_fu_3161_p2),15));

    tmp112_fu_5209_p2 <= std_logic_vector(unsigned(tmp110_reg_7915) + unsigned(tmp156_cast_fu_5206_p1));
        tmp113_cast_fu_3157_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp63_fu_3151_p2),13));

    tmp113_fu_4474_p2 <= std_logic_vector(signed(tmp_37_7_2_3_cast_ca_fu_4470_p1) + signed(tmp_36_3_3_reg_7648));
    tmp114_fu_4926_p2 <= std_logic_vector(signed(ap_const_lv11_7DC) + signed(tmp_36_7_3_2_fu_4914_p2));
        tmp116_cast_fu_3667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6184_p3),17));

    tmp116_fu_5223_p2 <= std_logic_vector(signed(tmp158_cast_fu_5214_p1) + signed(tmp159_cast_fu_5220_p1));
        tmp117_cast_fu_3690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp72_fu_3685_p2),17));

        tmp119_cast_fu_3681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp71_fu_3675_p2),14));

    tmp11_fu_2182_p2 <= std_logic_vector(signed(ap_const_lv12_FDE) + signed(tmp_36_0_2_2_fu_2144_p2));
        tmp121_cast_fu_4240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp73_reg_7741),18));

        tmp122_cast_fu_4264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp77_fu_4259_p2),18));

        tmp124_cast_fu_4255_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp76_fu_4249_p2),15));

        tmp126_cast_fu_4286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6228_p3),16));

        tmp128_cast_fu_4304_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp81_reg_7570),17));

        tmp131_cast_fu_4817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp84_reg_7848),18));

        tmp132_cast_fu_4313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6236_p3),17));

        tmp133_cast_fu_4825_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp89_reg_7853),18));

        tmp134_cast_fu_4322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6243_p3),16));

        tmp135_cast_fu_4334_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6251_p3),16));

    tmp13_fu_2195_p2 <= std_logic_vector(signed(tmp76_cast_fu_2179_p1) + signed(tmp77_cast_fu_2192_p1));
        tmp140_cast_fu_4846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp96_reg_7766),17));

        tmp142_cast_fu_3881_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp95_fu_3875_p2),15));

        tmp145_cast_fu_5177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp98_reg_7863),18));

        tmp146_cast_fu_5185_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp102_reg_7910),18));

        tmp148_cast_fu_4854_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp101_reg_7776),16));

        tmp149_cast_fu_4432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp103_fu_4427_p2),16));

        tmp152_cast_fu_4871_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6342_p3),17));

        tmp156_cast_fu_5206_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6367_p3),18));

        tmp157_cast_fu_5229_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp116_fu_5223_p2),18));

        tmp158_cast_fu_5214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp113_reg_7873),16));

        tmp159_cast_fu_5220_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6358_p3),16));

    tmp2_fu_2083_p2 <= std_logic_vector(signed(tmp_37_0_1_2_cast_fu_2075_p1) + signed(tmp_38_0_0_2_cast_fu_2029_p1));
    tmp30_fu_2540_p2 <= std_logic_vector(signed(tmp_37_1_1_2_cast_fu_2537_p1) + signed(tmp_38_1_1_cast_fu_2534_p1));
    tmp32_fu_2549_p2 <= std_logic_vector(unsigned(tmp30_fu_2540_p2) + unsigned(tmp83_cast_fu_2546_p1));
    tmp34_fu_2402_p2 <= std_logic_vector(signed(tmp_37_1_2_1_cast_ca_fu_2378_p1) + signed(tmp_36_1_1_3_fu_2344_p2));
    tmp36_fu_2415_p2 <= std_logic_vector(signed(tmp85_cast_fu_2399_p1) + signed(tmp86_cast_fu_2412_p1));
    tmp38_fu_2438_p2 <= (tmp_36_1_3_2_fu_2432_p2 or ap_const_lv13_9);
    tmp42_fu_2594_p2 <= std_logic_vector(signed(tmp_38_2_0_2_cast_fu_2585_p1) + signed(tmp92_cast_fu_2591_p1));
    tmp49_fu_2962_p2 <= std_logic_vector(signed(grp_fu_6104_p3) + signed(tmp97_cast_fu_2959_p1));
    tmp51_fu_2967_p2 <= std_logic_vector(signed(ap_const_lv9_1E9) + signed(p_0217_0_2_1_cast2_fu_2800_p1));
    tmp52_fu_2977_p2 <= std_logic_vector(unsigned(tmp_36_2_3_fu_2950_p2) + unsigned(tmp102_cast_fu_2973_p1));
    tmp53_fu_2987_p2 <= std_logic_vector(signed(grp_fu_6113_p3) + signed(tmp101_cast_fu_2983_p1));
    tmp54_fu_2703_p2 <= std_logic_vector(signed(tmp_36_3_0_cast_cast_fu_2639_p1) + signed(tmp_37_3_0_3_cast_ca_fu_2699_p1));
    tmp55_fu_2738_p2 <= std_logic_vector(signed(tmp_36_3_1_1_cast_fu_2734_p1) + signed(tmp_38_3_0_3_cast_fu_2719_p1));
    tmp59_fu_3572_p2 <= std_logic_vector(signed(tmp_37_3_2_1_cast_fu_3568_p1) + signed(tmp_38_3_2_cast_fu_3549_p1));
    tmp61_fu_3581_p2 <= std_logic_vector(unsigned(tmp59_fu_3572_p2) + unsigned(tmp109_cast_fu_3578_p1));
    tmp63_fu_3151_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(tmp_36_3_2_3_fu_3054_p2));
    tmp64_fu_3161_p2 <= std_logic_vector(unsigned(tmp_36_3_3_3_fu_3145_p2) + unsigned(tmp113_cast_fu_3157_p1));
    tmp65_fu_3171_p2 <= std_logic_vector(signed(grp_fu_6152_p3) + signed(tmp112_cast_fu_3167_p1));
        tmp66_cast_fu_2020_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5901_p3),16));

        tmp69_cast_fu_2242_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp5_reg_7269),17));

    tmp69_fu_3670_p2 <= std_logic_vector(signed(grp_fu_6176_p3) + signed(tmp116_cast_fu_3667_p1));
    tmp71_fu_3675_p2 <= std_logic_vector(signed(tmp_37_4_2_2_cast_ca_fu_3663_p1) + signed(tmp_37_4_1_cast_cast_fu_3618_p1));
    tmp72_fu_3685_p2 <= std_logic_vector(signed(grp_fu_6192_p3) + signed(tmp119_cast_fu_3681_p1));
        tmp73_cast_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp8_reg_7367),18));

    tmp74_fu_4243_p2 <= std_logic_vector(signed(tmp_38_4_2_2_cast_fu_4234_p1) + signed(tmp121_cast_fu_4240_p1));
        tmp75_cast_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp13_reg_7372),18));

        tmp76_cast_fu_2179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5927_p3),15));

    tmp76_fu_4249_p2 <= std_logic_vector(signed(ap_const_lv9_1F3) + signed(tmp_37_4_3_1_cast_ca_fu_4237_p1));
        tmp77_cast_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5953_p3),15));

    tmp77_fu_4259_p2 <= std_logic_vector(signed(tmp75_reg_7746) + signed(tmp124_cast_fu_4255_p1));
        tmp80_cast_fu_2275_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5995_p3),17));

    tmp80_fu_4298_p2 <= std_logic_vector(signed(tmp_37_1_1_2_cast1_fu_3955_p1) + signed(tmp_38_5_1_cast_fu_4294_p1));
    tmp81_fu_2779_p2 <= std_logic_vector(signed(tmp_37_5_1_3_cast_ca_fu_2775_p1) + signed(tmp_36_5_1_1_fu_2750_p2));
        tmp83_cast_fu_2546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp31_reg_7484),18));

        tmp84_cast_fu_2555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp36_reg_7489),18));

    tmp84_fu_4316_p2 <= std_logic_vector(signed(tmp_37_3_2_1_cast_ca_fu_4168_p1) + signed(tmp132_cast_fu_4313_p1));
        tmp85_cast_fu_2399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6020_p3),16));

    tmp85_fu_4820_p2 <= std_logic_vector(signed(grp_fu_6287_p3) + signed(tmp131_cast_fu_4817_p1));
        tmp86_cast_fu_2412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6003_p3),16));

    tmp87_fu_4325_p2 <= std_logic_vector(unsigned(ap_const_lv13_10) + unsigned(tmp_36_2_3_reg_7628));
        tmp89_cast_fu_2568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp39_reg_7494),19));

    tmp89_fu_4337_p2 <= std_logic_vector(signed(tmp134_cast_fu_4322_p1) + signed(tmp135_cast_fu_4334_p1));
        tmp92_cast_fu_2591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6080_p3),17));

        tmp93_cast_fu_2603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6063_p3),17));

    tmp94_fu_3869_p2 <= std_logic_vector(signed(tmp_37_6_1_2_cast_ca_fu_3843_p1) + signed(tmp_37_6_1_1_cast_ca_fu_3811_p1));
    tmp95_fu_3875_p2 <= std_logic_vector(signed(p_0217_0_2_1_cast1_fu_3212_p1) + signed(tmp_36_6_2_fu_3863_p2));
    tmp96_fu_3885_p2 <= std_logic_vector(unsigned(tmp94_fu_3869_p2) + unsigned(tmp142_cast_fu_3881_p1));
        tmp97_cast_fu_2959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp48_reg_7545),18));

        tmp99_cast_fu_2992_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp53_fu_2987_p2),18));

    tmp99_fu_5180_p2 <= std_logic_vector(signed(grp_fu_6350_p3) + signed(tmp145_cast_fu_5177_p1));
    tmp9_fu_2511_p2 <= std_logic_vector(signed(tmp6_reg_7442) + signed(tmp73_cast_fu_2508_p1));
    tmp_100_fu_5283_p1 <= p_a_V_i5_fu_5271_p3(8 - 1 downto 0);
    tmp_101_fu_5293_p3 <= r_V_7_5_fu_5287_p2(23 downto 23);
    tmp_102_fu_5307_p3 <= p_Val2_8_5_fu_5301_p2(7 downto 7);
    tmp_103_fu_5432_p3 <= p_Val2_4_6_fu_5426_p2(49 downto 49);
    tmp_105_fu_5450_p3 <= p_Val2_4_6_fu_5426_p2(27 downto 27);
    tmp_106_fu_5458_p1 <= p_Val2_4_6_fu_5426_p2(27 - 1 downto 0);
    tmp_107_fu_5573_p3 <= p_01_6_fu_5561_p2(23 downto 23);
    tmp_108_fu_5593_p1 <= p_a_V_i6_fu_5581_p3(8 - 1 downto 0);
        tmp_10_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_layer1_weights_s_q0),24));

    tmp_110_fu_5603_p3 <= r_V_7_6_fu_5597_p2(23 downto 23);
    tmp_111_fu_5617_p3 <= p_Val2_8_6_fu_5611_p2(7 downto 7);
    tmp_117_cast_fu_1828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_1823_p2),64));
    tmp_118_fu_5495_p3 <= p_Val2_4_7_fu_5489_p2(48 downto 48);
    tmp_11_fu_3224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_reg_7600),23));
    tmp_120_fu_5513_p3 <= p_Val2_4_7_fu_5489_p2(27 downto 27);
    tmp_121_fu_5521_p1 <= p_Val2_4_7_fu_5489_p2(27 - 1 downto 0);
    tmp_122_fu_5749_p3 <= p_01_7_fu_5737_p2(23 downto 23);
    tmp_123_fu_5769_p1 <= p_a_V_i7_fu_5757_p3(8 - 1 downto 0);
    tmp_124_fu_5779_p3 <= r_V_7_7_fu_5773_p2(23 downto 23);
    tmp_125_fu_5793_p3 <= p_Val2_8_7_fu_5787_p2(7 downto 7);
        tmp_12_fu_3227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_reg_7594),23));

    tmp_13_fu_3294_p4 <= r_V_7_fu_3266_p2(23 downto 8);
    tmp_14_fu_1837_p2 <= std_logic_vector(signed(tmp_10_fu_1833_p1) + signed(kernel_sum_V_q0));
    tmp_15_cast_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1766_p3),7));
    tmp_15_fu_2818_p3 <= p_Val2_4_fu_2812_p2(48 downto 48);
    tmp_16_fu_2227_p2 <= "1" when (unsigned(j_1_fu_2219_p3) < unsigned(ap_const_lv5_1D)) else "0";
    tmp_18_fu_2836_p3 <= p_Val2_4_fu_2812_p2(27 downto 27);
    tmp_19_fu_2844_p1 <= p_Val2_4_fu_2812_p2(27 - 1 downto 0);
    tmp_1_fu_1766_p3 <= (a_reg_875 & ap_const_lv2_0);
    tmp_20_fu_3242_p3 <= p_s_fu_3230_p2(23 downto 23);
    tmp_21_fu_3262_p1 <= p_a_V_i_fu_3250_p3(8 - 1 downto 0);
    tmp_22_fu_3316_p2 <= (tmp_26_fu_3272_p3 xor ap_const_lv1_1);
    tmp_23_1_fu_3434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_1_fu_3428_p2),24));
    tmp_23_2_fu_4085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_2_fu_4079_p2),24));
    tmp_23_3_fu_4578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_3_reg_7832),24));
    tmp_23_4_fu_4938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_4_reg_7894),24));
    tmp_23_5_fu_5242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_5_reg_7940),24));
    tmp_23_6_fu_5552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_6_reg_7972),24));
    tmp_23_7_fu_5728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_7_reg_7984),24));
    tmp_26_fu_3272_p3 <= r_V_7_fu_3266_p2(23 downto 23);
    tmp_27_fu_3286_p3 <= p_Val2_8_fu_3280_p2(7 downto 7);
    tmp_28_fu_2382_p3 <= (conv_buff_val_66_V_2_reg_7307 & ap_const_lv7_0);
    tmp_29_fu_3438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_1_fu_3428_p2),23));
    tmp_2_fu_1844_p2 <= std_logic_vector(shift_left(unsigned(kernel_sum_V_q0),to_integer(unsigned('0' & ap_const_lv24_7(24-1 downto 0)))));
        tmp_30_fu_3442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_62_reg_7612),23));

    tmp_31_fu_3495_p4 <= r_V_7_1_fu_3481_p2(23 downto 8);
    tmp_32_cast_fu_1799_p3 <= (tmp_s_fu_1794_p2 & ap_const_lv2_0);
        tmp_32_fu_2588_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_31_V_2_reg_7209),14));

    tmp_33_1_fu_3976_p2 <= (tmp_68_reg_7693 xor ap_const_lv1_1);
    tmp_33_2_fu_4506_p2 <= (tmp_76_reg_7810 xor ap_const_lv1_1);
    tmp_33_3_fu_4673_p2 <= (tmp_84_fu_4629_p3 xor ap_const_lv1_1);
    tmp_33_4_fu_5033_p2 <= (tmp_93_fu_4989_p3 xor ap_const_lv1_1);
    tmp_33_5_fu_5337_p2 <= (tmp_101_fu_5293_p3 xor ap_const_lv1_1);
    tmp_33_6_fu_5647_p2 <= (tmp_110_fu_5603_p3 xor ap_const_lv1_1);
    tmp_33_7_fu_5823_p2 <= (tmp_124_fu_5779_p3 xor ap_const_lv1_1);
    tmp_33_fu_2612_p3 <= (conv_buff_val_96_V_2_reg_7330 & ap_const_lv7_0);
    tmp_35_fu_4089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_2_fu_4079_p2),23));
    tmp_36_0_1_2_fu_2069_p2 <= std_logic_vector(signed(p_0217_0_1_2_fu_2053_p1) - signed(p_shl_fu_2065_p1));
    tmp_36_0_2_2_fu_2144_p2 <= std_logic_vector(signed(p_0217_0_2_2_cast_fu_2132_p1) - signed(p_shl49_fu_2136_p3));
    tmp_36_0_2_fu_2122_p2 <= std_logic_vector(unsigned(p_neg2_fu_2104_p2) - unsigned(p_shl7_cast_fu_2118_p1));
    tmp_36_0_3_2_fu_2166_p1 <= p_0217_0_3_2_cast_fu_2162_p0;
    tmp_36_1_0_1_fu_2201_p1 <= p_0217_0_0_1_fu_1990_p0;
    tmp_36_1_1_2_fu_2311_p1 <= p_0217_0_1_2_reg_7240(8 - 1 downto 0);
    tmp_36_1_1_2_fu_2311_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF8E) * signed(tmp_36_1_1_2_fu_2311_p1))), 16));
    tmp_36_1_1_3_fu_2344_p2 <= std_logic_vector(unsigned(p_neg3_fu_2327_p2) - unsigned(p_shl12_cast_fu_2340_p1));
    tmp_36_1_1_fu_2207_p1 <= p_0217_0_1_fu_2033_p0;
    tmp_36_1_1_fu_2207_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FF8C) * signed(tmp_36_1_1_fu_2207_p1))), 16));
    tmp_36_1_2_1_fu_2372_p2 <= std_logic_vector(signed(p_shl14_cast_fu_2368_p1) - signed(p_shl13_cast_fu_2357_p1));
    tmp_36_1_2_3_fu_2393_p2 <= std_logic_vector(signed(p_0217_0_2_3_fu_2263_p1) - signed(p_shl51_fu_2389_p1));
    tmp_36_1_3_2_fu_2432_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(p_shl16_cast_fu_2428_p1));
    tmp_36_2_1_2_fu_2476_p1 <= p_0217_0_1_2_reg_7240(8 - 1 downto 0);
    tmp_36_2_1_2_fu_2476_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv16_47) * signed(tmp_36_2_1_2_fu_2476_p1))), 16));
    tmp_36_2_1_3_fu_2481_p1 <= conv_buff_val_34_V_2_reg_7248;
    tmp_36_2_1_3_fu_2481_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv14_3FED) * signed(tmp_36_2_1_3_fu_2481_p1))), 14));
    tmp_36_2_2_3_fu_2918_p2 <= std_logic_vector(signed(p_0217_0_2_3_cast4_fu_2803_p1) + signed(p_shl19_cast_fu_2914_p1));
    tmp_36_2_3_fu_2950_p2 <= std_logic_vector(signed(p_shl21_cast_fu_2946_p1) - signed(p_shl20_cast_fu_2935_p1));
    tmp_36_2_fu_2470_p2 <= std_logic_vector(signed(p_shl18_cast_fu_2466_p1) - signed(p_shl17_cast_fu_2455_p1));
    tmp_36_3_0_1_fu_2665_p2 <= std_logic_vector(signed(p_shl24_cast_fu_2661_p1) - signed(p_shl23_cast_fu_2650_p1));
    tmp_36_3_0_3_fu_2693_p2 <= std_logic_vector(signed(p_shl26_cast_fu_2689_p1) + signed(p_shl25_cast_fu_2678_p1));
        tmp_36_3_0_cast_cast_fu_2639_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_3_fu_2632_p3),13));

        tmp_36_3_1_1_cast_fu_2734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_3_1_1_fu_2728_p2),16));

    tmp_36_3_1_1_fu_2728_p2 <= std_logic_vector(unsigned(p_neg_fu_2723_p2) - unsigned(p_0217_0_1_1_cast2_fu_2493_p1));
    tmp_36_3_2_1_fu_3563_p2 <= std_logic_vector(signed(p_0217_0_2_1_reg_7416) - signed(p_shl55_fu_3559_p1));
    tmp_36_3_2_3_fu_3054_p2 <= std_logic_vector(unsigned(p_neg1_fu_3048_p2) - unsigned(p_0217_0_2_3_cast5_fu_2806_p1));
    tmp_36_3_2_fu_3019_p2 <= std_logic_vector(signed(p_shl29_cast_fu_3016_p1) - signed(p_shl28_cast_fu_3012_p1));
    tmp_36_3_3_2_fu_3107_p2 <= std_logic_vector(signed(p_shl35_cast_fu_3103_p1) - signed(p_shl34_cast_fu_3092_p1));
    tmp_36_3_3_3_fu_3145_p2 <= std_logic_vector(unsigned(p_neg4_fu_3128_p2) - unsigned(p_shl37_cast_fu_3141_p1));
    tmp_36_3_3_fu_3075_p2 <= std_logic_vector(signed(p_shl33_cast_fu_3071_p1) + signed(p_shl32_cast_fu_3067_p1));
    tmp_36_3_fu_2632_p3 <= (conv_buff_val_0_V_0_2_reg_7158 & ap_const_lv3_0);
    tmp_36_4_1_1_fu_3636_p2 <= std_logic_vector(signed(p_shl41_cast_fu_3633_p1) - signed(p_shl40_cast_fu_3629_p1));
    tmp_36_4_1_2_fu_2744_p1 <= conv_buff_val_33_V_2_reg_7233;
    tmp_36_4_1_2_fu_2744_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv14_3FE6) * signed(tmp_36_4_1_2_fu_2744_p1))), 14));
    tmp_36_4_1_fu_3611_p3 <= (conv_buff_val_31_V_2_reg_7209 & ap_const_lv4_0);
    tmp_36_4_2_2_fu_3657_p2 <= std_logic_vector(signed(p_0217_0_2_2_cast1_fu_3215_p1) - signed(p_shl54_fu_3653_p1));
    tmp_36_4_3_fu_3722_p2 <= std_logic_vector(signed(p_shl43_cast_fu_3707_p1) - signed(p_shl44_cast_fu_3718_p1));
    tmp_36_5_0_1_fu_3749_p2 <= std_logic_vector(unsigned(p_neg5_fu_3743_p2) - unsigned(p_0217_0_0_1_cast1_fu_3197_p1));
    tmp_36_5_0_3_fu_3779_p2 <= std_logic_vector(unsigned(p_neg6_fu_3773_p2) - unsigned(p_0217_0_0_3_cast4_fu_3206_p1));
    tmp_36_5_1_1_fu_2750_p2 <= std_logic_vector(signed(p_0217_0_1_1_cast2_fu_2493_p1) + signed(p_shl9_cast_reg_7452));
    tmp_36_5_1_3_fu_2769_p2 <= std_logic_vector(signed(p_shl48_cast_fu_2762_p1) - signed(p_shl49_cast_fu_2766_p1));
    tmp_36_5_3_1_fu_2785_p1 <= p_0217_0_3_1_fu_2499_p1(8 - 1 downto 0);
    tmp_36_5_3_1_fu_2785_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv16_57) * signed(tmp_36_5_3_1_fu_2785_p1))), 16));
    tmp_36_5_3_2_fu_2791_p1 <= conv_buff_val_97_V_2_reg_7343;
    tmp_36_5_3_2_fu_2791_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv15_7FC9) * signed(tmp_36_5_3_2_fu_2791_p1))), 15));
    tmp_36_6_0_1_fu_3788_p2 <= std_logic_vector(signed(p_shl50_cast_fu_3785_p1) - signed(p_0217_0_0_1_cast2_fu_3200_p1));
    tmp_36_6_0_3_fu_4360_p2 <= std_logic_vector(signed(p_0217_0_0_3_reg_7410) - signed(p_shl52_fu_4356_p1));
    tmp_36_6_1_1_fu_3805_p2 <= std_logic_vector(signed(p_shl53_cast_fu_3801_p1) + signed(p_shl40_cast_fu_3629_p1));
    tmp_36_6_1_2_fu_3837_p2 <= std_logic_vector(signed(p_shl54_cast_fu_3822_p1) - signed(p_shl55_cast_fu_3833_p1));
    tmp_36_6_2_fu_3863_p2 <= std_logic_vector(unsigned(p_neg7_fu_3847_p2) - unsigned(p_shl57_cast_fu_3859_p1));
    tmp_36_6_3_1_fu_3906_p1 <= p_0217_0_3_1_reg_7514(8 - 1 downto 0);
    tmp_36_6_3_1_fu_3906_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv16_46) * signed(tmp_36_6_3_1_fu_3906_p1))), 16));
    tmp_36_6_3_3_fu_3192_p1 <= p_0217_0_3_3_reg_7435(8 - 1 downto 0);
    tmp_36_6_3_3_fu_3192_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv16_FFAD) * signed(tmp_36_6_3_3_fu_3192_p1))), 16));
    tmp_36_6_3_fu_3900_p2 <= std_logic_vector(unsigned(p_neg8_fu_3891_p2) - unsigned(p_shl59_cast_fu_3896_p1));
        tmp_36_7_0_2_cast_fu_4399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_7_0_2_fu_4393_p2),16));

    tmp_36_7_0_2_fu_4393_p2 <= std_logic_vector(signed(p_shl61_cast_fu_4389_p1) + signed(p_shl60_cast_fu_4378_p1));
        tmp_36_7_0_3_cast_ca_fu_4423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_7_0_3_fu_4417_p2),15));

    tmp_36_7_0_3_fu_4417_p2 <= std_logic_vector(signed(p_shl62_cast_fu_4410_p1) - signed(p_shl63_cast_fu_4414_p1));
    tmp_36_7_2_1_fu_3946_p2 <= std_logic_vector(signed(p_shl65_cast_fu_3939_p1) - signed(p_shl66_cast_fu_3943_p1));
    tmp_36_7_2_2_fu_4894_p2 <= std_logic_vector(signed(p_0217_0_2_2_reg_7421) - signed(p_shl48_fu_4890_p1));
    tmp_36_7_2_3_fu_4464_p2 <= std_logic_vector(signed(p_shl68_cast_fu_4449_p1) - signed(p_shl69_cast_fu_4460_p1));
    tmp_36_7_2_fu_3926_p2 <= std_logic_vector(signed(p_0217_0_2_cast_fu_3209_p1) - signed(p_shl50_fu_3922_p1));
    tmp_36_7_3_2_fu_4914_p2 <= std_logic_vector(signed(p_0217_0_3_2_cast1_fu_4485_p1) + signed(p_shl70_cast_fu_4910_p1));
    tmp_36_7_fu_3917_p1 <= p_0217_0_0_cast3_reg_7165(8 - 1 downto 0);
    tmp_36_7_fu_3917_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv15_32) * signed(tmp_36_7_fu_3917_p1))), 15));
        tmp_36_fu_4093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_71_reg_7715),23));

        tmp_37_0_1_2_cast_fu_2075_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_0_1_2_fu_2069_p2),17));

        tmp_37_1_1_2_cast1_fu_3955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_1_1_2_reg_7463),17));

        tmp_37_1_1_2_cast_fu_2537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_1_1_2_reg_7463),18));

        tmp_37_1_2_1_cast_ca_fu_2378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_1_2_1_fu_2372_p2),13));

        tmp_37_3_0_3_cast_ca_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_3_0_3_fu_2693_p2),13));

        tmp_37_3_2_1_cast_ca_fu_4168_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_3_2_1_reg_7726),17));

        tmp_37_3_2_1_cast_fu_3568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_3_2_1_fu_3563_p2),18));

        tmp_37_4_1_cast_cast_fu_3618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_4_1_fu_3611_p3),13));

        tmp_37_4_2_2_cast_ca_fu_3663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_4_2_2_fu_3657_p2),13));

        tmp_37_4_3_1_cast_ca_fu_4237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_buff_val_96_V_2_reg_7330),9));

        tmp_37_5_1_3_cast_ca_fu_2775_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_5_1_3_fu_2769_p2),15));

        tmp_37_6_1_1_cast_ca_fu_3811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_6_1_1_fu_3805_p2),15));

        tmp_37_6_1_2_cast_ca_fu_3843_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_6_1_2_fu_3837_p2),15));

        tmp_37_7_2_2_cast_fu_4899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_7_2_2_fu_4894_p2),18));

        tmp_37_7_2_3_cast_ca_fu_4470_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_7_2_3_fu_4464_p2),15));

    tmp_37_fu_4146_p4 <= r_V_7_2_fu_4132_p2(23 downto 8);
        tmp_38_0_0_2_cast_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_0_0_2_fu_2023_p2),17));

    tmp_38_0_0_2_fu_2023_p2 <= std_logic_vector(unsigned(tmp_4_fu_1984_p2) + unsigned(tmp66_cast_fu_2020_p1));
    tmp_38_0_1_3_fu_2245_p2 <= std_logic_vector(signed(grp_fu_5970_p3) + signed(tmp69_cast_fu_2242_p1));
        tmp_38_1_1_cast_fu_2534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_1_1_reg_7447),18));

    tmp_38_1_1_fu_2278_p2 <= std_logic_vector(signed(grp_fu_5986_p3) + signed(tmp80_cast_fu_2275_p1));
    tmp_38_1_3_fu_2558_p2 <= std_logic_vector(unsigned(tmp32_fu_2549_p2) + unsigned(tmp84_cast_fu_2555_p1));
        tmp_38_2_0_2_cast_fu_2585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6055_p3),17));

    tmp_38_2_1_3_fu_2606_p2 <= std_logic_vector(unsigned(tmp42_fu_2594_p2) + unsigned(tmp93_cast_fu_2603_p1));
        tmp_38_3_0_3_cast_fu_2719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_3_0_3_fu_2713_p2),16));

    tmp_38_3_0_3_fu_2713_p2 <= std_logic_vector(unsigned(tmp_36_3_0_1_fu_2665_p2) + unsigned(tmp103_cast_fu_2709_p1));
        tmp_38_3_2_cast_fu_3549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_3_2_reg_7643),18));

    tmp_38_3_2_fu_3032_p2 <= std_logic_vector(signed(grp_fu_6129_p3) + signed(tmp106_cast_fu_3029_p1));
        tmp_38_4_2_2_cast_fu_4234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_4_2_2_reg_7736),18));

    tmp_38_4_2_2_fu_3694_p2 <= std_logic_vector(unsigned(tmp69_fu_3670_p2) + unsigned(tmp117_cast_fu_3690_p1));
    tmp_38_5_1_3_fu_4307_p2 <= std_logic_vector(unsigned(tmp80_fu_4298_p2) + unsigned(tmp128_cast_fu_4304_p1));
        tmp_38_5_1_cast_fu_4294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_5_1_fu_4289_p2),17));

    tmp_38_5_1_fu_4289_p2 <= std_logic_vector(signed(tmp78_reg_7756) + signed(tmp126_cast_fu_4286_p1));
        tmp_38_6_0_2_cast_fu_4346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_6266_p3),16));

    tmp_38_6_0_3_fu_4365_p2 <= std_logic_vector(signed(tmp_38_6_0_2_cast_fu_4346_p1) + signed(tmp_36_6_0_3_fu_4360_p2));
    tmp_38_6_2_1_fu_4849_p2 <= std_logic_vector(signed(grp_fu_6295_p3) + signed(tmp140_cast_fu_4846_p1));
    tmp_38_7_0_3_fu_4436_p2 <= std_logic_vector(signed(tmp_36_7_0_2_cast_fu_4399_p1) + signed(tmp149_cast_fu_4432_p1));
        tmp_38_7_2_cast_fu_4879_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_7_2_fu_4874_p2),18));

    tmp_38_7_2_fu_4874_p2 <= std_logic_vector(signed(grp_fu_6318_p3) + signed(tmp152_cast_fu_4871_p1));
    tmp_38_fu_3552_p3 <= (conv_buff_val_64_V_2_reg_7288 & ap_const_lv7_0);
    tmp_39_fu_4581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_3_reg_7832),23));
        tmp_40_fu_4584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_79_reg_7826),23));

    tmp_41_fu_4651_p4 <= r_V_7_3_fu_4623_p2(23 downto 8);
    tmp_42_fu_3646_p3 <= (conv_buff_val_65_V_2_reg_7299 & ap_const_lv2_0);
    tmp_43_fu_4941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_4_reg_7894),23));
        tmp_44_fu_4944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_87_reg_7888),23));

    tmp_45_fu_5011_p4 <= r_V_7_4_fu_4983_p2(23 downto 8);
    tmp_46_fu_5245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_5_reg_7940),23));
        tmp_47_fu_5248_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_96_reg_7934),23));

    tmp_48_fu_5315_p4 <= r_V_7_5_fu_5287_p2(23 downto 8);
    tmp_49_fu_4349_p3 <= (conv_buff_val_2_V_0_2_reg_7197 & ap_const_lv7_0);
    tmp_4_fu_1984_p2 <= std_logic_vector(signed(p_shl1_cast_fu_1968_p1) - signed(p_shl2_cast_fu_1980_p1));
    tmp_50_fu_5555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_6_reg_7972),23));
        tmp_51_fu_5558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_104_reg_7966),23));

    tmp_52_fu_5625_p4 <= r_V_7_6_fu_5597_p2(23 downto 8);
    tmp_53_fu_4883_p3 <= (conv_buff_val_65_V_2_reg_7299 & ap_const_lv7_0);
    tmp_54_fu_5731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_7_reg_7984),23));
        tmp_55_fu_5734_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_119_reg_7978),23));

    tmp_56_fu_5801_p4 <= r_V_7_7_fu_5773_p2(23 downto 8);
    tmp_57_fu_1823_p2 <= std_logic_vector(unsigned(tmp_32_cast_reg_7001) + unsigned(tmp_cast_fu_1819_p1));
    tmp_5_fu_1850_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(tmp_2_fu_1844_p2));
    tmp_61_fu_3394_p3 <= p_Val2_4_1_reg_7606(48 downto 48);
    tmp_63_fu_3404_p3 <= p_Val2_4_1_reg_7606(27 downto 27);
    tmp_64_fu_2900_p1 <= p_Val2_4_1_fu_2884_p2(27 - 1 downto 0);
    tmp_65_fu_3457_p3 <= p_01_1_fu_3445_p2(23 downto 23);
    tmp_67_fu_3477_p1 <= p_a_V_i1_fu_3465_p3(8 - 1 downto 0);
    tmp_69_fu_3963_p3 <= p_Val2_8_1_fu_3958_p2(7 downto 7);
    tmp_6_cast_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_886),7));
    tmp_6_fu_2057_p1 <= conv_buff_val_34_V_s_fu_496;
    tmp_6_fu_2057_p3 <= (tmp_6_fu_2057_p1 & ap_const_lv7_0);
    tmp_70_fu_4045_p3 <= p_Val2_4_2_reg_7709(48 downto 48);
    tmp_72_fu_4055_p3 <= p_Val2_4_2_reg_7709(27 downto 27);
    tmp_73_fu_3545_p1 <= p_Val2_4_2_fu_3529_p2(27 - 1 downto 0);
    tmp_74_fu_4108_p3 <= p_01_2_fu_4096_p2(23 downto 23);
    tmp_75_fu_4128_p1 <= p_a_V_i2_fu_4116_p3(8 - 1 downto 0);
    tmp_77_fu_4493_p3 <= p_Val2_8_2_fu_4488_p2(7 downto 7);
    tmp_78_fu_4180_p3 <= p_Val2_4_3_fu_4174_p2(49 downto 49);
    tmp_7_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_reg_875),64));
    tmp_80_fu_4198_p3 <= p_Val2_4_3_fu_4174_p2(27 downto 27);
    tmp_81_fu_4206_p1 <= p_Val2_4_3_fu_4174_p2(27 - 1 downto 0);
    tmp_82_fu_4599_p3 <= p_01_3_fu_4587_p2(23 downto 23);
    tmp_83_fu_4619_p1 <= p_a_V_i3_fu_4607_p3(8 - 1 downto 0);
    tmp_84_fu_4629_p3 <= r_V_7_3_fu_4623_p2(23 downto 23);
    tmp_85_fu_4643_p3 <= p_Val2_8_3_fu_4637_p2(7 downto 7);
    tmp_86_fu_4760_p3 <= p_Val2_4_4_fu_4754_p2(48 downto 48);
    tmp_88_fu_4778_p3 <= p_Val2_4_4_fu_4754_p2(27 downto 27);
    tmp_89_fu_4786_p1 <= p_Val2_4_4_fu_4754_p2(27 - 1 downto 0);
    tmp_8_fu_1901_p2 <= "1" when (unsigned(i_2_fu_1895_p2) < unsigned(ap_const_lv5_1D)) else "0";
    tmp_8_mid1_fu_1925_p2 <= "1" when (unsigned(i_2_mid1_fu_1919_p2) < unsigned(ap_const_lv5_1D)) else "0";
    tmp_8_mid2_fu_1937_p3 <= 
        tmp_8_mid1_fu_1925_p2 when (exitcond_fu_1931_p2(0) = '1') else 
        tmp_8_fu_1901_p2;
    tmp_90_fu_4959_p3 <= p_01_4_fu_4947_p2(23 downto 23);
    tmp_92_fu_4979_p1 <= p_a_V_i4_fu_4967_p3(8 - 1 downto 0);
    tmp_93_fu_4989_p3 <= r_V_7_4_fu_4983_p2(23 downto 23);
    tmp_94_fu_5003_p3 <= p_Val2_8_4_fu_4997_p2(7 downto 7);
    tmp_95_fu_5120_p3 <= p_Val2_4_5_fu_5114_p2(49 downto 49);
    tmp_97_fu_5138_p3 <= p_Val2_4_5_fu_5114_p2(27 downto 27);
    tmp_98_fu_5146_p1 <= p_Val2_4_5_fu_5114_p2(27 - 1 downto 0);
    tmp_99_fu_5263_p3 <= p_01_5_fu_5251_p2(23 downto 23);
    tmp_9_fu_3221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_reg_7600),24));
    tmp_V_1_fu_4037_p3 <= 
        p_Val2_8_1_mux_fu_4021_p3 when (brmerge1_fu_4015_p2(0) = '1') else 
        p_Val2_8_1_18_fu_4029_p3;
    tmp_V_2_fu_4567_p3 <= 
        p_Val2_8_2_mux_fu_4551_p3 when (brmerge2_fu_4545_p2(0) = '1') else 
        p_Val2_8_2_19_fu_4559_p3;
    tmp_V_3_fu_4743_p3 <= 
        p_Val2_8_3_mux_fu_4727_p3 when (brmerge3_fu_4721_p2(0) = '1') else 
        p_Val2_8_3_20_fu_4735_p3;
    tmp_V_4_fu_5103_p3 <= 
        p_Val2_8_4_mux_fu_5087_p3 when (brmerge4_fu_5081_p2(0) = '1') else 
        p_Val2_8_4_21_fu_5095_p3;
    tmp_V_5_fu_5407_p3 <= 
        p_Val2_8_5_mux_fu_5391_p3 when (brmerge5_fu_5385_p2(0) = '1') else 
        p_Val2_8_5_22_fu_5399_p3;
    tmp_V_6_fu_5717_p3 <= 
        p_Val2_8_6_mux_fu_5701_p3 when (brmerge6_fu_5695_p2(0) = '1') else 
        p_Val2_8_6_23_fu_5709_p3;
    tmp_V_7_fu_5893_p3 <= 
        p_Val2_8_7_mux_fu_5877_p3 when (brmerge7_fu_5871_p2(0) = '1') else 
        p_Val2_8_7_24_fu_5885_p3;
    tmp_V_fu_3386_p3 <= 
        p_Val2_8_0_mux_fu_3370_p3 when (brmerge_fu_3364_p2(0) = '1') else 
        p_Val2_8_17_fu_3378_p3;
    tmp_cast_fu_1819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_reg_897),9));
    tmp_s_fu_1794_p2 <= std_logic_vector(unsigned(tmp_6_cast_fu_1790_p1) + unsigned(tmp_15_cast_reg_6983));
    underflow_0_not_fu_3358_p2 <= (underflow_fu_3346_p2 xor ap_const_lv1_1);
    underflow_1_fu_3998_p2 <= (tmp_68_reg_7693 and brmerge39_i_i_1_fu_3993_p2);
    underflow_1_not_fu_4009_p2 <= (underflow_1_fu_3998_p2 xor ap_const_lv1_1);
    underflow_2_fu_4528_p2 <= (tmp_76_reg_7810 and brmerge39_i_i_2_fu_4523_p2);
    underflow_2_not_fu_4539_p2 <= (underflow_2_fu_4528_p2 xor ap_const_lv1_1);
    underflow_3_fu_4703_p2 <= (tmp_84_fu_4629_p3 and brmerge39_i_i_3_fu_4697_p2);
    underflow_3_not_fu_4715_p2 <= (underflow_3_fu_4703_p2 xor ap_const_lv1_1);
    underflow_4_fu_5063_p2 <= (tmp_93_fu_4989_p3 and brmerge39_i_i_4_fu_5057_p2);
    underflow_4_not_fu_5075_p2 <= (underflow_4_fu_5063_p2 xor ap_const_lv1_1);
    underflow_5_fu_5367_p2 <= (tmp_101_fu_5293_p3 and brmerge39_i_i_5_fu_5361_p2);
    underflow_5_not_fu_5379_p2 <= (underflow_5_fu_5367_p2 xor ap_const_lv1_1);
    underflow_6_fu_5677_p2 <= (tmp_110_fu_5603_p3 and brmerge39_i_i_6_fu_5671_p2);
    underflow_6_not_fu_5689_p2 <= (underflow_6_fu_5677_p2 xor ap_const_lv1_1);
    underflow_7_fu_5853_p2 <= (tmp_124_fu_5779_p3 and brmerge39_i_i_7_fu_5847_p2);
    underflow_7_not_fu_5865_p2 <= (underflow_7_fu_5853_p2 xor ap_const_lv1_1);
    underflow_fu_3346_p2 <= (tmp_26_fu_3272_p3 and brmerge39_i_i_fu_3340_p2);
end behav;
