
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.091541                       # Number of seconds simulated
sim_ticks                                 91541340000                       # Number of ticks simulated
final_tick                                91541340000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1448621                       # Simulator instruction rate (inst/s)
host_op_rate                                  2389977                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2962158885                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670916                       # Number of bytes of host memory used
host_seconds                                    30.90                       # Real time elapsed on the host
sim_insts                                    44767586                       # Number of instructions simulated
sim_ops                                      73858870                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          941120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             988032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       612032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          612032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            14705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9563                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9563                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             512468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           10280820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10793287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        512468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           512468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6685854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6685854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6685854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            512468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          10280820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             17479141                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998401                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824776                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           231                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59428502                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        183082680                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44767586                       # Number of instructions committed
system.cpu.committedOps                      73858870                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              73334893                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945812                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246114                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     73334893                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           164564206                       # number of times the integer registers were read
system.cpu.num_int_register_writes           64004125                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27729329                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24993539                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823170                       # number of memory refs
system.cpu.num_load_insts                    20998394                       # Number of load instructions
system.cpu.num_store_insts                    5824776                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  183082680                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5689971                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45851829     62.08%     62.32% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     62.32% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.36%     63.68% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.68% # Class of executed instruction
system.cpu.op_class::MemRead                 20997422     28.43%     92.11% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824086      7.89%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73858870                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.423859                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.256968                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.423859                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693391                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958456                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958456                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5808291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5808291                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26766747                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26766747                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26766747                       # number of overall hits
system.cpu.dcache.overall_hits::total        26766747                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39945                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39945                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16485                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16485                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        56430                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          56430                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        56430                       # number of overall misses
system.cpu.dcache.overall_misses::total         56430                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3594504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3594504000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1628542500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1628542500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5223046500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5223046500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5223046500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5223046500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998401                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823177                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823177                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823177                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823177                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001902                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001902                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002830                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002830                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002104                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002104                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002104                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002104                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89986.331205                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89986.331205                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 98789.353958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98789.353958                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 92557.974482                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92557.974482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 92557.974482                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92557.974482                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43980                       # number of writebacks
system.cpu.dcache.writebacks::total             43980                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39945                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16485                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        56430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        56430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        56430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        56430                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3554559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3554559000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1612057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1612057500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5166616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5166616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5166616500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5166616500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002104                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002104                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 88986.331205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88986.331205                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 97789.353958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 97789.353958                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91557.974482                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91557.974482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91557.974482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91557.974482                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46525                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.194391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59428502                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79027.263298                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   437.194391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.853895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118857756                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118857756                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59427750                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59427750                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59427750                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59427750                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59427750                       # number of overall hits
system.cpu.icache.overall_hits::total        59427750                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           752                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            752                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          752                       # number of overall misses
system.cpu.icache.overall_misses::total           752                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    124114500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124114500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    124114500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124114500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    124114500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124114500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59428502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59428502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59428502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59428502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59428502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59428502                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 165045.877660                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 165045.877660                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 165045.877660                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 165045.877660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 165045.877660                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 165045.877660                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          752                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          752                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          752                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          752                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          752                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    123362500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123362500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    123362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    123362500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123362500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 164045.877660                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 164045.877660                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 164045.877660                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 164045.877660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 164045.877660                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 164045.877660                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2043.345346                       # Cycle average of tags in use
system.l2.tags.total_refs                      103981                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.975721                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        4.522453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          8.925384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2029.897510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.991161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997727                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1797                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    858234                       # Number of tag accesses
system.l2.tags.data_accesses                   858234                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43980                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43980                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          304                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              304                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              9393                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9393                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                282                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   282                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21520                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21802                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21818                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                21802                       # number of overall hits
system.l2.overall_hits::total                   21818                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6810                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              736                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18425                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25235                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25971                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                736                       # number of overall misses
system.l2.overall_misses::cpu.data              25235                       # number of overall misses
system.l2.overall_misses::total                 25971                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1485741000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1485741000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    122062500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    122062500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3268673500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3268673500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     122062500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4754414500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4876477000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    122062500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4754414500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4876477000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43980                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43980                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          304                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          304                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          9393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9393                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39945                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               752                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             47037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47789                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              752                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            47037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47789                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960237                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960237                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978723                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.461259                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.461259                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978723                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.536493                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543451                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978723                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.536493                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543451                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 218170.484581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 218170.484581                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 165845.788043                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 165845.788043                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 177404.260516                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 177404.260516                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 165845.788043                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 188405.567664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 187766.239267                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 165845.788043                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 188405.567664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 187766.239267                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22183                       # number of writebacks
system.l2.writebacks::total                     22183                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6810                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18425                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25971                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25971                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1417641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1417641000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    114702500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    114702500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   3084423500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3084423500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    114702500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4502064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4616767000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    114702500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4502064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4616767000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960237                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.461259                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.461259                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.536493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.543451                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.536493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.543451                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 208170.484581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 208170.484581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 155845.788043                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 155845.788043                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 167404.260516                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 167404.260516                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 155845.788043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 178405.567664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 177766.239267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 155845.788043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 178405.567664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 177766.239267                       # average overall mshr miss latency
system.l2.replacements                          24106                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3986.505377                       # Cycle average of tags in use
system.l3.tags.total_refs                       48841                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     20031                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.438271                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      587.132774                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         21.655711                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3377.716892                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.143343                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.005287                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.824638                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.973268                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3980                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     69534                       # Number of tag accesses
system.l3.tags.data_accesses                    69534                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        22183                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            22183                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 44                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    44                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data          10486                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             10489                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                 10530                       # number of demand (read+write) hits
system.l3.demand_hits::total                    10533                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data                10530                       # number of overall hits
system.l3.overall_hits::total                   10533                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6766                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6766                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          733                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         7939                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            8672                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 733                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               14705                       # number of demand (read+write) misses
system.l3.demand_misses::total                  15438                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                733                       # number of overall misses
system.l3.overall_misses::cpu.data              14705                       # number of overall misses
system.l3.overall_misses::total                 15438                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1342005000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1342005000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    106557000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   2708729500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   2815286500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     106557000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4050734500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4157291500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    106557000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4050734500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4157291500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        22183                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        22183                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6810                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6810                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          736                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18425                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19161                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               736                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25235                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25971                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              736                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25235                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25971                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993539                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993539                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995924                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.430882                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.452586                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995924                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.582722                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.594432                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995924                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.582722                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.594432                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 198345.403488                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 198345.403488                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 145371.077763                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 341192.782466                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 324640.970941                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 145371.077763                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 275466.473988                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 269289.512890                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 145371.077763                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 275466.473988                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 269289.512890                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 9563                       # number of writebacks
system.l3.writebacks::total                      9563                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          662                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           662                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6766                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6766                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          733                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         7939                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         8672                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            733                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          14705                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             15438                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           733                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         14705                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            15438                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   1233749000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1233749000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     94829000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   2581705500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   2676534500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     94829000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   3815454500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3910283500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     94829000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   3815454500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3910283500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993539                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993539                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995924                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.430882                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.452586                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995924                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.582722                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.594432                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995924                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.582722                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.594432                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 182345.403488                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 182345.403488                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 129371.077763                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 325192.782466                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 308640.970941                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 129371.077763                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 259466.473988                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 253289.512890                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 129371.077763                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 259466.473988                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 253289.512890                       # average overall mshr miss latency
system.l3.replacements                          15935                       # number of replacements
system.membus.snoop_filter.tot_requests         27525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        12087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9563                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1277                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6766                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6766                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8672                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        41716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        41716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  41716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1600064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1600064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1600064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15438                       # Request fanout histogram
system.membus.reqLayer2.occupancy            65791000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           77203500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       104011                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        56222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2925                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2925                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40697                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10840                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9393                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7092                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7092                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           752                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39945                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       159385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                161193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5825088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5892672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           40041                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2031744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            97223                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030096                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.170852                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94297     96.99%     96.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2926      3.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              97223                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96289500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1128000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75252000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  91541340000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19161                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        31746                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            7721                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6810                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6810                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19161                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        75474                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      3081856                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           15935                       # Total snoops (count)
system.tol3bus.snoopTraffic                    612032                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            65438                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.243513                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.429205                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  49503     75.65%     75.65% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  15935     24.35%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              65438                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           46934500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          38956500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
