0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/ethem/IC_Project/IC_Project.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sim_1/imports/new/Single_Cycle_RISCV32I_tb.v,1705429148,verilog,,,,Single_Cycle_RISCV32I_tb,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sim_1/new/Booth_Radix2_Divider_tb.v,1702627107,verilog,,,,Booth_Radix2_Divider_tb,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sim_1/new/Booth_Radix4_Multiplier_tb.v,1702623254,verilog,,,,Booth_Radix4_Multiplier_tb,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sim_1/new/Uart_TX_tb.v,1705409547,verilog,,,,Uart_TX_tb,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/ALU_top.v,1702792375,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix2_Divider.v,,ALU_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Comparison_Unit.v,1695210858,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Control_Unit.v,,Comparison_Unit,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Control_Unit.v,1705413172,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Data_Memory.v,,Control_Unit_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Data_Memory.v,1705569911,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v,,Data_Memory_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Extend.v,1702751859,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Fetch_Stage.v,,Extend_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Function_Control.v,1702727951,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v,,Function_Control,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instruction_Decoder.v,1702753653,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instructrion_Memory.v,,Instruction_Decoder_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instructrion_Memory.v,1705584275,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Logic_Unit.v,,Instruction_Memory_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Logic_Unit.v,1694497374,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v,,Logic_Unit,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Mux_2.v,1702756412,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/PC_Counter.v,,Mux_2,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/PC_Counter.v,1702743661,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Register_File.v,,PC_Counter_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Register_File.v,1705433128,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Ripple_Carry_Adder.v,,Register_File_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Ripple_Carry_Adder.v,1702666671,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Shifter_Unit.v,,Ripple_Carry_Adder;full_adder,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Shifter_Unit.v,1702491480,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v,,Shifter_Unit;mux,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Single_Cycle_RISCV32I.v,1705427891,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Uart_TX.v,,Single_Cycle_RISCV32I,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_imm_adder.v,1702754229,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_plus_4.v,,pc_imm_adder_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_plus_4.v,1702757368,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sim_1/imports/new/Single_Cycle_RISCV32I_tb.v,,pc_plus_4_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Decode_Stage.v,1705427798,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v,,Decode_Stage_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Execute_Stage.v,1702754099,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Extend.v,,Execute_Stage_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Fetch_Stage.v,1702746353,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Function_Control.v,,Fetch_Stage_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Hazard_Unit.v,1702790897,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Instruction_Decoder.v,,Hazard_Unit_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/new/Memory_Access_Stage.v,1702755766,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Mux_2.v,,Memory_Access_Stage_1,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix2_Divider.v,1702666913,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix4_Multiplier.v,,Booth_Radix2_Divider,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Booth_Radix4_Multiplier.v,1702666708,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/Comparison_Unit.v,,Booth_Radix4_Multiplier,,,,,,,,
C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/new/Uart_TX.v,1705430526,verilog,,C:/Users/ethem/IC_Project/IC_Project.srcs/sources_1/imports/sources_1/imports/new/pc_imm_adder.v,,Uart_TX,,,,,,,,
