<stg><name>receiver_Pipeline_VITIS_LOOP_68_1</name>


<trans_list>

<trans id="162" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.0.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc.0.split:0 %i_2 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.0.split:3 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %i_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.inc.0.split:4 %zext_ln68 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:5 %samples_I_1_addr = getelementptr i18 %samples_I_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_1_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:7 %samples_I_1_load = load i8 %samples_I_1_addr

]]></Node>
<StgValue><ssdm name="samples_I_1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:8 %samples_Q_1_addr = getelementptr i18 %samples_Q_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:10 %samples_I_2_addr = getelementptr i18 %samples_I_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_2_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:11 %samples_Q_2_addr = getelementptr i18 %samples_Q_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_2_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:12 %samples_I_3_addr = getelementptr i18 %samples_I_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_3_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:13 %samples_Q_3_addr = getelementptr i18 %samples_Q_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:14 %samples_I_4_addr = getelementptr i18 %samples_I_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:15 %samples_Q_4_addr = getelementptr i18 %samples_Q_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:16 %samples_I_5_addr = getelementptr i18 %samples_I_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_5_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:17 %samples_Q_5_addr = getelementptr i18 %samples_Q_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:18 %samples_I_6_addr = getelementptr i18 %samples_I_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:19 %samples_Q_6_addr = getelementptr i18 %samples_Q_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_6_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:20 %samples_I_7_addr = getelementptr i18 %samples_I_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_7_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:21 %samples_Q_7_addr = getelementptr i18 %samples_Q_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_7_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:22 %samples_I_8_addr = getelementptr i18 %samples_I_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_8_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:23 %samples_Q_8_addr = getelementptr i18 %samples_Q_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_8_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:24 %samples_I_9_addr = getelementptr i18 %samples_I_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_9_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:25 %samples_Q_9_addr = getelementptr i18 %samples_Q_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_9_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:26 %samples_I_10_addr = getelementptr i18 %samples_I_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_10_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:27 %samples_Q_10_addr = getelementptr i18 %samples_Q_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_10_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.0.split:28 %or_ln70 = or i12 %i_2, i12 11

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:29 %samples_I_11_addr = getelementptr i18 %samples_I_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_11_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:30 %samples_Q_11_addr = getelementptr i18 %samples_Q_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_11_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:31 %samples_I_2_load = load i8 %samples_I_2_addr

]]></Node>
<StgValue><ssdm name="samples_I_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:32 %samples_I_3_load = load i8 %samples_I_3_addr

]]></Node>
<StgValue><ssdm name="samples_I_3_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:33 %samples_I_4_load = load i8 %samples_I_4_addr

]]></Node>
<StgValue><ssdm name="samples_I_4_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:34 %samples_I_5_load = load i8 %samples_I_5_addr

]]></Node>
<StgValue><ssdm name="samples_I_5_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:35 %samples_I_6_load = load i8 %samples_I_6_addr

]]></Node>
<StgValue><ssdm name="samples_I_6_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:36 %samples_I_7_load = load i8 %samples_I_7_addr

]]></Node>
<StgValue><ssdm name="samples_I_7_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:37 %samples_I_8_load = load i8 %samples_I_8_addr

]]></Node>
<StgValue><ssdm name="samples_I_8_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:38 %samples_I_9_load = load i8 %samples_I_9_addr

]]></Node>
<StgValue><ssdm name="samples_I_9_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:39 %samples_I_10_load = load i8 %samples_I_10_addr

]]></Node>
<StgValue><ssdm name="samples_I_10_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:40 %samples_I_11_load = load i8 %samples_I_11_addr

]]></Node>
<StgValue><ssdm name="samples_I_11_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:52 %samples_Q_11_load = load i8 %samples_Q_11_addr

]]></Node>
<StgValue><ssdm name="samples_Q_11_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:53 %samples_Q_1_load = load i8 %samples_Q_1_addr

]]></Node>
<StgValue><ssdm name="samples_Q_1_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:55 %samples_Q_2_load = load i8 %samples_Q_2_addr

]]></Node>
<StgValue><ssdm name="samples_Q_2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:57 %samples_Q_3_load = load i8 %samples_Q_3_addr

]]></Node>
<StgValue><ssdm name="samples_Q_3_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:59 %samples_Q_4_load = load i8 %samples_Q_4_addr

]]></Node>
<StgValue><ssdm name="samples_Q_4_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:61 %samples_Q_5_load = load i8 %samples_Q_5_addr

]]></Node>
<StgValue><ssdm name="samples_Q_5_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:63 %samples_Q_6_load = load i8 %samples_Q_6_addr

]]></Node>
<StgValue><ssdm name="samples_Q_6_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:65 %samples_Q_7_load = load i8 %samples_Q_7_addr

]]></Node>
<StgValue><ssdm name="samples_Q_7_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:67 %samples_Q_8_load = load i8 %samples_Q_8_addr

]]></Node>
<StgValue><ssdm name="samples_Q_8_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:69 %samples_Q_9_load = load i8 %samples_Q_9_addr

]]></Node>
<StgValue><ssdm name="samples_Q_9_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:71 %samples_Q_10_load = load i8 %samples_Q_10_addr

]]></Node>
<StgValue><ssdm name="samples_Q_10_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.0.split:74 %icmp_ln68 = icmp_ult  i12 %or_ln70, i12 3915

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0.split:76 %br_ln68 = br i1 %icmp_ln68, void %for.end.exitStub, void %for.inc.11

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:0 %samples_I_12_addr = getelementptr i18 %samples_I_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_12_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:1 %samples_I_12_load = load i8 %samples_I_12_addr

]]></Node>
<StgValue><ssdm name="samples_I_12_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:2 %samples_Q_12_addr = getelementptr i18 %samples_Q_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_12_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:3 %samples_I_13_addr = getelementptr i18 %samples_I_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_13_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:4 %samples_Q_13_addr = getelementptr i18 %samples_Q_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_13_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:5 %samples_I_14_addr = getelementptr i18 %samples_I_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_14_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:6 %samples_Q_14_addr = getelementptr i18 %samples_Q_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_14_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:7 %samples_I_15_addr = getelementptr i18 %samples_I_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_15_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:8 %samples_Q_15_addr = getelementptr i18 %samples_Q_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_15_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.11:9 %add_ln70 = add i12 %i_2, i12 16

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.11:10 %add_ln70_1 = add i8 %lshr_ln, i8 1

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
for.inc.11:11 %zext_ln70 = zext i8 %add_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:12 %samples_I_0_addr_1 = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="samples_I_0_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:13 %samples_Q_0_addr_1 = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="samples_Q_0_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:14 %samples_I_13_load = load i8 %samples_I_13_addr

]]></Node>
<StgValue><ssdm name="samples_I_13_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:15 %samples_I_14_load = load i8 %samples_I_14_addr

]]></Node>
<StgValue><ssdm name="samples_I_14_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:16 %samples_I_15_load = load i8 %samples_I_15_addr

]]></Node>
<StgValue><ssdm name="samples_I_15_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:17 %samples_I_0_load = load i8 %samples_I_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_I_0_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:23 %samples_Q_0_load = load i8 %samples_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_Q_0_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:24 %samples_Q_12_load = load i8 %samples_Q_12_addr

]]></Node>
<StgValue><ssdm name="samples_Q_12_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:26 %samples_Q_13_load = load i8 %samples_Q_13_addr

]]></Node>
<StgValue><ssdm name="samples_Q_13_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:28 %samples_Q_14_load = load i8 %samples_Q_14_addr

]]></Node>
<StgValue><ssdm name="samples_Q_14_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:30 %samples_Q_15_load = load i8 %samples_Q_15_addr

]]></Node>
<StgValue><ssdm name="samples_Q_15_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.11:33 %store_ln68 = store i12 %add_ln70, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:7 %samples_I_1_load = load i8 %samples_I_1_addr

]]></Node>
<StgValue><ssdm name="samples_I_1_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:31 %samples_I_2_load = load i8 %samples_I_2_addr

]]></Node>
<StgValue><ssdm name="samples_I_2_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:32 %samples_I_3_load = load i8 %samples_I_3_addr

]]></Node>
<StgValue><ssdm name="samples_I_3_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:33 %samples_I_4_load = load i8 %samples_I_4_addr

]]></Node>
<StgValue><ssdm name="samples_I_4_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:34 %samples_I_5_load = load i8 %samples_I_5_addr

]]></Node>
<StgValue><ssdm name="samples_I_5_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:35 %samples_I_6_load = load i8 %samples_I_6_addr

]]></Node>
<StgValue><ssdm name="samples_I_6_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:36 %samples_I_7_load = load i8 %samples_I_7_addr

]]></Node>
<StgValue><ssdm name="samples_I_7_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:37 %samples_I_8_load = load i8 %samples_I_8_addr

]]></Node>
<StgValue><ssdm name="samples_I_8_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:38 %samples_I_9_load = load i8 %samples_I_9_addr

]]></Node>
<StgValue><ssdm name="samples_I_9_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:39 %samples_I_10_load = load i8 %samples_I_10_addr

]]></Node>
<StgValue><ssdm name="samples_I_10_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:40 %samples_I_11_load = load i8 %samples_I_11_addr

]]></Node>
<StgValue><ssdm name="samples_I_11_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:52 %samples_Q_11_load = load i8 %samples_Q_11_addr

]]></Node>
<StgValue><ssdm name="samples_Q_11_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:53 %samples_Q_1_load = load i8 %samples_Q_1_addr

]]></Node>
<StgValue><ssdm name="samples_Q_1_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:55 %samples_Q_2_load = load i8 %samples_Q_2_addr

]]></Node>
<StgValue><ssdm name="samples_Q_2_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:57 %samples_Q_3_load = load i8 %samples_Q_3_addr

]]></Node>
<StgValue><ssdm name="samples_Q_3_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:59 %samples_Q_4_load = load i8 %samples_Q_4_addr

]]></Node>
<StgValue><ssdm name="samples_Q_4_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:61 %samples_Q_5_load = load i8 %samples_Q_5_addr

]]></Node>
<StgValue><ssdm name="samples_Q_5_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:63 %samples_Q_6_load = load i8 %samples_Q_6_addr

]]></Node>
<StgValue><ssdm name="samples_Q_6_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:65 %samples_Q_7_load = load i8 %samples_Q_7_addr

]]></Node>
<StgValue><ssdm name="samples_Q_7_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:67 %samples_Q_8_load = load i8 %samples_Q_8_addr

]]></Node>
<StgValue><ssdm name="samples_Q_8_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:69 %samples_Q_9_load = load i8 %samples_Q_9_addr

]]></Node>
<StgValue><ssdm name="samples_Q_9_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:71 %samples_Q_10_load = load i8 %samples_Q_10_addr

]]></Node>
<StgValue><ssdm name="samples_Q_10_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:1 %samples_I_12_load = load i8 %samples_I_12_addr

]]></Node>
<StgValue><ssdm name="samples_I_12_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:14 %samples_I_13_load = load i8 %samples_I_13_addr

]]></Node>
<StgValue><ssdm name="samples_I_13_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:15 %samples_I_14_load = load i8 %samples_I_14_addr

]]></Node>
<StgValue><ssdm name="samples_I_14_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:16 %samples_I_15_load = load i8 %samples_I_15_addr

]]></Node>
<StgValue><ssdm name="samples_I_15_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:17 %samples_I_0_load = load i8 %samples_I_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_I_0_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:23 %samples_Q_0_load = load i8 %samples_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_Q_0_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:24 %samples_Q_12_load = load i8 %samples_Q_12_addr

]]></Node>
<StgValue><ssdm name="samples_Q_12_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:26 %samples_Q_13_load = load i8 %samples_Q_13_addr

]]></Node>
<StgValue><ssdm name="samples_Q_13_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:28 %samples_Q_14_load = load i8 %samples_Q_14_addr

]]></Node>
<StgValue><ssdm name="samples_Q_14_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:30 %samples_Q_15_load = load i8 %samples_Q_15_addr

]]></Node>
<StgValue><ssdm name="samples_Q_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.0.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.0.split:2 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:6 %samples_I_0_addr = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_0_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:9 %samples_Q_0_addr = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_0_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.inc.0.split:41 %store_ln70 = store i18 %samples_I_1_load, i8 %samples_I_0_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:42 %store_ln70 = store i18 %samples_I_2_load, i8 %samples_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:43 %store_ln70 = store i18 %samples_I_3_load, i8 %samples_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:44 %store_ln70 = store i18 %samples_I_4_load, i8 %samples_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:45 %store_ln70 = store i18 %samples_I_5_load, i8 %samples_I_4_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:46 %store_ln70 = store i18 %samples_I_6_load, i8 %samples_I_5_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:47 %store_ln70 = store i18 %samples_I_7_load, i8 %samples_I_6_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:48 %store_ln70 = store i18 %samples_I_8_load, i8 %samples_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:49 %store_ln70 = store i18 %samples_I_9_load, i8 %samples_I_8_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:50 %store_ln70 = store i18 %samples_I_10_load, i8 %samples_I_9_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:51 %store_ln70 = store i18 %samples_I_11_load, i8 %samples_I_10_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.inc.0.split:54 %store_ln71 = store i18 %samples_Q_1_load, i8 %samples_Q_0_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:56 %store_ln71 = store i18 %samples_Q_2_load, i8 %samples_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:58 %store_ln71 = store i18 %samples_Q_3_load, i8 %samples_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:60 %store_ln71 = store i18 %samples_Q_4_load, i8 %samples_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:62 %store_ln71 = store i18 %samples_Q_5_load, i8 %samples_Q_4_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:64 %store_ln71 = store i18 %samples_Q_6_load, i8 %samples_Q_5_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:66 %store_ln71 = store i18 %samples_Q_7_load, i8 %samples_Q_6_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:68 %store_ln71 = store i18 %samples_Q_8_load, i8 %samples_Q_7_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:70 %store_ln71 = store i18 %samples_Q_9_load, i8 %samples_Q_8_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:72 %store_ln71 = store i18 %samples_Q_10_load, i8 %samples_Q_9_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:73 %store_ln71 = store i18 %samples_Q_11_load, i8 %samples_Q_10_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.0.split:75 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 244, i64 244, i64 244

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:18 %store_ln70 = store i18 %samples_I_12_load, i8 %samples_I_11_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:19 %store_ln70 = store i18 %samples_I_13_load, i8 %samples_I_12_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:20 %store_ln70 = store i18 %samples_I_14_load, i8 %samples_I_13_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:21 %store_ln70 = store i18 %samples_I_15_load, i8 %samples_I_14_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:22 %store_ln70 = store i18 %samples_I_0_load, i8 %samples_I_15_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:25 %store_ln71 = store i18 %samples_Q_12_load, i8 %samples_Q_11_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:27 %store_ln71 = store i18 %samples_Q_13_load, i8 %samples_Q_12_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:29 %store_ln71 = store i18 %samples_Q_14_load, i8 %samples_Q_13_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:31 %store_ln71 = store i18 %samples_Q_15_load, i8 %samples_Q_14_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:32 %store_ln71 = store i18 %samples_Q_0_load, i8 %samples_Q_15_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
for.inc.11:34 %br_ln68 = br void %for.inc.0.split

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="166" name="samples_I_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="samples_I_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="samples_I_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="samples_I_4" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="170" name="samples_I_5" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="171" name="samples_I_6" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="172" name="samples_I_7" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="samples_I_8" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="samples_I_9" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="samples_I_10" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="samples_I_11" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="samples_I_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="samples_Q_11" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="samples_Q_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="samples_Q_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="samples_Q_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="samples_Q_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="samples_Q_4" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="samples_Q_5" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="samples_Q_6" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="186" name="samples_Q_7" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="187" name="samples_Q_8" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="188" name="samples_Q_9" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="189" name="samples_Q_10" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="samples_I_12" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="191" name="samples_I_13" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="192" name="samples_I_14" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="193" name="samples_I_15" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_I_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="194" name="samples_Q_12" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="195" name="samples_Q_13" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="samples_Q_14" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="197" name="samples_Q_15" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="samples_Q_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="199" from="StgValue_198" to="i" fromId="198" toId="6">
</dataflow>
<dataflow id="201" from="StgValue_200" to="store_ln0" fromId="200" toId="7">
</dataflow>
<dataflow id="202" from="i" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="203" from="i" to="i_2" fromId="6" toId="9">
</dataflow>
<dataflow id="205" from="_ssdm_op_PartSelect.i8.i12.i32.i32" to="lshr_ln" fromId="204" toId="10">
</dataflow>
<dataflow id="206" from="i_2" to="lshr_ln" fromId="9" toId="10">
</dataflow>
<dataflow id="208" from="StgValue_207" to="lshr_ln" fromId="207" toId="10">
</dataflow>
<dataflow id="210" from="StgValue_209" to="lshr_ln" fromId="209" toId="10">
</dataflow>
<dataflow id="211" from="lshr_ln" to="zext_ln68" fromId="10" toId="11">
</dataflow>
<dataflow id="212" from="samples_I_1" to="samples_I_1_addr" fromId="166" toId="12">
</dataflow>
<dataflow id="214" from="StgValue_213" to="samples_I_1_addr" fromId="213" toId="12">
</dataflow>
<dataflow id="215" from="zext_ln68" to="samples_I_1_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="216" from="samples_I_1_addr" to="samples_I_1_load" fromId="12" toId="13">
</dataflow>
<dataflow id="217" from="samples_Q_1" to="samples_Q_1_addr" fromId="179" toId="14">
</dataflow>
<dataflow id="218" from="StgValue_213" to="samples_Q_1_addr" fromId="213" toId="14">
</dataflow>
<dataflow id="219" from="zext_ln68" to="samples_Q_1_addr" fromId="11" toId="14">
</dataflow>
<dataflow id="220" from="samples_I_2" to="samples_I_2_addr" fromId="167" toId="15">
</dataflow>
<dataflow id="221" from="StgValue_213" to="samples_I_2_addr" fromId="213" toId="15">
</dataflow>
<dataflow id="222" from="zext_ln68" to="samples_I_2_addr" fromId="11" toId="15">
</dataflow>
<dataflow id="223" from="samples_Q_2" to="samples_Q_2_addr" fromId="181" toId="16">
</dataflow>
<dataflow id="224" from="StgValue_213" to="samples_Q_2_addr" fromId="213" toId="16">
</dataflow>
<dataflow id="225" from="zext_ln68" to="samples_Q_2_addr" fromId="11" toId="16">
</dataflow>
<dataflow id="226" from="samples_I_3" to="samples_I_3_addr" fromId="168" toId="17">
</dataflow>
<dataflow id="227" from="StgValue_213" to="samples_I_3_addr" fromId="213" toId="17">
</dataflow>
<dataflow id="228" from="zext_ln68" to="samples_I_3_addr" fromId="11" toId="17">
</dataflow>
<dataflow id="229" from="samples_Q_3" to="samples_Q_3_addr" fromId="182" toId="18">
</dataflow>
<dataflow id="230" from="StgValue_213" to="samples_Q_3_addr" fromId="213" toId="18">
</dataflow>
<dataflow id="231" from="zext_ln68" to="samples_Q_3_addr" fromId="11" toId="18">
</dataflow>
<dataflow id="232" from="samples_I_4" to="samples_I_4_addr" fromId="169" toId="19">
</dataflow>
<dataflow id="233" from="StgValue_213" to="samples_I_4_addr" fromId="213" toId="19">
</dataflow>
<dataflow id="234" from="zext_ln68" to="samples_I_4_addr" fromId="11" toId="19">
</dataflow>
<dataflow id="235" from="samples_Q_4" to="samples_Q_4_addr" fromId="183" toId="20">
</dataflow>
<dataflow id="236" from="StgValue_213" to="samples_Q_4_addr" fromId="213" toId="20">
</dataflow>
<dataflow id="237" from="zext_ln68" to="samples_Q_4_addr" fromId="11" toId="20">
</dataflow>
<dataflow id="238" from="samples_I_5" to="samples_I_5_addr" fromId="170" toId="21">
</dataflow>
<dataflow id="239" from="StgValue_213" to="samples_I_5_addr" fromId="213" toId="21">
</dataflow>
<dataflow id="240" from="zext_ln68" to="samples_I_5_addr" fromId="11" toId="21">
</dataflow>
<dataflow id="241" from="samples_Q_5" to="samples_Q_5_addr" fromId="184" toId="22">
</dataflow>
<dataflow id="242" from="StgValue_213" to="samples_Q_5_addr" fromId="213" toId="22">
</dataflow>
<dataflow id="243" from="zext_ln68" to="samples_Q_5_addr" fromId="11" toId="22">
</dataflow>
<dataflow id="244" from="samples_I_6" to="samples_I_6_addr" fromId="171" toId="23">
</dataflow>
<dataflow id="245" from="StgValue_213" to="samples_I_6_addr" fromId="213" toId="23">
</dataflow>
<dataflow id="246" from="zext_ln68" to="samples_I_6_addr" fromId="11" toId="23">
</dataflow>
<dataflow id="247" from="samples_Q_6" to="samples_Q_6_addr" fromId="185" toId="24">
</dataflow>
<dataflow id="248" from="StgValue_213" to="samples_Q_6_addr" fromId="213" toId="24">
</dataflow>
<dataflow id="249" from="zext_ln68" to="samples_Q_6_addr" fromId="11" toId="24">
</dataflow>
<dataflow id="250" from="samples_I_7" to="samples_I_7_addr" fromId="172" toId="25">
</dataflow>
<dataflow id="251" from="StgValue_213" to="samples_I_7_addr" fromId="213" toId="25">
</dataflow>
<dataflow id="252" from="zext_ln68" to="samples_I_7_addr" fromId="11" toId="25">
</dataflow>
<dataflow id="253" from="samples_Q_7" to="samples_Q_7_addr" fromId="186" toId="26">
</dataflow>
<dataflow id="254" from="StgValue_213" to="samples_Q_7_addr" fromId="213" toId="26">
</dataflow>
<dataflow id="255" from="zext_ln68" to="samples_Q_7_addr" fromId="11" toId="26">
</dataflow>
<dataflow id="256" from="samples_I_8" to="samples_I_8_addr" fromId="173" toId="27">
</dataflow>
<dataflow id="257" from="StgValue_213" to="samples_I_8_addr" fromId="213" toId="27">
</dataflow>
<dataflow id="258" from="zext_ln68" to="samples_I_8_addr" fromId="11" toId="27">
</dataflow>
<dataflow id="259" from="samples_Q_8" to="samples_Q_8_addr" fromId="187" toId="28">
</dataflow>
<dataflow id="260" from="StgValue_213" to="samples_Q_8_addr" fromId="213" toId="28">
</dataflow>
<dataflow id="261" from="zext_ln68" to="samples_Q_8_addr" fromId="11" toId="28">
</dataflow>
<dataflow id="262" from="samples_I_9" to="samples_I_9_addr" fromId="174" toId="29">
</dataflow>
<dataflow id="263" from="StgValue_213" to="samples_I_9_addr" fromId="213" toId="29">
</dataflow>
<dataflow id="264" from="zext_ln68" to="samples_I_9_addr" fromId="11" toId="29">
</dataflow>
<dataflow id="265" from="samples_Q_9" to="samples_Q_9_addr" fromId="188" toId="30">
</dataflow>
<dataflow id="266" from="StgValue_213" to="samples_Q_9_addr" fromId="213" toId="30">
</dataflow>
<dataflow id="267" from="zext_ln68" to="samples_Q_9_addr" fromId="11" toId="30">
</dataflow>
<dataflow id="268" from="samples_I_10" to="samples_I_10_addr" fromId="175" toId="31">
</dataflow>
<dataflow id="269" from="StgValue_213" to="samples_I_10_addr" fromId="213" toId="31">
</dataflow>
<dataflow id="270" from="zext_ln68" to="samples_I_10_addr" fromId="11" toId="31">
</dataflow>
<dataflow id="271" from="samples_Q_10" to="samples_Q_10_addr" fromId="189" toId="32">
</dataflow>
<dataflow id="272" from="StgValue_213" to="samples_Q_10_addr" fromId="213" toId="32">
</dataflow>
<dataflow id="273" from="zext_ln68" to="samples_Q_10_addr" fromId="11" toId="32">
</dataflow>
<dataflow id="274" from="i_2" to="or_ln70" fromId="9" toId="33">
</dataflow>
<dataflow id="276" from="StgValue_275" to="or_ln70" fromId="275" toId="33">
</dataflow>
<dataflow id="277" from="samples_I_11" to="samples_I_11_addr" fromId="176" toId="34">
</dataflow>
<dataflow id="278" from="StgValue_213" to="samples_I_11_addr" fromId="213" toId="34">
</dataflow>
<dataflow id="279" from="zext_ln68" to="samples_I_11_addr" fromId="11" toId="34">
</dataflow>
<dataflow id="280" from="samples_Q_11" to="samples_Q_11_addr" fromId="178" toId="35">
</dataflow>
<dataflow id="281" from="StgValue_213" to="samples_Q_11_addr" fromId="213" toId="35">
</dataflow>
<dataflow id="282" from="zext_ln68" to="samples_Q_11_addr" fromId="11" toId="35">
</dataflow>
<dataflow id="283" from="samples_I_2_addr" to="samples_I_2_load" fromId="15" toId="36">
</dataflow>
<dataflow id="284" from="samples_I_3_addr" to="samples_I_3_load" fromId="17" toId="37">
</dataflow>
<dataflow id="285" from="samples_I_4_addr" to="samples_I_4_load" fromId="19" toId="38">
</dataflow>
<dataflow id="286" from="samples_I_5_addr" to="samples_I_5_load" fromId="21" toId="39">
</dataflow>
<dataflow id="287" from="samples_I_6_addr" to="samples_I_6_load" fromId="23" toId="40">
</dataflow>
<dataflow id="288" from="samples_I_7_addr" to="samples_I_7_load" fromId="25" toId="41">
</dataflow>
<dataflow id="289" from="samples_I_8_addr" to="samples_I_8_load" fromId="27" toId="42">
</dataflow>
<dataflow id="290" from="samples_I_9_addr" to="samples_I_9_load" fromId="29" toId="43">
</dataflow>
<dataflow id="291" from="samples_I_10_addr" to="samples_I_10_load" fromId="31" toId="44">
</dataflow>
<dataflow id="292" from="samples_I_11_addr" to="samples_I_11_load" fromId="34" toId="45">
</dataflow>
<dataflow id="293" from="samples_Q_11_addr" to="samples_Q_11_load" fromId="35" toId="46">
</dataflow>
<dataflow id="294" from="samples_Q_1_addr" to="samples_Q_1_load" fromId="14" toId="47">
</dataflow>
<dataflow id="295" from="samples_Q_2_addr" to="samples_Q_2_load" fromId="16" toId="48">
</dataflow>
<dataflow id="296" from="samples_Q_3_addr" to="samples_Q_3_load" fromId="18" toId="49">
</dataflow>
<dataflow id="297" from="samples_Q_4_addr" to="samples_Q_4_load" fromId="20" toId="50">
</dataflow>
<dataflow id="298" from="samples_Q_5_addr" to="samples_Q_5_load" fromId="22" toId="51">
</dataflow>
<dataflow id="299" from="samples_Q_6_addr" to="samples_Q_6_load" fromId="24" toId="52">
</dataflow>
<dataflow id="300" from="samples_Q_7_addr" to="samples_Q_7_load" fromId="26" toId="53">
</dataflow>
<dataflow id="301" from="samples_Q_8_addr" to="samples_Q_8_load" fromId="28" toId="54">
</dataflow>
<dataflow id="302" from="samples_Q_9_addr" to="samples_Q_9_load" fromId="30" toId="55">
</dataflow>
<dataflow id="303" from="samples_Q_10_addr" to="samples_Q_10_load" fromId="32" toId="56">
</dataflow>
<dataflow id="304" from="or_ln70" to="icmp_ln68" fromId="33" toId="57">
</dataflow>
<dataflow id="306" from="StgValue_305" to="icmp_ln68" fromId="305" toId="57">
</dataflow>
<dataflow id="307" from="icmp_ln68" to="br_ln68" fromId="57" toId="58">
</dataflow>
<dataflow id="308" from="samples_I_12" to="samples_I_12_addr" fromId="190" toId="59">
</dataflow>
<dataflow id="309" from="StgValue_213" to="samples_I_12_addr" fromId="213" toId="59">
</dataflow>
<dataflow id="310" from="zext_ln68" to="samples_I_12_addr" fromId="11" toId="59">
</dataflow>
<dataflow id="311" from="samples_I_12_addr" to="samples_I_12_load" fromId="59" toId="60">
</dataflow>
<dataflow id="312" from="samples_Q_12" to="samples_Q_12_addr" fromId="194" toId="61">
</dataflow>
<dataflow id="313" from="StgValue_213" to="samples_Q_12_addr" fromId="213" toId="61">
</dataflow>
<dataflow id="314" from="zext_ln68" to="samples_Q_12_addr" fromId="11" toId="61">
</dataflow>
<dataflow id="315" from="samples_I_13" to="samples_I_13_addr" fromId="191" toId="62">
</dataflow>
<dataflow id="316" from="StgValue_213" to="samples_I_13_addr" fromId="213" toId="62">
</dataflow>
<dataflow id="317" from="zext_ln68" to="samples_I_13_addr" fromId="11" toId="62">
</dataflow>
<dataflow id="318" from="samples_Q_13" to="samples_Q_13_addr" fromId="195" toId="63">
</dataflow>
<dataflow id="319" from="StgValue_213" to="samples_Q_13_addr" fromId="213" toId="63">
</dataflow>
<dataflow id="320" from="zext_ln68" to="samples_Q_13_addr" fromId="11" toId="63">
</dataflow>
<dataflow id="321" from="samples_I_14" to="samples_I_14_addr" fromId="192" toId="64">
</dataflow>
<dataflow id="322" from="StgValue_213" to="samples_I_14_addr" fromId="213" toId="64">
</dataflow>
<dataflow id="323" from="zext_ln68" to="samples_I_14_addr" fromId="11" toId="64">
</dataflow>
<dataflow id="324" from="samples_Q_14" to="samples_Q_14_addr" fromId="196" toId="65">
</dataflow>
<dataflow id="325" from="StgValue_213" to="samples_Q_14_addr" fromId="213" toId="65">
</dataflow>
<dataflow id="326" from="zext_ln68" to="samples_Q_14_addr" fromId="11" toId="65">
</dataflow>
<dataflow id="327" from="samples_I_15" to="samples_I_15_addr" fromId="193" toId="66">
</dataflow>
<dataflow id="328" from="StgValue_213" to="samples_I_15_addr" fromId="213" toId="66">
</dataflow>
<dataflow id="329" from="zext_ln68" to="samples_I_15_addr" fromId="11" toId="66">
</dataflow>
<dataflow id="330" from="samples_Q_15" to="samples_Q_15_addr" fromId="197" toId="67">
</dataflow>
<dataflow id="331" from="StgValue_213" to="samples_Q_15_addr" fromId="213" toId="67">
</dataflow>
<dataflow id="332" from="zext_ln68" to="samples_Q_15_addr" fromId="11" toId="67">
</dataflow>
<dataflow id="333" from="i_2" to="add_ln70" fromId="9" toId="68">
</dataflow>
<dataflow id="335" from="StgValue_334" to="add_ln70" fromId="334" toId="68">
</dataflow>
<dataflow id="336" from="lshr_ln" to="add_ln70_1" fromId="10" toId="69">
</dataflow>
<dataflow id="338" from="StgValue_337" to="add_ln70_1" fromId="337" toId="69">
</dataflow>
<dataflow id="339" from="add_ln70_1" to="zext_ln70" fromId="69" toId="70">
</dataflow>
<dataflow id="340" from="samples_I_0" to="samples_I_0_addr_1" fromId="177" toId="71">
</dataflow>
<dataflow id="341" from="StgValue_213" to="samples_I_0_addr_1" fromId="213" toId="71">
</dataflow>
<dataflow id="342" from="zext_ln70" to="samples_I_0_addr_1" fromId="70" toId="71">
</dataflow>
<dataflow id="343" from="samples_Q_0" to="samples_Q_0_addr_1" fromId="180" toId="72">
</dataflow>
<dataflow id="344" from="StgValue_213" to="samples_Q_0_addr_1" fromId="213" toId="72">
</dataflow>
<dataflow id="345" from="zext_ln70" to="samples_Q_0_addr_1" fromId="70" toId="72">
</dataflow>
<dataflow id="346" from="samples_I_13_addr" to="samples_I_13_load" fromId="62" toId="73">
</dataflow>
<dataflow id="347" from="samples_I_14_addr" to="samples_I_14_load" fromId="64" toId="74">
</dataflow>
<dataflow id="348" from="samples_I_15_addr" to="samples_I_15_load" fromId="66" toId="75">
</dataflow>
<dataflow id="349" from="samples_I_0_addr_1" to="samples_I_0_load" fromId="71" toId="76">
</dataflow>
<dataflow id="350" from="samples_Q_0_addr_1" to="samples_Q_0_load" fromId="72" toId="77">
</dataflow>
<dataflow id="351" from="samples_Q_12_addr" to="samples_Q_12_load" fromId="61" toId="78">
</dataflow>
<dataflow id="352" from="samples_Q_13_addr" to="samples_Q_13_load" fromId="63" toId="79">
</dataflow>
<dataflow id="353" from="samples_Q_14_addr" to="samples_Q_14_load" fromId="65" toId="80">
</dataflow>
<dataflow id="354" from="samples_Q_15_addr" to="samples_Q_15_load" fromId="67" toId="81">
</dataflow>
<dataflow id="355" from="add_ln70" to="store_ln68" fromId="68" toId="82">
</dataflow>
<dataflow id="356" from="i" to="store_ln68" fromId="6" toId="82">
</dataflow>
<dataflow id="357" from="samples_I_1_addr" to="samples_I_1_load" fromId="12" toId="83">
</dataflow>
<dataflow id="358" from="samples_I_2_addr" to="samples_I_2_load" fromId="15" toId="84">
</dataflow>
<dataflow id="359" from="samples_I_3_addr" to="samples_I_3_load" fromId="17" toId="85">
</dataflow>
<dataflow id="360" from="samples_I_4_addr" to="samples_I_4_load" fromId="19" toId="86">
</dataflow>
<dataflow id="361" from="samples_I_5_addr" to="samples_I_5_load" fromId="21" toId="87">
</dataflow>
<dataflow id="362" from="samples_I_6_addr" to="samples_I_6_load" fromId="23" toId="88">
</dataflow>
<dataflow id="363" from="samples_I_7_addr" to="samples_I_7_load" fromId="25" toId="89">
</dataflow>
<dataflow id="364" from="samples_I_8_addr" to="samples_I_8_load" fromId="27" toId="90">
</dataflow>
<dataflow id="365" from="samples_I_9_addr" to="samples_I_9_load" fromId="29" toId="91">
</dataflow>
<dataflow id="366" from="samples_I_10_addr" to="samples_I_10_load" fromId="31" toId="92">
</dataflow>
<dataflow id="367" from="samples_I_11_addr" to="samples_I_11_load" fromId="34" toId="93">
</dataflow>
<dataflow id="368" from="samples_Q_11_addr" to="samples_Q_11_load" fromId="35" toId="94">
</dataflow>
<dataflow id="369" from="samples_Q_1_addr" to="samples_Q_1_load" fromId="14" toId="95">
</dataflow>
<dataflow id="370" from="samples_Q_2_addr" to="samples_Q_2_load" fromId="16" toId="96">
</dataflow>
<dataflow id="371" from="samples_Q_3_addr" to="samples_Q_3_load" fromId="18" toId="97">
</dataflow>
<dataflow id="372" from="samples_Q_4_addr" to="samples_Q_4_load" fromId="20" toId="98">
</dataflow>
<dataflow id="373" from="samples_Q_5_addr" to="samples_Q_5_load" fromId="22" toId="99">
</dataflow>
<dataflow id="374" from="samples_Q_6_addr" to="samples_Q_6_load" fromId="24" toId="100">
</dataflow>
<dataflow id="375" from="samples_Q_7_addr" to="samples_Q_7_load" fromId="26" toId="101">
</dataflow>
<dataflow id="376" from="samples_Q_8_addr" to="samples_Q_8_load" fromId="28" toId="102">
</dataflow>
<dataflow id="377" from="samples_Q_9_addr" to="samples_Q_9_load" fromId="30" toId="103">
</dataflow>
<dataflow id="378" from="samples_Q_10_addr" to="samples_Q_10_load" fromId="32" toId="104">
</dataflow>
<dataflow id="379" from="samples_I_12_addr" to="samples_I_12_load" fromId="59" toId="105">
</dataflow>
<dataflow id="380" from="samples_I_13_addr" to="samples_I_13_load" fromId="62" toId="106">
</dataflow>
<dataflow id="381" from="samples_I_14_addr" to="samples_I_14_load" fromId="64" toId="107">
</dataflow>
<dataflow id="382" from="samples_I_15_addr" to="samples_I_15_load" fromId="66" toId="108">
</dataflow>
<dataflow id="383" from="samples_I_0_addr_1" to="samples_I_0_load" fromId="71" toId="109">
</dataflow>
<dataflow id="384" from="samples_Q_0_addr_1" to="samples_Q_0_load" fromId="72" toId="110">
</dataflow>
<dataflow id="385" from="samples_Q_12_addr" to="samples_Q_12_load" fromId="61" toId="111">
</dataflow>
<dataflow id="386" from="samples_Q_13_addr" to="samples_Q_13_load" fromId="63" toId="112">
</dataflow>
<dataflow id="387" from="samples_Q_14_addr" to="samples_Q_14_load" fromId="65" toId="113">
</dataflow>
<dataflow id="388" from="samples_Q_15_addr" to="samples_Q_15_load" fromId="67" toId="114">
</dataflow>
<dataflow id="390" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="389" toId="115">
</dataflow>
<dataflow id="392" from="StgValue_391" to="specpipeline_ln0" fromId="391" toId="115">
</dataflow>
<dataflow id="394" from="StgValue_393" to="specpipeline_ln0" fromId="393" toId="115">
</dataflow>
<dataflow id="395" from="StgValue_198" to="specpipeline_ln0" fromId="198" toId="115">
</dataflow>
<dataflow id="396" from="StgValue_393" to="specpipeline_ln0" fromId="393" toId="115">
</dataflow>
<dataflow id="398" from="p_str" to="specpipeline_ln0" fromId="397" toId="115">
</dataflow>
<dataflow id="400" from="_ssdm_op_SpecLoopName" to="specloopname_ln68" fromId="399" toId="116">
</dataflow>
<dataflow id="402" from="empty_21" to="specloopname_ln68" fromId="401" toId="116">
</dataflow>
<dataflow id="403" from="samples_I_0" to="samples_I_0_addr" fromId="177" toId="117">
</dataflow>
<dataflow id="404" from="StgValue_213" to="samples_I_0_addr" fromId="213" toId="117">
</dataflow>
<dataflow id="405" from="zext_ln68" to="samples_I_0_addr" fromId="11" toId="117">
</dataflow>
<dataflow id="406" from="samples_Q_0" to="samples_Q_0_addr" fromId="180" toId="118">
</dataflow>
<dataflow id="407" from="StgValue_213" to="samples_Q_0_addr" fromId="213" toId="118">
</dataflow>
<dataflow id="408" from="zext_ln68" to="samples_Q_0_addr" fromId="11" toId="118">
</dataflow>
<dataflow id="409" from="samples_I_1_load" to="store_ln70" fromId="83" toId="119">
</dataflow>
<dataflow id="410" from="samples_I_0_addr" to="store_ln70" fromId="117" toId="119">
</dataflow>
<dataflow id="411" from="samples_I_2_load" to="store_ln70" fromId="84" toId="120">
</dataflow>
<dataflow id="412" from="samples_I_1_addr" to="store_ln70" fromId="12" toId="120">
</dataflow>
<dataflow id="413" from="samples_I_3_load" to="store_ln70" fromId="85" toId="121">
</dataflow>
<dataflow id="414" from="samples_I_2_addr" to="store_ln70" fromId="15" toId="121">
</dataflow>
<dataflow id="415" from="samples_I_4_load" to="store_ln70" fromId="86" toId="122">
</dataflow>
<dataflow id="416" from="samples_I_3_addr" to="store_ln70" fromId="17" toId="122">
</dataflow>
<dataflow id="417" from="samples_I_5_load" to="store_ln70" fromId="87" toId="123">
</dataflow>
<dataflow id="418" from="samples_I_4_addr" to="store_ln70" fromId="19" toId="123">
</dataflow>
<dataflow id="419" from="samples_I_6_load" to="store_ln70" fromId="88" toId="124">
</dataflow>
<dataflow id="420" from="samples_I_5_addr" to="store_ln70" fromId="21" toId="124">
</dataflow>
<dataflow id="421" from="samples_I_7_load" to="store_ln70" fromId="89" toId="125">
</dataflow>
<dataflow id="422" from="samples_I_6_addr" to="store_ln70" fromId="23" toId="125">
</dataflow>
<dataflow id="423" from="samples_I_8_load" to="store_ln70" fromId="90" toId="126">
</dataflow>
<dataflow id="424" from="samples_I_7_addr" to="store_ln70" fromId="25" toId="126">
</dataflow>
<dataflow id="425" from="samples_I_9_load" to="store_ln70" fromId="91" toId="127">
</dataflow>
<dataflow id="426" from="samples_I_8_addr" to="store_ln70" fromId="27" toId="127">
</dataflow>
<dataflow id="427" from="samples_I_10_load" to="store_ln70" fromId="92" toId="128">
</dataflow>
<dataflow id="428" from="samples_I_9_addr" to="store_ln70" fromId="29" toId="128">
</dataflow>
<dataflow id="429" from="samples_I_11_load" to="store_ln70" fromId="93" toId="129">
</dataflow>
<dataflow id="430" from="samples_I_10_addr" to="store_ln70" fromId="31" toId="129">
</dataflow>
<dataflow id="431" from="samples_Q_1_load" to="store_ln71" fromId="95" toId="130">
</dataflow>
<dataflow id="432" from="samples_Q_0_addr" to="store_ln71" fromId="118" toId="130">
</dataflow>
<dataflow id="433" from="samples_Q_2_load" to="store_ln71" fromId="96" toId="131">
</dataflow>
<dataflow id="434" from="samples_Q_1_addr" to="store_ln71" fromId="14" toId="131">
</dataflow>
<dataflow id="435" from="samples_Q_3_load" to="store_ln71" fromId="97" toId="132">
</dataflow>
<dataflow id="436" from="samples_Q_2_addr" to="store_ln71" fromId="16" toId="132">
</dataflow>
<dataflow id="437" from="samples_Q_4_load" to="store_ln71" fromId="98" toId="133">
</dataflow>
<dataflow id="438" from="samples_Q_3_addr" to="store_ln71" fromId="18" toId="133">
</dataflow>
<dataflow id="439" from="samples_Q_5_load" to="store_ln71" fromId="99" toId="134">
</dataflow>
<dataflow id="440" from="samples_Q_4_addr" to="store_ln71" fromId="20" toId="134">
</dataflow>
<dataflow id="441" from="samples_Q_6_load" to="store_ln71" fromId="100" toId="135">
</dataflow>
<dataflow id="442" from="samples_Q_5_addr" to="store_ln71" fromId="22" toId="135">
</dataflow>
<dataflow id="443" from="samples_Q_7_load" to="store_ln71" fromId="101" toId="136">
</dataflow>
<dataflow id="444" from="samples_Q_6_addr" to="store_ln71" fromId="24" toId="136">
</dataflow>
<dataflow id="445" from="samples_Q_8_load" to="store_ln71" fromId="102" toId="137">
</dataflow>
<dataflow id="446" from="samples_Q_7_addr" to="store_ln71" fromId="26" toId="137">
</dataflow>
<dataflow id="447" from="samples_Q_9_load" to="store_ln71" fromId="103" toId="138">
</dataflow>
<dataflow id="448" from="samples_Q_8_addr" to="store_ln71" fromId="28" toId="138">
</dataflow>
<dataflow id="449" from="samples_Q_10_load" to="store_ln71" fromId="104" toId="139">
</dataflow>
<dataflow id="450" from="samples_Q_9_addr" to="store_ln71" fromId="30" toId="139">
</dataflow>
<dataflow id="451" from="samples_Q_11_load" to="store_ln71" fromId="94" toId="140">
</dataflow>
<dataflow id="452" from="samples_Q_10_addr" to="store_ln71" fromId="32" toId="140">
</dataflow>
<dataflow id="454" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="453" toId="141">
</dataflow>
<dataflow id="456" from="StgValue_455" to="speclooptripcount_ln0" fromId="455" toId="141">
</dataflow>
<dataflow id="457" from="StgValue_455" to="speclooptripcount_ln0" fromId="455" toId="141">
</dataflow>
<dataflow id="458" from="StgValue_455" to="speclooptripcount_ln0" fromId="455" toId="141">
</dataflow>
<dataflow id="459" from="samples_I_12_load" to="store_ln70" fromId="105" toId="142">
</dataflow>
<dataflow id="460" from="samples_I_11_addr" to="store_ln70" fromId="34" toId="142">
</dataflow>
<dataflow id="461" from="samples_I_13_load" to="store_ln70" fromId="106" toId="143">
</dataflow>
<dataflow id="462" from="samples_I_12_addr" to="store_ln70" fromId="59" toId="143">
</dataflow>
<dataflow id="463" from="samples_I_14_load" to="store_ln70" fromId="107" toId="144">
</dataflow>
<dataflow id="464" from="samples_I_13_addr" to="store_ln70" fromId="62" toId="144">
</dataflow>
<dataflow id="465" from="samples_I_15_load" to="store_ln70" fromId="108" toId="145">
</dataflow>
<dataflow id="466" from="samples_I_14_addr" to="store_ln70" fromId="64" toId="145">
</dataflow>
<dataflow id="467" from="samples_I_0_load" to="store_ln70" fromId="109" toId="146">
</dataflow>
<dataflow id="468" from="samples_I_15_addr" to="store_ln70" fromId="66" toId="146">
</dataflow>
<dataflow id="469" from="samples_Q_12_load" to="store_ln71" fromId="111" toId="147">
</dataflow>
<dataflow id="470" from="samples_Q_11_addr" to="store_ln71" fromId="35" toId="147">
</dataflow>
<dataflow id="471" from="samples_Q_13_load" to="store_ln71" fromId="112" toId="148">
</dataflow>
<dataflow id="472" from="samples_Q_12_addr" to="store_ln71" fromId="61" toId="148">
</dataflow>
<dataflow id="473" from="samples_Q_14_load" to="store_ln71" fromId="113" toId="149">
</dataflow>
<dataflow id="474" from="samples_Q_13_addr" to="store_ln71" fromId="63" toId="149">
</dataflow>
<dataflow id="475" from="samples_Q_15_load" to="store_ln71" fromId="114" toId="150">
</dataflow>
<dataflow id="476" from="samples_Q_14_addr" to="store_ln71" fromId="65" toId="150">
</dataflow>
<dataflow id="477" from="samples_Q_0_load" to="store_ln71" fromId="110" toId="151">
</dataflow>
<dataflow id="478" from="samples_Q_15_addr" to="store_ln71" fromId="67" toId="151">
</dataflow>
<dataflow id="479" from="icmp_ln68" to="StgValue_2" fromId="57" toId="2">
</dataflow>
<dataflow id="480" from="icmp_ln68" to="StgValue_3" fromId="57" toId="3">
</dataflow>
<dataflow id="481" from="icmp_ln68" to="StgValue_4" fromId="57" toId="4">
</dataflow>
</dataflows>


</stg>
