INFO: [VRFC 10-163] Analyzing VHDL file "C:/UTCN/AN 3/SSC/PROIECT UART/Comunicare Seriala/Comunicare Seriala.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TB'
