include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_entropy_src_pkg_0.1/rtl/entropy_src_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_edn_pkg_0.1/rtl/edn_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_jtag_pkg_0.1/rtl/jtag_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_state_pkg_0.1/rtl/lc_ctrl_state_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_lc_ctrl_pkg_0.1/rtl/lc_ctrl_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_reg_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_systems_flash_ctrl_pkg_0.1/rtl/autogen/flash_ctrl_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_systems_ast_pkg_0/rtl/ast_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_cipher_pkg_0.1/rtl/prim_cipher_pkg.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_0/prim_flop.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_buf_0/rtl/prim_generic_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_buf_0/prim_buf.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_lc_sync_0.1/rtl/prim_lc_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash_bank.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_data_integ_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_rsp_intg_gen.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_trans_intg_0.1/rtl/tlul_cmd_intg_gen.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_sram_byte.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_abstract_flash_0/prim_flash.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp_data_region_sel.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_tree.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd_buffers.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_prog.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_cipher_0/rtl/prim_prince.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_prim_gf_mult_0/rtl/prim_gf_mult.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_scramble.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_erase.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv \
    $(OPENTITAN_BUILD)/src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy.sv 

INCLUDE := \
    -I$(OPENTITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/ \
    -I$(OPENTITAN_BUILD)/src/lowrisc_ip_jtag_pkg_0.1/rtl/ \
    -I$(OPENTITAN_BUILD)/src/lowrisc_prim_util_memload_0/rtl/

TOP_MODULE := flash_phy
VERILATOR_FLAGS := $(TEST_DIR)/flash_phy.vlt
