<stg><name>fftStageKernelS2S<16, 4, 0, 0, 0, 2, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<22, 8, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > ></name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %p_fftInData_reOrdered, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln151 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
rewind_header:0 %do_init = phi i1 1, void, i1 0, void, i1 1, void

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
rewind_header:1 %k1 = phi i32 0, void, i32 %k, void, i32 0, void

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:2 %br_ln0 = br i1 %do_init, void, void %rewind_init

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
rewind_init:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %p_fftInData_reOrdered, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:2 %br_ln151 = br void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
:2 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %p_fftInData_reOrdered, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln153 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %k_5 = add i32 %k1, i32 4294967295

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
:0 %p_fftInData_reOrdered_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %p_fftInData_reOrdered

]]></Node>
<StgValue><ssdm name="p_fftInData_reOrdered_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="22" op_0_bw="256">
<![CDATA[
:1 %X_of_ns_M_real_V_0 = trunc i256 %p_fftInData_reOrdered_read

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="22" op_0_bw="22" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %X_of_ns_M_imag_V_0 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 32, i32 53

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="22" op_0_bw="22" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %X_of_ns_M_real_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 64, i32 85

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="22" op_0_bw="22" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %X_of_ns_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 96, i32 117

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %X_of_ns_M_real_V_2 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 128, i32 149

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="22" op_0_bw="22" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %X_of_ns_M_imag_V_2 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 160, i32 181

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="22" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %X_of_ns_M_real_V_3 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 192, i32 213

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_3"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="22" op_0_bw="22" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %X_of_ns_M_imag_V_3 = partselect i22 @_ssdm_op_PartSelect.i22.i256.i32.i32, i256 %p_fftInData_reOrdered_read, i32 224, i32 245

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="32">
<![CDATA[
:81 %trunc_ln151 = trunc i32 %k1

]]></Node>
<StgValue><ssdm name="trunc_ln151"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:94 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %k_1 = phi i32 %k1, void, i32 %k_5, void

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %k = add i32 %k_1, i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_99 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %k, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
:3 %icmp_ln151 = icmp_slt  i30 %tmp_99, i30 1

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln151 = br i1 %icmp_ln151, void, void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln189 = br void %rewind_header

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="22">
<![CDATA[
:9 %sext_ln717 = sext i22 %X_of_ns_M_real_V_0

]]></Node>
<StgValue><ssdm name="sext_ln717"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="23" op_0_bw="22">
<![CDATA[
:10 %sext_ln717_10 = sext i22 %X_of_ns_M_imag_V_0

]]></Node>
<StgValue><ssdm name="sext_ln717_10"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="22">
<![CDATA[
:11 %sext_ln717_11 = sext i22 %X_of_ns_M_real_V_1

]]></Node>
<StgValue><ssdm name="sext_ln717_11"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="38" op_0_bw="38" op_1_bw="22" op_2_bw="16">
<![CDATA[
:12 %r_V_82 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_imag_V_1, i16 0

]]></Node>
<StgValue><ssdm name="r_V_82"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="39" op_0_bw="38">
<![CDATA[
:13 %sext_ln1168 = sext i38 %r_V_82

]]></Node>
<StgValue><ssdm name="sext_ln1168"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="22">
<![CDATA[
:14 %sext_ln717_12 = sext i22 %X_of_ns_M_imag_V_1

]]></Node>
<StgValue><ssdm name="sext_ln717_12"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:15 %add_ln712 = add i23 %sext_ln717_11, i23 %sext_ln717

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16 %add_ln712_70 = add i23 %sext_ln717_12, i23 %sext_ln717_10

]]></Node>
<StgValue><ssdm name="add_ln712_70"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="23" op_0_bw="22">
<![CDATA[
:17 %sext_ln1245 = sext i22 %X_of_ns_M_real_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="22">
<![CDATA[
:18 %sext_ln1245_10 = sext i22 %X_of_ns_M_real_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1245_10"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:19 %add_ln712_71 = add i23 %sext_ln1245, i23 %sext_ln1245_10

]]></Node>
<StgValue><ssdm name="add_ln712_71"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="22">
<![CDATA[
:20 %sext_ln1245_11 = sext i22 %X_of_ns_M_imag_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1245_11"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="22">
<![CDATA[
:21 %sext_ln1245_12 = sext i22 %X_of_ns_M_imag_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1245_12"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:22 %add_ln712_72 = add i23 %sext_ln1245_11, i23 %sext_ln1245_12

]]></Node>
<StgValue><ssdm name="add_ln712_72"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="23">
<![CDATA[
:23 %sext_ln712 = sext i23 %add_ln712_71

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="23">
<![CDATA[
:24 %sext_ln712_60 = sext i23 %add_ln712

]]></Node>
<StgValue><ssdm name="sext_ln712_60"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:25 %bflyOutData_M_real_V_0 = add i24 %sext_ln712, i24 %sext_ln712_60

]]></Node>
<StgValue><ssdm name="bflyOutData_M_real_V_0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="23">
<![CDATA[
:26 %sext_ln712_61 = sext i23 %add_ln712_72

]]></Node>
<StgValue><ssdm name="sext_ln712_61"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="23">
<![CDATA[
:27 %sext_ln712_62 = sext i23 %add_ln712_70

]]></Node>
<StgValue><ssdm name="sext_ln712_62"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:28 %bflyOutData_M_imag_V_0 = add i24 %sext_ln712_61, i24 %sext_ln712_62

]]></Node>
<StgValue><ssdm name="bflyOutData_M_imag_V_0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:29 %r_V_83 = sub i39 0, i39 %sext_ln1168

]]></Node>
<StgValue><ssdm name="r_V_83"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="38" op_0_bw="38" op_1_bw="22" op_2_bw="16">
<![CDATA[
:30 %shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_real_V_1, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="39" op_0_bw="38">
<![CDATA[
:31 %sext_ln1171 = sext i38 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:32 %r_V = sub i39 0, i39 %sext_ln1171

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
:33 %p_val_V_48 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="p_val_V_48"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="38" op_0_bw="38" op_1_bw="22" op_2_bw="16">
<![CDATA[
:34 %shl_ln1171_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_real_V_2, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_s"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="39" op_0_bw="38">
<![CDATA[
:35 %sext_ln1171_38 = sext i38 %shl_ln1171_s

]]></Node>
<StgValue><ssdm name="sext_ln1171_38"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:36 %r_V_77 = sub i39 0, i39 %sext_ln1171_38

]]></Node>
<StgValue><ssdm name="r_V_77"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
:37 %p_val_V_49 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_77, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="p_val_V_49"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="38" op_0_bw="38" op_1_bw="22" op_2_bw="16">
<![CDATA[
:38 %shl_ln1171_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_imag_V_2, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="39" op_0_bw="38">
<![CDATA[
:39 %sext_ln1171_39 = sext i38 %shl_ln1171_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_39"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:40 %r_V_78 = sub i39 0, i39 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="r_V_78"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41 %p_val_V_50 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_78, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="p_val_V_50"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="38" op_0_bw="38" op_1_bw="22" op_2_bw="16">
<![CDATA[
:42 %r_V_84 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_imag_V_3, i16 0

]]></Node>
<StgValue><ssdm name="r_V_84"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="39" op_0_bw="38">
<![CDATA[
:43 %sext_ln1168_4 = sext i38 %r_V_84

]]></Node>
<StgValue><ssdm name="sext_ln1168_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:44 %ret_V = sub i39 0, i39 %sext_ln1168_4

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
:45 %p_val_V_51 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %ret_V, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="p_val_V_51"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:46 %add_ln712_75 = add i23 %sext_ln717_12, i23 %sext_ln717

]]></Node>
<StgValue><ssdm name="add_ln712_75"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:47 %add_ln712_76 = add i23 %p_val_V_48, i23 %sext_ln717_10

]]></Node>
<StgValue><ssdm name="add_ln712_76"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:48 %add_ln712_77 = add i23 %p_val_V_51, i23 %p_val_V_49

]]></Node>
<StgValue><ssdm name="add_ln712_77"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:49 %add_ln712_78 = add i23 %p_val_V_50, i23 %sext_ln1245

]]></Node>
<StgValue><ssdm name="add_ln712_78"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="23">
<![CDATA[
:50 %sext_ln712_63 = sext i23 %add_ln712_77

]]></Node>
<StgValue><ssdm name="sext_ln712_63"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="23">
<![CDATA[
:51 %sext_ln712_64 = sext i23 %add_ln712_75

]]></Node>
<StgValue><ssdm name="sext_ln712_64"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:52 %bflyOutData_M_real_V_1 = add i24 %sext_ln712_63, i24 %sext_ln712_64

]]></Node>
<StgValue><ssdm name="bflyOutData_M_real_V_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="23">
<![CDATA[
:53 %sext_ln712_65 = sext i23 %add_ln712_78

]]></Node>
<StgValue><ssdm name="sext_ln712_65"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="23">
<![CDATA[
:54 %sext_ln712_66 = sext i23 %add_ln712_76

]]></Node>
<StgValue><ssdm name="sext_ln712_66"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:55 %bflyOutData_M_imag_V_1 = add i24 %sext_ln712_65, i24 %sext_ln712_66

]]></Node>
<StgValue><ssdm name="bflyOutData_M_imag_V_1"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56 %p_val_V_52 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_83, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="p_val_V_52"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="38" op_0_bw="38" op_1_bw="22" op_2_bw="16">
<![CDATA[
:57 %shl_ln1171_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i22.i16, i22 %X_of_ns_M_real_V_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="39" op_0_bw="38">
<![CDATA[
:58 %sext_ln1171_40 = sext i38 %shl_ln1171_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_40"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:59 %r_V_80 = sub i39 0, i39 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="23" op_0_bw="23" op_1_bw="39" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60 %p_val_V_53 = partselect i23 @_ssdm_op_PartSelect.i23.i39.i32.i32, i39 %r_V_80, i32 16, i32 38

]]></Node>
<StgValue><ssdm name="p_val_V_53"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:61 %add_ln712_81 = add i23 %p_val_V_48, i23 %sext_ln717

]]></Node>
<StgValue><ssdm name="add_ln712_81"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:62 %add_ln712_82 = add i23 %p_val_V_52, i23 %sext_ln717_10

]]></Node>
<StgValue><ssdm name="add_ln712_82"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:63 %add_ln712_83 = add i23 %p_val_V_53, i23 %sext_ln1245_10

]]></Node>
<StgValue><ssdm name="add_ln712_83"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:64 %add_ln712_84 = add i23 %p_val_V_51, i23 %sext_ln1245_12

]]></Node>
<StgValue><ssdm name="add_ln712_84"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="23">
<![CDATA[
:65 %sext_ln712_67 = sext i23 %add_ln712_83

]]></Node>
<StgValue><ssdm name="sext_ln712_67"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="23">
<![CDATA[
:66 %sext_ln712_68 = sext i23 %add_ln712_81

]]></Node>
<StgValue><ssdm name="sext_ln712_68"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:67 %bflyOutData_M_real_V_2 = add i24 %sext_ln712_67, i24 %sext_ln712_68

]]></Node>
<StgValue><ssdm name="bflyOutData_M_real_V_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="23">
<![CDATA[
:68 %sext_ln712_69 = sext i23 %add_ln712_84

]]></Node>
<StgValue><ssdm name="sext_ln712_69"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="23">
<![CDATA[
:69 %sext_ln712_70 = sext i23 %add_ln712_82

]]></Node>
<StgValue><ssdm name="sext_ln712_70"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:70 %bflyOutData_M_imag_V_2 = add i24 %sext_ln712_69, i24 %sext_ln712_70

]]></Node>
<StgValue><ssdm name="bflyOutData_M_imag_V_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:71 %add_ln712_87 = add i23 %p_val_V_52, i23 %sext_ln717

]]></Node>
<StgValue><ssdm name="add_ln712_87"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:72 %add_ln712_88 = add i23 %sext_ln717_11, i23 %sext_ln717_10

]]></Node>
<StgValue><ssdm name="add_ln712_88"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:73 %add_ln712_89 = add i23 %p_val_V_49, i23 %sext_ln1245_11

]]></Node>
<StgValue><ssdm name="add_ln712_89"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:74 %add_ln712_90 = add i23 %p_val_V_53, i23 %p_val_V_50

]]></Node>
<StgValue><ssdm name="add_ln712_90"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="23">
<![CDATA[
:75 %sext_ln712_71 = sext i23 %add_ln712_89

]]></Node>
<StgValue><ssdm name="sext_ln712_71"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="23">
<![CDATA[
:76 %sext_ln712_72 = sext i23 %add_ln712_87

]]></Node>
<StgValue><ssdm name="sext_ln712_72"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:77 %bflyOutData_M_real_V_3 = add i24 %sext_ln712_71, i24 %sext_ln712_72

]]></Node>
<StgValue><ssdm name="bflyOutData_M_real_V_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="23">
<![CDATA[
:78 %sext_ln712_73 = sext i23 %add_ln712_90

]]></Node>
<StgValue><ssdm name="sext_ln712_73"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="23">
<![CDATA[
:79 %sext_ln712_74 = sext i23 %add_ln712_88

]]></Node>
<StgValue><ssdm name="sext_ln712_74"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:80 %bflyOutData_M_imag_V_3 = add i24 %sext_ln712_73, i24 %sext_ln712_74

]]></Node>
<StgValue><ssdm name="bflyOutData_M_imag_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="114" st_id="4" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="200" op_0_bw="200" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="18" op_10_bw="4">
<![CDATA[
:82 %call_ret4 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_3, i4 %trunc_ln151

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="200" op_0_bw="200" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="18" op_10_bw="4">
<![CDATA[
:82 %call_ret4 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_3, i4 %trunc_ln151

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="200" op_0_bw="200" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="18" op_10_bw="4">
<![CDATA[
:82 %call_ret4 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_3, i4 %trunc_ln151

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="200" op_0_bw="200" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="18" op_10_bw="4">
<![CDATA[
:82 %call_ret4 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_3, i4 %trunc_ln151

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="118" st_id="8" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="200" op_0_bw="200" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="18" op_10_bw="4">
<![CDATA[
:82 %call_ret4 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_3, i4 %trunc_ln151

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="119" st_id="9" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="200" op_0_bw="200" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="18" op_10_bw="4">
<![CDATA[
:82 %call_ret4 = call i200 @twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> > >, i24 %bflyOutData_M_real_V_0, i24 %bflyOutData_M_real_V_1, i24 %bflyOutData_M_real_V_2, i24 %bflyOutData_M_real_V_3, i24 %bflyOutData_M_imag_V_0, i24 %bflyOutData_M_imag_V_1, i24 %bflyOutData_M_imag_V_2, i24 %bflyOutData_M_imag_V_3, i18 %twiddleObj_twiddleTable_M_imag_V_3, i4 %trunc_ln151

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="25" op_0_bw="200">
<![CDATA[
:83 %complexExpMulOut_M_real_V_0 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_real_V_0"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="25" op_0_bw="200">
<![CDATA[
:84 %complexExpMulOut_M_real_V_1 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_real_V_1"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="25" op_0_bw="200">
<![CDATA[
:85 %complexExpMulOut_M_real_V_2 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_real_V_2"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="25" op_0_bw="200">
<![CDATA[
:86 %complexExpMulOut_M_real_V_3 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_real_V_3"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="25" op_0_bw="200">
<![CDATA[
:87 %complexExpMulOut_M_imag_V_0 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_imag_V_0"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="25" op_0_bw="200">
<![CDATA[
:88 %complexExpMulOut_M_imag_V_1 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_imag_V_1"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="25" op_0_bw="200">
<![CDATA[
:89 %complexExpMulOut_M_imag_V_2 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_imag_V_2"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="25" op_0_bw="200">
<![CDATA[
:90 %complexExpMulOut_M_imag_V_3 = extractvalue i200 %call_ret4

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_imag_V_3"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="249" op_0_bw="249" op_1_bw="25" op_2_bw="7" op_3_bw="25" op_4_bw="7" op_5_bw="25" op_6_bw="7" op_7_bw="25" op_8_bw="7" op_9_bw="25" op_10_bw="7" op_11_bw="25" op_12_bw="7" op_13_bw="25" op_14_bw="7" op_15_bw="25">
<![CDATA[
:91 %tmp_s = bitconcatenate i249 @_ssdm_op_BitConcatenate.i249.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25.i7.i25, i25 %complexExpMulOut_M_imag_V_3, i7 0, i25 %complexExpMulOut_M_real_V_3, i7 0, i25 %complexExpMulOut_M_imag_V_2, i7 0, i25 %complexExpMulOut_M_real_V_2, i7 0, i25 %complexExpMulOut_M_imag_V_1, i7 0, i25 %complexExpMulOut_M_real_V_1, i7 0, i25 %complexExpMulOut_M_imag_V_0, i7 0, i25 %complexExpMulOut_M_real_V_0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="256" op_0_bw="249">
<![CDATA[
:92 %zext_ln174 = zext i249 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
:93 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fftOutData_local, i256 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:0 %return_ln189 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln189"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
